Timing Analyzer report for R32V2020
Thu Jun 03 19:26:34 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 25. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 26. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.2%      ;
;     Processor 3            ;  10.0%      ;
;     Processor 4            ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Thu Jun 03 19:26:31 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+---------------------+---------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type    ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+---------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base    ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; i_CLOCK_50          ; Virtual ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                     ;
+---------------------+---------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 80.83 MHz ; 80.83 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.814 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.455 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 95.916 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.411 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.408 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.421      ;
; 44.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.185      ;
; 44.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 5.651      ;
; 44.868 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 5.351      ;
; 44.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 5.256      ;
; 44.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 5.253      ;
; 45.135 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 5.084      ;
; 45.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.035      ;
; 45.348 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.875      ;
; 45.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.742      ;
; 45.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.727      ;
; 45.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.556      ;
; 45.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.553      ;
; 45.884 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 4.335      ;
; 46.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.172      ;
; 46.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.146      ;
; 46.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.129      ;
; 46.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.122      ;
; 46.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.962      ;
; 46.321 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.899      ;
; 46.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.531      ;
; 46.773 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.447      ;
; 47.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.153      ;
; 47.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.966      ;
; 47.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.360      ;
; 47.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.309      ;
; 48.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.891      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.725      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.622      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.436 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.493      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.485 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.444      ;
; 93.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.320      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
; 93.675 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.261      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.786      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.786      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.803      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.804      ;
; 0.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.811      ;
; 0.527 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.818      ;
; 0.528 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.818      ;
; 0.528 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.818      ;
; 0.529 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.530 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.531 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.532 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.532 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.533 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.823      ;
; 0.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.823      ;
; 0.546 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.201      ;
; 0.548 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.203      ;
; 0.551 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.201      ;
; 0.552 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.207      ;
; 0.554 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.209      ;
; 0.554 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.211      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.844      ;
; 0.555 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.210      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.845      ;
; 0.561 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.216      ;
; 0.562 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.219      ;
; 0.563 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.218      ;
; 0.564 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.220      ;
; 0.565 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.220      ;
; 0.567 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.222      ;
; 0.567 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.224      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.857      ;
; 0.568 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.224      ;
; 0.570 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.226      ;
; 0.570 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.220      ;
; 0.571 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.228      ;
; 0.576 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.232      ;
; 0.576 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.232      ;
; 0.578 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.228      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.872      ;
; 0.583 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.240      ;
; 0.584 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.234      ;
; 0.585 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.240      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 95.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.005      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.623      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.168      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.835      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.593      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.455      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.452      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.446      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.446      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.446      ;
; 97.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.446      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.418      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.419      ;
; 97.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.387      ;
; 97.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.387      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.347      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.347      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.109      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.999      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.999      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.999      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.999      ;
; 97.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.999      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.701      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.701      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.701      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.701      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.717      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.901      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.888      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.010      ;
; 1.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.210      ;
; 1.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.210      ;
; 1.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.244      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.258      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.258      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.296      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.316      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.314      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.314      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.314      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.314      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.320      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.342      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.476      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.661      ;
; 2.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.965      ;
; 2.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.965      ;
; 2.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.965      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 342.604 ns




+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 87.66 MHz ; 87.66 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.296 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.135 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.274 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.252 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 6.082      ;
; 44.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 5.884      ;
; 45.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 5.331      ;
; 45.248 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.116      ;
; 45.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 4.982      ;
; 45.484 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 4.879      ;
; 45.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 4.879      ;
; 45.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.761      ;
; 45.708 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 4.659      ;
; 45.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 4.440      ;
; 45.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 4.424      ;
; 46.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 4.258      ;
; 46.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 4.237      ;
; 46.280 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.084      ;
; 46.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 3.985      ;
; 46.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 3.924      ;
; 46.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 3.848      ;
; 46.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.374      ; 3.837      ;
; 46.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 3.774      ;
; 46.634 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 3.731      ;
; 47.072 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 3.292      ;
; 47.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 3.226      ;
; 47.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.946      ;
; 47.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 2.781      ;
; 48.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 2.247      ;
; 48.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.197      ;
; 48.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 1.740      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.509      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.515 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.421      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.327      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.743 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.193      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.804 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.132      ;
; 93.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.055      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
; 93.971 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.972      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.725      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.730      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.730      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.752      ;
; 0.492 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.492 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.493 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.494 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.495 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.760      ;
; 0.496 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.762      ;
; 0.496 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.761      ;
; 0.496 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.761      ;
; 0.497 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.763      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.763      ;
; 0.511 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.093      ;
; 0.517 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.099      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.782      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.784      ;
; 0.520 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.097      ;
; 0.521 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.103      ;
; 0.523 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.105      ;
; 0.523 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.105      ;
; 0.525 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.109      ;
; 0.528 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.110      ;
; 0.529 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.111      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.794      ;
; 0.530 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.112      ;
; 0.530 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.114      ;
; 0.531 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.115      ;
; 0.532 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.114      ;
; 0.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.536 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.120      ;
; 0.538 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.122      ;
; 0.538 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.115      ;
; 0.540 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.124      ;
; 0.540 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.124      ;
; 0.542 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.126      ;
; 0.545 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.354      ; 1.129      ;
; 0.546 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.123      ;
; 0.548 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.130      ;
; 0.551 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.128      ;
; 0.551 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.133      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.793      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.443      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.977      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.668      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.417      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.315      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.308      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.304      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.298      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.298      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.298      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.298      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.261      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.271      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.241      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.241      ;
; 97.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.198      ;
; 97.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.198      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.876      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.876      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.876      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.876      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.876      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.539      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.572      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.572      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.572      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.572      ;
; 1.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.712      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.699      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.830      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.992      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.992      ;
; 1.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.014      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.032      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.032      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.067      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.080      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.080      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.080      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.080      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.087      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.108      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.232      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.389      ;
; 2.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.664      ;
; 2.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.664      ;
; 2.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.664      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.321 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.693 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 98.126 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.585 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.291 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.740      ;
; 47.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.643      ;
; 48.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.412      ;
; 48.069 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.356      ;
; 48.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.245      ;
; 48.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.233      ;
; 48.210 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.215      ;
; 48.276 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.147      ;
; 48.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.143      ;
; 48.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.100      ;
; 48.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.012      ;
; 48.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.986      ;
; 48.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.934      ;
; 48.532 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.893      ;
; 48.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.824      ;
; 48.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.818      ;
; 48.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.802      ;
; 48.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.760      ;
; 48.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.750      ;
; 48.738 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.688      ;
; 48.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.523      ;
; 48.936 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.489      ;
; 49.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.377      ;
; 49.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.294      ;
; 49.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.027      ;
; 49.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.000      ;
; 49.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.813      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.980 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.974      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 96.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.961      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.909      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.064 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.890      ;
; 97.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.800      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.178 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.776      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
; 97.196 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                   ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.761      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.494      ;
; 0.209 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.494      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.495      ;
; 0.211 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.496      ;
; 0.214 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.498      ;
; 0.214 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.499      ;
; 0.215 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.502      ;
; 0.216 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.501      ;
; 0.217 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.502      ;
; 0.217 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.502      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.339      ;
; 0.222 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.507      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.510      ;
; 0.223 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.508      ;
; 0.224 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.511      ;
; 0.225 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.512      ;
; 0.227 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.514      ;
; 0.227 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.514      ;
; 0.227 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.514      ;
; 0.228 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.512      ;
; 0.228 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.513      ;
; 0.228 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                               ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.513      ;
; 0.228 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                         ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a16~portb_datain_reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.515      ;
; 0.229 ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                          ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.516      ;
; 0.230 ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|altsyncram_k9q2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.514      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.826      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.622      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.427      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.260      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.218      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.124      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.126      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.119      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.119      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.119      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.119      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.122      ;
; 98.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.119      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.086      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.086      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.060      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.060      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 98.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.964      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.892      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.883      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.883      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.883      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]       ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.883      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.705      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.711      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.794      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.789      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.852      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.939      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.957      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.973      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.975      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.975      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.975      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.975      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.982      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.981      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.982      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; R32V2020_top:middle|BlockRam_Stack:\GEN_Stack_RAM_128:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.055      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.102      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.222      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.222      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; R32V2020_top:middle|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data2:Data_RAM_2|altsyncram:altsyncram_component|altsyncram_6ts3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.222      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 5 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 347.207 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.814 ; 0.186 ; 95.916   ; 0.585   ; 49.252              ;
;  altera_reserved_tck ; 43.814 ; 0.186 ; 95.916   ; 0.585   ; 49.252              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SerCts                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdMISO                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SerTxd            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_SerRts            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Red_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Red_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Grn_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Grn_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Blu_Hi        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vid_Blu_Lo        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sdCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdMOSI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdSCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_driveLED          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3616     ; 0        ; 45       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3616     ; 0        ; 45       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 118      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 118      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------+
; Target                                                                                                                                                                   ; Clock               ; Type    ; Status        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------+
;                                                                                                                                                                          ; i_CLOCK_50          ; Virtual ; Constrained   ;
; R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0  ;                     ; Base    ; Unconstrained ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ;                     ; Base    ; Unconstrained ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                            ;                     ; Base    ; Unconstrained ;
; altera_reserved_tck                                                                                                                                                      ; altera_reserved_tck ; Base    ; Constrained   ;
; i_CLOCK_50                                                                                                                                                               ;                     ; Base    ; Unconstrained ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerCts            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerRts            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerCts            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdMISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerRts            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_driveLED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdMOSI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdSCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Blu_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Grn_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Hi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_Red_Lo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 03 19:26:29 2021
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoR0 is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2] is being clocked by R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332061): Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.814               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 95.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.916               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.411               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.408               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 342.604 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoR0 is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2] is being clocked by R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332061): Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 44.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.296               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 96.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.135               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.274               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.252               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.321 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoR0 is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2] is being clocked by R32V2020_top:middle|BlockRom_Instruction_8K:\GEN_8KB_INST_ROM:Instr_ROM|altsyncram:altsyncram_component|altsyncram_m014:auto_generated|ram_block1a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[2] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332061): Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 47.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.693               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 98.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.126               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.585               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.291               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 5 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 347.207 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Thu Jun 03 19:26:34 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


