<?xml version="1.0"?>
<block name="and2_gemini_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:4e1938adff649f4562be44636fb63a1aa5569f37dedb822b625b4ceb3cd4fcaf" atom_netlist_id="SHA256:e7d39c5d1384c2854ca8fa18cd26171869748e52c0249ed623567f6aeb9531a3">
	<inputs>a b clk reset</inputs>
	<outputs>out:c</outputs>
	<clocks>clk</clocks>
	<block name="_3_" instance="clb[0]" mode="default">
		<inputs>
			<port name="I30">b open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I00">a open open open open open open open open open open open</port>
			<port name="IS0">open open open open open reset</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">open</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open open open open open open open open open open fle_wrapper[0].out[22]-&gt;outputs open</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">clk open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="_3_" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open clb.I30[0]-&gt;II_0_42 open open open clb.I00[0]-&gt;II_0_46 open</port>
				<port name="SS">open open open open open clb.IS0[5]-&gt;is0_inputs</port>
				<port name="cin">open</port>
				<port name="clk">clb.clk[0]-&gt;clock_muxes</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">open</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open open open open ff_wrap[0].out_dn[7]-&gt;out_complete_dn_7 open</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="_3_" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open fle_wrapper.II[42]-&gt;in_direct open open open fle_wrapper.II[46]-&gt;in_direct open</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">open</port>
				</inputs>
				<outputs>
					<port name="out0">open open open open open open open open</port>
					<port name="o6">open open open open open open open open</port>
					<port name="out1">open open open open open open open lut_block[0].o5_dn[7]-&gt;out_mux1_7</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="_3_" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open comb_block.II[42]-&gt;direct_II open open open comb_block.II[46]-&gt;direct_II open</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">open</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">open open open open open open open open</port>
						<port name="o5_dn">open open open open open open open frac_lut[7].o5_dn[0]-&gt;direct_out5_1</port>
						<port name="o6">open open open open open open open open</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="frac_lut[0]" />
					<block name="open" instance="frac_lut[1]" />
					<block name="open" instance="frac_lut[2]" />
					<block name="open" instance="frac_lut[3]" />
					<block name="open" instance="frac_lut[4]" />
					<block name="open" instance="frac_lut[5]" />
					<block name="open" instance="frac_lut[6]" />
					<block name="_3_" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">lut_block.II[42]-&gt;direct_in open open open lut_block.II[46]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_3_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II open open open frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="open" instance="lut5[0]" />
							<block name="_3_" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 open open open mux_wrap.II[4]-&gt;direct_in_lut4_1</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_3_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">0 open open open 1</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_3_</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="c" instance="ff_wrap[0]" mode="default">
				<inputs>
					<port name="o_up">open open open open open open open open</port>
					<port name="o_dn">open open open open open open open comb_block[0].out1[7]-&gt;direct_out1</port>
					<port name="reset">open open open fle_wrapper.SS[5]-&gt;reset_mux</port>
					<port name="enable">open open open open</port>
					<port name="sc_in">open open</port>
				</inputs>
				<outputs>
					<port name="out_up">open open open open open open open open</port>
					<port name="out_dn">open open open open open open open ff_half[1].out[7]-&gt;ff_out_dn_7</port>
					<port name="sc_out">open open</port>
				</outputs>
				<clocks>
					<port name="clock">fle_wrapper.clk[0]-&gt;clock_mux</port>
				</clocks>
				<block name="open" instance="ff_half[0]" />
				<block name="c" instance="ff_half[1]" mode="posedge_flop_flop_mode">
					<inputs>
						<port name="in">open open open open open open open ff_wrap.o_dn[7]-&gt;even_input_1</port>
						<port name="reset">ff_wrap.reset[3]-&gt;direct_reset_dn</port>
						<port name="enable">open</port>
						<port name="sc_in">open open</port>
					</inputs>
					<outputs>
						<port name="out">open open open open open open open flop_quad[1].Q[3]-&gt;direct_q</port>
						<port name="sc_out">open open</port>
					</outputs>
					<clocks>
						<port name="clock">ff_wrap.clock[0]-&gt;direct_clock_dn</port>
					</clocks>
					<block name="open" instance="flop_quad[0]" />
					<block name="c" instance="flop_quad[1]" mode="async_reset_no_enable">
						<inputs>
							<port name="DIN">open open open ff_half.in[7]-&gt;direct_in</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">open</port>
						</inputs>
						<outputs>
							<port name="Q">open open open DFFR[3].Q[0]-&gt;direct_q</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="open" instance="DFFR[0]" />
						<block name="open" instance="DFFR[1]" />
						<block name="open" instance="DFFR[2]" />
						<block name="c" instance="DFFR[3]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[3]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">c</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:c" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">c</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:c" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:c" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="a" instance="io[2]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="a" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="a" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">a</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="b" instance="io[3]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="b" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="b" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">b</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="clk" instance="io[4]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clk" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="reset" instance="io[5]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="reset" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="reset" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">reset</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
