* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 7 2025 10:58:50

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U409_TRANSFER_ACK.N_237
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_4
T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER23_0
T_12_18_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_1
T_13_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_2
T_12_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_4
T_12_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER23_i_0_o2_3
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_6
T_12_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_5
T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_7
T_12_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TRANSFER_ACK.N_268_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.N_268
T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_380
T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_0
T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_4/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_4/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER20_3_0_a2_0
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_0
T_13_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c6
T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_ac0_9_1_cascade_
T_12_18_wire_logic_cluster/lc_5/ltout
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_3
T_12_19_wire_logic_cluster/lc_5/out
T_12_12_sp12_v_t_22
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_1
T_15_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER23_i_0_a2_3_cascade_
T_12_18_wire_logic_cluster/lc_2/ltout
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_AUTOCONFIG.AC_STARTZ0
T_11_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.N_405_cascade_
T_10_15_wire_logic_cluster/lc_3/ltout
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.AC_START_RNI3D7VZ0Z2
T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_ENZ0
T_13_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_ENZ0
T_15_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER6
T_14_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.TACK_OUTn_3_0_cascade_
T_15_15_wire_logic_cluster/lc_3/ltout
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER5_1_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.N_223
T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.i5_mux_cascade_
T_16_15_wire_logic_cluster/lc_5/ltout
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_1
T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2Z0Z_2
T_13_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_6/in_0

End 

Net : U409_ADDRESS_DECODE.ATA_EN_2_0_o2_2
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : ATA_BASE_5
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : ATA_BASE_4
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.N_191
T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.m12_i_0_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_0
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : U409_AUTOCONFIG.N_405
T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_7/in_3

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.N_290
T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_1
T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_0
T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_ADDRESS_DECODE.N_183_i
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2Z0Z_7_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : ATA_BASE_2
T_13_14_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : U409_ADDRESS_DECODE.ATA_EN_2_0_o2_3_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_0
T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_14_15_lc_trk_g0_6
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATE_d_2_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.N_293
T_15_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_ENZ0
T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TRANSFER_ACK.ROMENn_e_1
T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.N_380_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_1
T_16_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_15_15_sp4_h_l_4
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.CIA_TACK_ENZ0
T_14_15_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_2/in_0

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c3
T_13_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_2
T_15_18_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.N_307
T_15_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.m12_i_a2_1_0_cascade_
T_16_15_wire_logic_cluster/lc_1/ltout
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.N_379
T_15_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_ac0_7_out
T_11_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2Z0Z_5
T_14_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_7/in_0

End 

Net : ATA_BASE_7
T_13_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER_6_f0_0_a2_0_0_0
T_14_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_3
T_14_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : ATA_BASE_3
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.N_289
T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : ATA_BASE_6
T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2_7Z0Z_0_cascade_
T_13_15_wire_logic_cluster/lc_0/ltout
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.N_191_cascade_
T_16_15_wire_logic_cluster/lc_4/ltout
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.un1_STATE_1_0_a2_0
T_11_16_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_0
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_7/in_1

End 

Net : U409_AUTOCONFIG.STATEZ0Z_0
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : U409_AUTOCONFIG.un1_STATE_1_0_0
T_12_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_36
T_9_14_sp4_h_l_7
T_13_14_sp4_h_l_10
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_12_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

End 

Net : ATA_BASE_1
T_13_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : CONFIGENn_c
T_14_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_11_15_sp4_h_l_11
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_11_15_sp4_h_l_11
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_14_4_sp12_v_t_23
T_15_4_sp12_h_l_0
T_22_4_sp4_h_l_9
T_25_0_span4_vert_38
T_25_0_lc_trk_g0_6
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERZ0
T_13_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : ATA_BASE_0
T_13_14_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_1/in_1

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_0
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : TACK_OUTn
T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_25_31_sp4_h_l_11
T_28_31_sp4_v_t_41
T_28_33_lc_trk_g1_4
T_28_33_wire_io_cluster/io_1/D_OUT_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_25_31_sp4_h_l_11
T_28_27_sp4_v_t_46
T_28_31_sp4_v_t_42
T_28_33_span4_horz_r_1
T_29_33_lc_trk_g1_5
T_29_33_wire_io_cluster/io_0/D_OUT_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_25_31_sp4_h_l_11
T_28_27_sp4_v_t_46
T_28_31_sp4_v_t_42
T_28_33_span4_horz_r_1
T_29_33_lc_trk_g0_5
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_1
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_15_15_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_BASE_1_sqmuxa
T_12_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_3

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.LIDE_CONFZ0
T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g1_7
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_43
T_13_14_sp4_h_l_6
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_10_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_7/out
T_12_11_sp12_v_t_22
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_13_13_sp4_h_l_3
T_13_13_lc_trk_g0_6
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.N_172
T_14_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : ROMENn_c
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_14_18_sp12_v_t_22
T_15_30_sp12_h_l_1
T_17_30_sp4_h_l_2
T_20_30_sp4_v_t_42
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : TACK_EN
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_14_sp12_v_t_23
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_sp4_h_l_11
T_28_26_sp4_v_t_41
T_28_30_sp4_v_t_41
T_28_33_lc_trk_g1_1
T_28_33_wire_io_cluster/io_1/OUT_ENB

T_15_16_wire_logic_cluster/lc_2/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_sp4_h_l_11
T_28_26_sp4_v_t_41
T_28_30_sp4_v_t_37
T_28_33_span4_horz_r_2
T_29_33_lc_trk_g1_6
T_29_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_2
T_18_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_7/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_1/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_5/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_5
T_18_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_7/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT11_0_a2_2
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_CIA.CIA_CLK_COUNT11
T_18_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_4
T_18_15_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_1/in_3

T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.N_420
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : U409_CIA.CLK_CIA_RNOZ0Z_1
T_18_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_3
T_18_15_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g1_2
T_18_15_wire_logic_cluster/lc_2/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_7
T_18_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g0_6
T_18_16_input_2_4
T_18_16_wire_logic_cluster/lc_4/in_2

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : U409_CIA.N_427_cascade_
T_18_16_wire_logic_cluster/lc_2/ltout
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_6
T_18_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_1
T_18_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_3/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_5/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_0
T_17_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_CIA.N_427
T_18_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g3_2
T_17_16_wire_logic_cluster/lc_5/in_0

T_18_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g3_2
T_17_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_CIA.VMA_RNOZ0Z_1_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_CIA.CLK_CIA6_cascade_
T_17_16_wire_logic_cluster/lc_2/ltout
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.un1_CIA_CLK_COUNT_2_0_a2_2_cascade_
T_18_16_wire_logic_cluster/lc_4/ltout
T_18_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_1
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_3
T_10_15_lc_trk_g1_6
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_3
T_13_11_sp4_v_t_44
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_2/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_6
T_18_15_wire_logic_cluster/lc_5/cout
T_18_15_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_5
T_18_15_wire_logic_cluster/lc_4/cout
T_18_15_wire_logic_cluster/lc_5/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4
T_18_15_wire_logic_cluster/lc_3/cout
T_18_15_wire_logic_cluster/lc_4/in_3

Net : U409_AUTOCONFIG.BRIDGE_CONFZ0
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_43
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_42
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_CIA.un1_CIA_CLK_COUNT_3_0_a2_0_cascade_
T_17_16_wire_logic_cluster/lc_4/ltout
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_CIA.CLK_CIA6_0_a2_0_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_3
T_18_15_wire_logic_cluster/lc_2/cout
T_18_15_wire_logic_cluster/lc_3/in_3

Net : BRIDGE_BASE_3
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : BRIDGE_BASE_0
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_1/in_3

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ1Z_0
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_43
T_11_14_lc_trk_g2_3
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : BRIDGE_BASE_2
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_2
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_6
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_6/in_1

End 

Net : U409_ADDRESS_DECODE.ATA_ENZ0
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ1Z_2
T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g0_5
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_14_15_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_3
T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g2_4
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

T_10_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2
T_18_15_wire_logic_cluster/lc_1/cout
T_18_15_wire_logic_cluster/lc_2/in_3

Net : BRIDGE_BASE_1
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : U409_AUTOCONFIG.LIDE_OUTZ0Z_1
T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_9
T_13_12_sp4_v_t_44
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ0Z_3
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_sp4_h_l_9
T_13_11_sp4_v_t_38
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_OUTZ1Z_0
T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_1
T_18_15_wire_logic_cluster/lc_0/cout
T_18_15_wire_logic_cluster/lc_1/in_3

Net : CLK_CIA_c
T_17_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_22_sp4_v_t_38
T_17_26_sp4_v_t_38
T_17_30_sp4_v_t_43
T_17_33_span4_horz_r_3
T_20_33_lc_trk_g0_7
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.VMAZ0
T_17_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_37
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_1
T_16_13_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_16_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_1
T_19_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g0_2
T_19_11_input_2_4
T_19_11_wire_logic_cluster/lc_4/in_2

T_19_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g0_2
T_19_11_input_2_2
T_19_11_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_14
T_18_12_wire_logic_cluster/lc_5/cout
T_18_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_14
T_17_13_wire_logic_cluster/lc_5/cout
T_17_13_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_15
T_17_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_15
T_18_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g1_6
T_19_12_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_0
T_18_13_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g2_2
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_0
T_19_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g3_7
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_19_11_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g0_7
T_19_11_wire_logic_cluster/lc_2/in_3

T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_13
T_18_12_wire_logic_cluster/lc_4/cout
T_18_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_14
T_17_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_14
T_18_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g0_5
T_19_12_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_13
T_17_13_wire_logic_cluster/lc_4/cout
T_17_13_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60Z0Z_2
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_2
T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_1/in_1

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_13
T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_3
T_18_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_2/in_1

T_18_11_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_3
T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_10_sp12_v_t_23
T_17_14_lc_trk_g2_0
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_12
T_18_12_wire_logic_cluster/lc_3/cout
T_18_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_4
T_18_13_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_4
T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_3/in_1

T_18_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g1_3
T_19_11_input_2_6
T_19_11_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_5
T_19_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_4/in_1

T_19_11_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_10
T_18_12_wire_logic_cluster/lc_1/cout
T_18_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_11
T_18_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_5
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_9
T_18_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_14_6_0_
T_18_12_wire_logic_cluster/carry_in_mux/cout
T_18_12_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_9
T_17_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g0_0
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_6
T_16_13_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g2_0
T_17_12_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_5
T_18_13_lc_trk_g2_0
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_6
T_19_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_13_7_0_
T_17_13_wire_logic_cluster/carry_in_mux/cout
T_17_13_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER50Z0Z_8
T_18_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_4/in_0

T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK503_11
T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.TICK503_14
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_3/in_0

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_6/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_4/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_7/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_input_2_7
T_19_12_wire_logic_cluster/lc_7/in_2

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_7
T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_6/in_1

T_18_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g1_6
T_19_11_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_7
T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g1_6
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_15
T_18_12_wire_logic_cluster/lc_6/cout
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_15
T_17_13_wire_logic_cluster/lc_6/cout
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_16
T_18_12_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK603_14
T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.TICK603_11
T_16_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_8
T_18_13_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.TICK603_8
T_18_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_4
T_18_11_wire_logic_cluster/lc_3/cout
T_18_11_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_5
T_18_11_wire_logic_cluster/lc_4/out
T_17_11_sp4_h_l_0
T_19_11_lc_trk_g3_5
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_8
T_17_12_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_7
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.COUNTER60Z0Z_12
T_17_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_12
T_17_13_wire_logic_cluster/lc_3/cout
T_17_13_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_9
T_18_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_9
T_19_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g2_7
T_19_12_input_2_5
T_19_12_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_5
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_6
T_17_12_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_16
T_17_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_11
T_17_13_wire_logic_cluster/lc_2/cout
T_17_13_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_11
T_18_12_wire_logic_cluster/lc_2/cout
T_18_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_10
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_1/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_10
T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_5
T_18_11_wire_logic_cluster/lc_4/cout
T_18_11_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_6
T_18_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_10
T_17_13_wire_logic_cluster/lc_1/cout
T_17_13_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.TICK503_14_cascade_
T_19_12_wire_logic_cluster/lc_1/ltout
T_19_12_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_11
T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g1_2
T_17_14_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_11
T_19_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.TICK603_9
T_18_13_wire_logic_cluster/lc_4/out
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_4/out
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_13
T_17_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_9
T_18_12_wire_logic_cluster/lc_0/cout
T_18_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_9
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK603_10
T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_input_2_1
T_18_13_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_2/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK603_14_cascade_
T_17_14_wire_logic_cluster/lc_6/ltout
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_3
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_12
T_18_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_3/in_1

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_4
T_17_12_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_15
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/in_3

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g0_2
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_13
T_19_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g2_3
T_18_12_wire_logic_cluster/lc_4/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.TICK503_8_cascade_
T_19_12_wire_logic_cluster/lc_0/ltout
T_19_12_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_14
T_18_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_14
T_19_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.un2_COUNTER50_1_cry_7
T_18_11_wire_logic_cluster/lc_6/cout
T_18_11_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.TICK503_9
T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_wire_logic_cluster/lc_7/in_0

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g3_5
T_19_12_input_2_4
T_19_12_wire_logic_cluster/lc_4/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_input_2_3
T_19_11_wire_logic_cluster/lc_3/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_input_2_1
T_19_11_wire_logic_cluster/lc_1/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g2_5
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g0_5
T_19_11_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.TICK503_10
T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_6/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_4/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_2/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_6
T_18_11_wire_logic_cluster/lc_5/cout
T_18_11_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_6
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER50Z0Z_15
T_19_12_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_4
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_3
T_18_11_wire_logic_cluster/lc_2/cout
T_18_11_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.TICK603_9_cascade_
T_18_13_wire_logic_cluster/lc_4/ltout
T_18_13_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_2
T_18_11_wire_logic_cluster/lc_1/cout
T_18_11_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_2
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_1
T_18_11_wire_logic_cluster/lc_0/cout
T_18_11_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_1
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK503_9_cascade_
T_19_12_wire_logic_cluster/lc_5/ltout
T_19_12_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.TICK503_10_cascade_
T_19_11_wire_logic_cluster/lc_6/ltout
T_19_11_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.TICK603_10_cascade_
T_16_13_wire_logic_cluster/lc_1/ltout
T_16_13_wire_logic_cluster/lc_2/in_2

End 

Net : TICK60_c
T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_42
T_19_12_sp4_h_l_7
T_22_8_sp4_v_t_36
T_22_4_sp4_v_t_41
T_22_0_span4_vert_41
T_22_0_lc_trk_g0_1
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : TICK50_c
T_19_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_1/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_43
T_21_8_sp4_h_l_11
T_24_4_sp4_v_t_40
T_24_0_span4_vert_40
T_24_0_lc_trk_g0_0
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : AC_TACK
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_23
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_9_20_lc_trk_g1_3
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_9_20_lc_trk_g1_3
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_13_20_sp12_h_l_0
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_1/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_10_20_sp4_h_l_11
T_13_16_sp4_v_t_40
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_10_20_sp4_h_l_11
T_13_16_sp4_v_t_40
T_10_16_sp4_h_l_5
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_12_20_sp4_h_l_0
T_15_16_sp4_v_t_37
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_24
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_8
T_5_23_sp4_v_t_45
T_5_19_sp4_v_t_46
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_8
T_5_23_sp4_v_t_45
T_5_19_sp4_v_t_46
T_5_21_lc_trk_g2_3
T_5_21_wire_logic_cluster/lc_6/in_3

End 

Net : A_c_25
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_2_22_sp4_h_l_11
T_5_18_sp4_v_t_40
T_5_21_lc_trk_g1_0
T_5_21_wire_logic_cluster/lc_1/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_2_22_sp4_h_l_11
T_5_18_sp4_v_t_40
T_5_21_lc_trk_g1_0
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_26
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_2_28_sp4_h_l_3
T_5_24_sp4_v_t_44
T_5_20_sp4_v_t_37
T_5_21_lc_trk_g2_5
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_2_28_sp4_h_l_3
T_5_24_sp4_v_t_44
T_5_20_sp4_v_t_37
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_27
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span4_horz_36
T_2_22_sp4_h_l_1
T_5_18_sp4_v_t_42
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_1/in_1

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span4_horz_36
T_2_22_sp4_h_l_1
T_5_18_sp4_v_t_42
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_28
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_24
T_3_30_sp4_h_l_3
T_6_26_sp4_v_t_44
T_6_22_sp4_v_t_37
T_6_18_sp4_v_t_45
T_5_21_lc_trk_g3_5
T_5_21_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_15_lc_trk_g2_7
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : A_c_29
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_4
T_8_27_sp4_h_l_11
T_11_23_sp4_v_t_40
T_11_19_sp4_v_t_45
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_6/in_3

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_4
T_8_27_sp4_h_l_11
T_11_23_sp4_v_t_40
T_11_19_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_20
T_2_15_sp12_v_t_23
T_3_15_sp12_h_l_0
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_3
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_6/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_1/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_2/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_1/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_2/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_7/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_16_sp4_v_t_47
T_7_16_sp4_h_l_10
T_11_16_sp4_h_l_1
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_30
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_28
T_2_21_sp4_v_t_47
T_3_21_sp4_h_l_3
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_5/in_1

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_28
T_2_21_sp4_v_t_47
T_3_21_sp4_h_l_3
T_7_21_sp4_h_l_3
T_11_21_sp4_h_l_3
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_6/in_1

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_10_13_sp12_v_t_23
T_10_15_sp4_v_t_43
T_11_15_sp4_h_l_6
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_31
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_24
T_2_21_sp4_v_t_43
T_3_21_sp4_h_l_11
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_5/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_24
T_2_21_sp4_v_t_43
T_3_21_sp4_h_l_11
T_7_21_sp4_h_l_11
T_11_21_sp4_h_l_7
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_6/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_12_13_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_4
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_5/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_9_18_lc_trk_g0_3
T_9_18_input_2_1
T_9_18_wire_logic_cluster/lc_1/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_6/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_6/in_3

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_16_lc_trk_g2_7
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_36
T_9_16_lc_trk_g3_1
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_4/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_36
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_7/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_36
T_9_16_lc_trk_g3_1
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_6/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_1/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_6_18_sp4_h_l_7
T_9_14_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_11_14_sp4_v_t_38
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_5
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_9_17_lc_trk_g1_7
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_4/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_9_17_lc_trk_g1_7
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_9_17_lc_trk_g1_7
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_4/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_6/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_3/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_6_17_sp4_h_l_9
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_5/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_6_17_sp4_h_l_9
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_4/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_6_17_sp4_h_l_9
T_9_17_sp4_v_t_44
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_6/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_41
T_11_18_lc_trk_g2_1
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_6
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_0/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_2/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_7/in_3

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_10_17_lc_trk_g3_4
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_6_17_sp4_h_l_7
T_9_13_sp4_v_t_42
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

End 

Net : A_c_7
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_39
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_39
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_39
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_2/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_6_16_sp4_h_l_9
T_9_16_sp4_v_t_39
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_4
T_10_16_sp12_v_t_23
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : CIA_ENABLE
T_16_11_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_4/in_3

End 

Net : CIA_ENABLE_cascade_
T_16_11_wire_logic_cluster/lc_1/ltout
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : CLK28_IN_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_IN_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_glb2local_2
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_1/in_1

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_glb2local_2
T_15_15_lc_trk_g0_6
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_glb2local_0
T_13_17_lc_trk_g0_4
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_glb2local_2
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_4/in_0

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_glb2local_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_5/in_1

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_glb2local_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_1/in_3

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_glb2local_1
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_4/in_3

End 

Net : CLK6_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_23_14_wire_logic_cluster/lc_0/out
T_20_14_sp12_h_l_0
T_32_14_sp12_h_l_0
T_33_14_lc_trk_g0_3
T_33_14_wire_io_cluster/io_1/D_OUT_0

T_23_14_wire_logic_cluster/lc_0/out
T_20_14_sp12_h_l_0
T_32_14_sp12_h_l_0
T_31_14_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_15_lc_trk_g0_4
T_33_15_wire_io_cluster/io_0/D_OUT_0

T_23_14_wire_logic_cluster/lc_0/out
T_23_10_sp12_v_t_23
T_23_0_span12_vert_19
T_23_0_span4_vert_43
T_19_0_span4_horz_r_3
T_20_0_lc_trk_g0_7
T_16_0_wire_pll/RESET

T_23_14_wire_logic_cluster/lc_0/out
T_23_2_sp12_v_t_23
T_24_2_sp12_h_l_0
T_33_2_lc_trk_g1_3
T_33_2_wire_io_cluster/io_0/D_OUT_0

T_23_14_wire_logic_cluster/lc_0/out
T_23_2_sp12_v_t_23
T_24_2_sp12_h_l_0
T_27_2_sp4_h_l_5
T_31_2_sp4_h_l_1
T_31_0_span4_horz_r_0
T_33_1_lc_trk_g1_4
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : CPUCONFn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_1/in_1

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : D_1_i
T_11_17_wire_logic_cluster/lc_0/out
T_11_5_sp12_v_t_23
T_11_0_span12_vert_8
T_11_0_lc_trk_g0_0
T_11_0_wire_io_cluster/io_1/OUT_ENB

T_11_17_wire_logic_cluster/lc_0/out
T_11_5_sp12_v_t_23
T_11_3_sp4_v_t_47
T_11_0_span4_vert_25
T_11_0_span4_horz_r_0
T_12_0_lc_trk_g1_4
T_12_0_wire_io_cluster/io_0/OUT_ENB

T_11_17_wire_logic_cluster/lc_0/out
T_11_5_sp12_v_t_23
T_11_3_sp4_v_t_47
T_11_0_span4_vert_25
T_11_0_span4_horz_r_0
T_12_0_lc_trk_g0_4
T_12_0_wire_io_cluster/io_1/OUT_ENB

T_11_17_wire_logic_cluster/lc_0/out
T_11_5_sp12_v_t_23
T_11_3_sp4_v_t_47
T_11_0_span4_vert_25
T_11_0_span4_horz_r_0
T_15_0_span4_horz_r_0
T_15_0_lc_trk_g0_0
T_15_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : D_in_4
T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_13_11_sp4_h_l_3
T_12_11_sp4_v_t_38
T_12_14_lc_trk_g1_6
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_3/in_1

T_11_0_wire_io_cluster/io_1/D_IN_0
T_11_0_span12_vert_20
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_14_11_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : D_in_5
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_16
T_12_9_sp12_v_t_23
T_12_14_lc_trk_g3_7
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_16
T_13_9_sp12_h_l_0
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_40
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_4/in_0

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_16
T_13_9_sp12_h_l_0
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_40
T_13_14_lc_trk_g2_0
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : D_in_6
T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_12_7_sp12_v_t_23
T_12_14_lc_trk_g2_3
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_13_7_sp12_h_l_0
T_14_7_sp4_h_l_3
T_13_7_sp4_v_t_44
T_13_11_sp4_v_t_40
T_13_14_lc_trk_g0_0
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

T_12_0_wire_io_cluster/io_1/D_IN_0
T_12_0_span12_vert_12
T_13_7_sp12_h_l_0
T_14_7_sp4_h_l_3
T_13_7_sp4_v_t_44
T_13_11_sp4_v_t_40
T_13_14_lc_trk_g1_0
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : D_in_7
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_7_sp4_v_t_37
T_15_11_sp4_v_t_45
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_1/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_15_11_sp4_h_l_1
T_14_7_sp4_v_t_43
T_14_11_sp4_v_t_39
T_13_14_lc_trk_g2_7
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_17_11_sp4_h_l_3
T_13_11_sp4_h_l_11
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g1_0
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : GB_BUFFER_CLK40_IN_c_g_THRU_CO
T_16_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_5
T_13_3_sp4_v_t_40
T_13_0_span4_vert_29
T_13_0_lc_trk_g0_5
T_16_0_wire_pll/REFERENCECLK

End 

Net : N_107
T_13_15_wire_logic_cluster/lc_7/out
T_11_15_sp12_h_l_1
T_23_15_sp12_h_l_1
T_33_15_lc_trk_g0_5
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_124
T_11_14_wire_logic_cluster/lc_1/out
T_11_3_sp12_v_t_22
T_11_0_span12_vert_5
T_11_0_lc_trk_g0_5
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_126
T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_0_span12_vert_20
T_12_0_span4_vert_32
T_12_0_lc_trk_g0_0
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_128
T_13_16_wire_logic_cluster/lc_6/out
T_13_10_sp12_v_t_23
T_13_0_span12_vert_19
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_130
T_13_13_wire_logic_cluster/lc_4/out
T_13_5_sp12_v_t_23
T_13_3_sp4_v_t_47
T_13_0_span4_vert_25
T_13_0_span4_horz_r_0
T_15_0_lc_trk_g1_0
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_139
T_11_20_wire_logic_cluster/lc_3/out
T_11_19_sp12_v_t_22
T_11_26_sp4_v_t_38
T_11_30_sp4_v_t_43
T_7_33_span4_horz_r_3
T_8_33_lc_trk_g1_7
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_156_i
T_11_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_3

T_11_21_wire_logic_cluster/lc_5/out
T_11_14_sp12_v_t_22
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_5/out
T_3_21_sp12_h_l_1
T_14_9_sp12_v_t_22
T_14_18_lc_trk_g3_6
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_11_21_wire_logic_cluster/lc_5/out
T_3_21_sp12_h_l_1
T_14_9_sp12_v_t_22
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_0/in_3

T_11_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_2
T_13_17_sp4_v_t_39
T_14_17_sp4_h_l_7
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : N_190
T_13_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_5/in_0

End 

Net : N_190_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : N_264_i
T_16_17_wire_logic_cluster/lc_7/out
T_16_12_sp12_v_t_22
T_16_0_span12_vert_22
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_265_i
T_10_21_wire_logic_cluster/lc_3/out
T_4_21_sp12_h_l_1
T_16_21_sp12_h_l_1
T_27_21_sp12_v_t_22
T_27_33_lc_trk_g1_1
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_297
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_9
T_14_18_sp4_v_t_44
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : N_339
T_12_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_4
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : N_348
T_10_21_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_5/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_45
T_11_14_sp4_v_t_45
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g3_2
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : N_351
T_11_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_11_sp12_v_t_22
T_11_20_lc_trk_g2_6
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_14_16_sp4_v_t_45
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_14_16_sp4_v_t_45
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_sp4_v_t_44
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_6/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_sp4_v_t_44
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_0/in_0

End 

Net : N_354_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : N_356
T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_38
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_14_16_sp4_v_t_41
T_13_18_lc_trk_g0_4
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : N_357
T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_12_17_sp4_h_l_4
T_15_17_sp4_v_t_44
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : N_361
T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_input_2_3
T_13_14_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_37
T_14_13_sp4_v_t_37
T_14_14_lc_trk_g2_5
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_44
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_1/in_0

End 

Net : N_374
T_10_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_42
T_10_20_lc_trk_g1_2
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_42
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_0/in_3

End 

Net : N_401
T_10_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_sp12_h_l_1
T_12_20_lc_trk_g0_6
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_sp12_h_l_1
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_sp12_h_l_1
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_37
T_13_19_lc_trk_g0_5
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : N_401_cascade_
T_10_20_wire_logic_cluster/lc_5/ltout
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : N_422
T_13_16_wire_logic_cluster/lc_0/out
T_13_12_sp12_v_t_23
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_12_sp12_v_t_23
T_13_16_sp4_v_t_41
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_12_sp12_v_t_23
T_13_16_sp4_v_t_41
T_10_20_sp4_h_l_9
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_0/in_1

End 

Net : N_429
T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_13_18_sp4_h_l_3
T_16_14_sp4_v_t_44
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_7/in_1

End 

Net : N_431
T_13_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_5/in_3

End 

Net : N_431_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : N_434
T_9_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_5
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_3/in_0

T_9_21_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_0/in_0

End 

Net : N_436
T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : U409_CIA.VMA_3_0_a2_2
T_13_20_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.N_285
T_9_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_5/in_0

End 

Net : U409_AUTOCONFIG.un1_STATE_1_0_a2_0Z0Z_2
T_10_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : U409_AUTOCONFIG.N_9
T_9_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : U409_AUTOCONFIG.N_433_cascade_
T_9_16_wire_logic_cluster/lc_2/ltout
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : AUTOBOOT_c
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_31_17_sp12_v_t_23
T_20_17_sp12_h_l_0
T_8_17_sp12_h_l_0
T_13_17_sp4_h_l_7
T_12_17_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_1
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_5/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_1/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_5/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_7/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_4/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_17_lc_trk_g3_5
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_7/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_10_15_lc_trk_g0_7
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_7/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_5/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g2_4
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_3/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_4/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_6/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_37
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_1/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_37
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_13
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_12_6_sp4_h_l_7
T_15_6_sp4_v_t_37
T_15_10_lc_trk_g1_0
T_15_10_wire_logic_cluster/lc_4/in_1

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_9_sp4_v_t_41
T_12_13_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_3/in_1

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_10_5_sp4_h_l_11
T_13_5_sp4_v_t_41
T_13_9_sp4_v_t_42
T_13_13_sp4_v_t_47
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_1/in_0

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_10_5_sp4_h_l_11
T_13_5_sp4_v_t_41
T_13_9_sp4_v_t_42
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_17_lc_trk_g2_2
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_2/in_1

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_18_lc_trk_g3_7
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_6/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_11_18_sp4_h_l_3
T_10_18_sp4_v_t_44
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_11_18_sp4_h_l_3
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_1

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_3/in_3

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_20
T_2_4_sp12_v_t_23
T_3_16_sp12_h_l_0
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_36
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_2/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_14_16_sp4_h_l_11
T_13_12_sp4_v_t_41
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_4/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_8_16_sp4_h_l_5
T_11_16_sp4_v_t_47
T_10_18_lc_trk_g0_1
T_10_18_wire_logic_cluster/lc_5/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_8_16_sp4_h_l_5
T_11_16_sp4_v_t_47
T_8_20_sp4_h_l_10
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_6/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_8_16_sp4_h_l_5
T_11_16_sp4_v_t_47
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_40
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_7/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_12_13_sp4_h_l_1
T_15_13_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_0/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_13_sp4_v_t_45
T_9_17_sp4_v_t_45
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_2/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_40
T_11_17_sp4_v_t_40
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_2/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_13_sp4_v_t_45
T_10_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_4/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_0
T_4_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_6_13_sp4_h_l_3
T_9_13_sp4_v_t_45
T_10_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : U409_AUTOCONFIG.N_433
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.N_414
T_9_17_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_2/out
T_9_14_sp4_v_t_44
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_45
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_45
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_1/in_0

End 

Net : U409_AUTOCONFIG.N_400
T_10_17_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : U409_AUTOCONFIG.N_383_cascade_
T_9_18_wire_logic_cluster/lc_5/ltout
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.N_383
T_9_18_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_0/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_47
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_AUTOCONFIG.N_373
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_7/in_1

End 

Net : U409_AUTOCONFIG.N_370
T_9_17_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_44
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_7/in_0

End 

Net : U409_AUTOCONFIG.N_360
T_10_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_7/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_3/in_1

End 

Net : U409_AUTOCONFIG.N_288_cascade_
T_10_15_wire_logic_cluster/lc_1/ltout
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.N_287
T_10_17_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.N_286
T_9_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_3/in_0

End 

Net : U409_AUTOCONFIG.N_276
T_11_18_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_39
T_10_16_lc_trk_g2_7
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

End 

Net : U409_AUTOCONFIG.N_274
T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_6/in_1

End 

Net : U409_AUTOCONFIG.N_273
T_10_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_44
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_AUTOCONFIG.N_271
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_0/in_0

End 

Net : U409_AUTOCONFIG.N_270
T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g3_1
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

End 

Net : U409_AUTOCONFIG.N_269
T_9_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_AUTOCONFIG.N_195_cascade_
T_9_17_wire_logic_cluster/lc_6/ltout
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_RST_0_iZ0
T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_40
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/s_r

End 

Net : U409_AUTOCONFIG.LIDE_OUTc_0_1
T_9_16_wire_logic_cluster/lc_4/out
T_10_16_sp4_h_l_8
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a2_0_14Z0Z_10
T_9_21_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a2_0_14Z0Z_11
T_5_21_wire_logic_cluster/lc_6/out
T_5_20_sp4_v_t_44
T_6_20_sp4_h_l_2
T_10_20_sp4_h_l_10
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a2_0_14Z0Z_8_cascade_
T_5_21_wire_logic_cluster/lc_5/ltout
T_5_21_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a2_0_14Z0Z_9_cascade_
T_10_20_wire_logic_cluster/lc_0/ltout
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_tz_tz
T_10_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_39
T_11_16_sp4_h_l_7
T_13_16_lc_trk_g3_2
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_39
T_11_16_sp4_h_l_7
T_15_16_sp4_h_l_3
T_15_16_lc_trk_g0_6
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUTc_0_0
T_9_18_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_37
T_10_16_lc_trk_g3_5
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : U409_AUTOCONFIG.LIDE_OUT_8_sqmuxa_i_0_0_a2Z0Z_1
T_9_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_39
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : U409_AUTOCONFIG.BRIDGE_OUT_cnst_i_i_0_a2_2_3_0_cascade_
T_9_16_wire_logic_cluster/lc_5/ltout
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.N_159
T_13_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_2/in_0

End 

Net : U409_AUTOCONFIG.BRIDGE_OUT_cnst_i_i_0_0_1
T_9_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_7/in_0

End 

Net : U409_AUTOCONFIG.BRIDGE_OUT_cnst_i_i_0_0_0
T_9_16_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_ADDRESS_DECODE_un1_CIACS1n_i
T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_20_10_sp12_h_l_0
T_31_0_span12_vert_19
T_31_4_sp4_v_t_39
T_32_4_sp4_h_l_7
T_33_4_lc_trk_g0_2
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS0n_i
T_16_11_wire_logic_cluster/lc_2/out
T_16_9_sp12_v_t_23
T_17_9_sp12_h_l_0
T_28_0_span12_vert_16
T_28_3_sp4_v_t_39
T_29_3_sp4_h_l_7
T_33_3_span4_horz_3
T_33_3_lc_trk_g0_3
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE.un1_BRIDGE_ENn_i_o2dupZ0
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g3_7
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : U409_ADDRESS_DECODE.un1_BRIDGE_ENn_i_0Z0Z_1
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : U409_ADDRESS_DECODE.un1_BRIDGE_ENn_i_0Z0Z_0
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2Z0Z_7
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_o2Z0Z_0
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_13_17_sp4_v_t_38
T_13_13_sp4_v_t_46
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_5/in_0

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_13_17_sp4_v_t_38
T_13_13_sp4_v_t_46
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_6/in_1

End 

Net : U409_ADDRESS_DECODE.un1_ATA_ENn_i_0Z0Z_3_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.N_346_cascade_
T_13_18_wire_logic_cluster/lc_4/ltout
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : U409_ADDRESS_DECODE.PORTSIZE_iZ0Z_1_cascade_
T_11_20_wire_logic_cluster/lc_2/ltout
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : U409_ADDRESS_DECODE.N_345
T_9_20_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g0_6
T_9_21_input_2_4
T_9_21_wire_logic_cluster/lc_4/in_2

End 

Net : U409_ADDRESS_DECODE.N_344
T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.N_381
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_sp4_h_l_7
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_46
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : U409_ADDRESS_DECODE.N_343
T_11_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_2
T_9_20_sp4_v_t_45
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : TT_c_1
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_7_21_sp12_h_l_0
T_9_21_lc_trk_g0_7
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : TT_c_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_6_21_sp4_v_t_47
T_7_21_sp4_h_l_10
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_0/in_0

End 

Net : TSn_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_23_sp12_v_t_23
T_8_21_sp4_v_t_47
T_9_21_sp4_h_l_3
T_12_17_sp4_v_t_38
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_4/in_1

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_23_sp12_v_t_23
T_8_21_sp4_v_t_47
T_9_21_sp4_h_l_3
T_12_17_sp4_v_t_38
T_12_13_sp4_v_t_46
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_7/in_1

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_23_sp12_v_t_23
T_8_21_sp4_v_t_47
T_9_21_sp4_h_l_3
T_12_17_sp4_v_t_38
T_13_17_sp4_h_l_8
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_0/in_0

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_23_sp12_v_t_23
T_9_23_sp12_h_l_0
T_10_23_sp4_h_l_3
T_13_19_sp4_v_t_44
T_13_15_sp4_v_t_37
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_5/in_0

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_23_sp12_v_t_23
T_9_23_sp12_h_l_0
T_10_23_sp4_h_l_3
T_13_19_sp4_v_t_44
T_13_15_sp4_v_t_37
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_1/in_0

End 

Net : TM_c_1
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_7/in_3

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_25_sp12_v_t_23
T_7_23_sp4_v_t_47
T_8_23_sp4_h_l_10
T_11_19_sp4_v_t_41
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_5/in_1

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_25_sp12_v_t_23
T_7_23_sp4_v_t_47
T_8_23_sp4_h_l_10
T_11_19_sp4_v_t_41
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_5/in_0

End 

Net : TM_c_0
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_7/in_1

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_11_17_sp4_v_t_44
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_5/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_11_17_sp4_v_t_44
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_2
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_5/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_1/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_12_21_sp4_h_l_9
T_11_17_sp4_v_t_39
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_6/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_0/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_1/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_2/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_4/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g0_3
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_2/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_13_sp4_v_t_43
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_1/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_8_17_sp4_h_l_5
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_20
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_10_18_lc_trk_g0_0
T_10_18_wire_logic_cluster/lc_5/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_6_18_sp4_h_l_1
T_9_18_sp4_v_t_36
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_6/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_6_18_sp4_h_l_1
T_9_18_sp4_v_t_36
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_2/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_13_18_lc_trk_g1_7
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_5/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_8_18_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_8_18_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_14_sp4_v_t_43
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_8_18_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_14_sp4_v_t_43
T_12_14_sp4_h_l_6
T_13_14_lc_trk_g2_6
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : TCIn_1_i
T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp12_h_l_1
T_24_20_sp12_v_t_22
T_24_29_sp4_v_t_36
T_24_33_span4_horz_r_0
T_28_33_span4_horz_r_0
T_29_33_lc_trk_g0_4
T_29_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : TACKn_in
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_5_19_sp12_h_l_0
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : RnW_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_5_17_sp4_h_l_10
T_9_17_sp4_h_l_1
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_0/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_10_15_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_3/in_0

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_5_17_sp4_h_l_10
T_9_17_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_0/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_13_15_lc_trk_g0_3
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_glb2local_1
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_2/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_14_wire_logic_cluster/lc_5/s_r

End 

Net : RESETn_c_i
T_16_26_wire_logic_cluster/lc_3/out
T_16_25_sp12_v_t_22
T_16_33_lc_trk_g0_1
T_16_33_wire_gbuf/in

End 

Net : RESETn_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_1/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_3/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_6/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_4/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_3/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_7/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_4/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_10_15_lc_trk_g2_0
T_10_15_input_2_6
T_10_15_wire_logic_cluster/lc_6/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_7/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_5/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_1
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_2/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_46
T_11_16_lc_trk_g3_6
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_46
T_13_19_sp4_h_l_5
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_25_sp12_v_t_23
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_3/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_17_sp4_v_t_41
T_13_21_sp4_h_l_4
T_9_21_sp4_h_l_4
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_3/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_17_sp4_v_t_41
T_13_21_sp4_h_l_4
T_9_21_sp4_h_l_4
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_2/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_17_sp4_v_t_41
T_13_21_sp4_h_l_4
T_9_21_sp4_h_l_4
T_9_21_lc_trk_g1_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

End 

Net : PIO_S0_c
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_5_sp12_v_t_23
T_30_5_sp4_v_t_45
T_31_5_sp4_h_l_1
T_33_1_span4_vert_t_12
T_33_2_lc_trk_g1_4
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : PIO_P0_c
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_30_15_sp12_v_t_23
T_30_3_sp12_v_t_23
T_30_1_sp4_v_t_47
T_31_1_sp4_h_l_3
T_33_1_lc_trk_g1_3
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : OVL_c
T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_7/in_0

T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_6
T_13_17_sp4_v_t_43
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_4/in_1

T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_6
T_13_17_sp4_v_t_43
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : N_96
T_12_15_wire_logic_cluster/lc_0/out
T_9_15_sp12_h_l_0
T_21_15_sp12_h_l_0
T_28_15_sp4_h_l_9
T_32_15_sp4_h_l_0
T_33_15_span4_vert_t_14
T_33_16_lc_trk_g0_6
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_94_i
T_14_20_wire_logic_cluster/lc_5/out
T_14_13_sp12_v_t_22
T_15_25_sp12_h_l_1
T_26_25_sp12_v_t_22
T_26_33_lc_trk_g0_1
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_436_i
T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_6_sp12_v_t_22
T_14_6_sp12_h_l_1
T_26_6_sp12_h_l_1
T_32_6_sp4_h_l_6
T_33_2_span4_vert_t_15
T_33_4_lc_trk_g0_3
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_RST_1_i_o2_4
T_5_21_wire_logic_cluster/lc_1/out
T_0_21_span12_horz_1
T_10_21_lc_trk_g0_5
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_5_21_wire_logic_cluster/lc_1/out
T_0_21_span12_horz_1
T_10_21_lc_trk_g0_5
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_5_21_wire_logic_cluster/lc_1/out
T_0_21_span12_horz_1
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK_DELAYED_TACK_RST_1_i_o2_5
T_11_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_21
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_2/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_8_20_sp4_h_l_11
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_2/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_5/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_10_16_sp4_h_l_7
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_10_16_sp4_h_l_7
T_14_16_sp4_h_l_3
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_10_20_sp4_h_l_1
T_13_16_sp4_v_t_36
T_10_16_sp4_h_l_7
T_13_12_sp4_v_t_36
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_22
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_4/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_8_28_sp4_h_l_11
T_11_24_sp4_v_t_40
T_11_20_sp4_v_t_40
T_11_16_sp4_v_t_40
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_4
T_13_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_7/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_7_16_sp12_h_l_0
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_7/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_4
T_13_16_sp4_v_t_47
T_13_12_sp4_v_t_47
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_0/in_0

End 

