
MCU_ASSIGNMENT_CEMCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006394  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080064a0  080064a0  000074a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800656c  0800656c  00008098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800656c  0800656c  00008098  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800656c  0800656c  00008098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800656c  0800656c  0000756c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006570  08006570  00007570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08006574  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  20000098  0800660c  00008098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  0800660c  000083e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013155  00000000  00000000  000080c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003714  00000000  00000000  0001b216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  0001e930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f67  00000000  00000000  0001fd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ec0  00000000  00000000  00020c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a1f9  00000000  00000000  0003ab37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ed0a  00000000  00000000  00054d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3a3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005344  00000000  00000000  000e3a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000e8dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08006488 	.word	0x08006488

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08006488 	.word	0x08006488

0800014c <display_clocks>:

static uint8_t last_ver_clock = 255;
static uint8_t last_hor_clock = 255;

// Only update LCD when values change
static void display_clocks(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (ver_clock != last_ver_clock) {
 8000150:	4b16      	ldr	r3, [pc, #88]	@ (80001ac <display_clocks+0x60>)
 8000152:	781a      	ldrb	r2, [r3, #0]
 8000154:	4b16      	ldr	r3, [pc, #88]	@ (80001b0 <display_clocks+0x64>)
 8000156:	781b      	ldrb	r3, [r3, #0]
 8000158:	429a      	cmp	r2, r3
 800015a:	d00f      	beq.n	800017c <display_clocks+0x30>
		lcd_goto_XY(1, 8);
 800015c:	2108      	movs	r1, #8
 800015e:	2001      	movs	r0, #1
 8000160:	f000 ffd6 	bl	8001110 <lcd_goto_XY>
		lcd_send_integer(ver_clock);
 8000164:	4b11      	ldr	r3, [pc, #68]	@ (80001ac <display_clocks+0x60>)
 8000166:	781b      	ldrb	r3, [r3, #0]
 8000168:	4618      	mov	r0, r3
 800016a:	f000 ff87 	bl	800107c <lcd_send_integer>
		lcd_send_string("  ");  // clear old digits
 800016e:	4811      	ldr	r0, [pc, #68]	@ (80001b4 <display_clocks+0x68>)
 8000170:	f000 ff6e 	bl	8001050 <lcd_send_string>
		last_ver_clock = ver_clock;
 8000174:	4b0d      	ldr	r3, [pc, #52]	@ (80001ac <display_clocks+0x60>)
 8000176:	781a      	ldrb	r2, [r3, #0]
 8000178:	4b0d      	ldr	r3, [pc, #52]	@ (80001b0 <display_clocks+0x64>)
 800017a:	701a      	strb	r2, [r3, #0]
	}
	if (hor_clock != last_hor_clock) {
 800017c:	4b0e      	ldr	r3, [pc, #56]	@ (80001b8 <display_clocks+0x6c>)
 800017e:	781a      	ldrb	r2, [r3, #0]
 8000180:	4b0e      	ldr	r3, [pc, #56]	@ (80001bc <display_clocks+0x70>)
 8000182:	781b      	ldrb	r3, [r3, #0]
 8000184:	429a      	cmp	r2, r3
 8000186:	d00f      	beq.n	80001a8 <display_clocks+0x5c>
		lcd_goto_XY(0, 8);
 8000188:	2108      	movs	r1, #8
 800018a:	2000      	movs	r0, #0
 800018c:	f000 ffc0 	bl	8001110 <lcd_goto_XY>
		lcd_send_integer(hor_clock);
 8000190:	4b09      	ldr	r3, [pc, #36]	@ (80001b8 <display_clocks+0x6c>)
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	4618      	mov	r0, r3
 8000196:	f000 ff71 	bl	800107c <lcd_send_integer>
		lcd_send_string("  ");  // clear old digits
 800019a:	4806      	ldr	r0, [pc, #24]	@ (80001b4 <display_clocks+0x68>)
 800019c:	f000 ff58 	bl	8001050 <lcd_send_string>
		last_hor_clock = hor_clock;
 80001a0:	4b05      	ldr	r3, [pc, #20]	@ (80001b8 <display_clocks+0x6c>)
 80001a2:	781a      	ldrb	r2, [r3, #0]
 80001a4:	4b05      	ldr	r3, [pc, #20]	@ (80001bc <display_clocks+0x70>)
 80001a6:	701a      	strb	r2, [r3, #0]
	}
}
 80001a8:	bf00      	nop
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	200000b4 	.word	0x200000b4
 80001b0:	20000003 	.word	0x20000003
 80001b4:	080064a0 	.word	0x080064a0
 80001b8:	200000b5 	.word	0x200000b5
 80001bc:	20000004 	.word	0x20000004

080001c0 <check_buttons>:

static uint8_t check_buttons(void) {
 80001c0:	b580      	push	{r7, lr}
 80001c2:	af00      	add	r7, sp, #0
	if (isButtonPressed(&button0)) {
 80001c4:	480e      	ldr	r0, [pc, #56]	@ (8000200 <check_buttons+0x40>)
 80001c6:	f000 faa6 	bl	8000716 <isButtonPressed>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d008      	beq.n	80001e2 <check_buttons+0x22>
		disable_all_tfl();
 80001d0:	f000 f9ba 	bl	8000548 <disable_all_tfl>
		traffic_light_status = CFG_RED;
 80001d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000204 <check_buttons+0x44>)
 80001d6:	2209      	movs	r2, #9
 80001d8:	701a      	strb	r2, [r3, #0]
		init_cfg_red();
 80001da:	f000 fc51 	bl	8000a80 <init_cfg_red>
		return 1;
 80001de:	2301      	movs	r3, #1
 80001e0:	e00b      	b.n	80001fa <check_buttons+0x3a>
	}
	if (isButtonPressed(&button1)) {
 80001e2:	4809      	ldr	r0, [pc, #36]	@ (8000208 <check_buttons+0x48>)
 80001e4:	f000 fa97 	bl	8000716 <isButtonPressed>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d004      	beq.n	80001f8 <check_buttons+0x38>
		traffic_light_status = MAN_GRN_RED;
 80001ee:	4b05      	ldr	r3, [pc, #20]	@ (8000204 <check_buttons+0x44>)
 80001f0:	2205      	movs	r2, #5
 80001f2:	701a      	strb	r2, [r3, #0]
		return 1;
 80001f4:	2301      	movs	r3, #1
 80001f6:	e000      	b.n	80001fa <check_buttons+0x3a>
	}
	return 0;
 80001f8:	2300      	movs	r3, #0
}
 80001fa:	4618      	mov	r0, r3
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	20000008 	.word	0x20000008
 8000204:	200000b6 	.word	0x200000b6
 8000208:	20000018 	.word	0x20000018

0800020c <init_auto_mode>:

void init_auto_mode() {
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
	lcd_clear_display();
 8000210:	f000 ff74 	bl	80010fc <lcd_clear_display>

	lcd_goto_XY(0, 0);
 8000214:	2100      	movs	r1, #0
 8000216:	2000      	movs	r0, #0
 8000218:	f000 ff7a 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("Road 1: ");
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <init_auto_mode+0x74>)
 800021e:	f000 ff17 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 8000222:	2100      	movs	r1, #0
 8000224:	2001      	movs	r0, #1
 8000226:	f000 ff73 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("Road 2: ");
 800022a:	4816      	ldr	r0, [pc, #88]	@ (8000284 <init_auto_mode+0x78>)
 800022c:	f000 ff10 	bl	8001050 <lcd_send_string>

	traffic_light_status = AUTO_GRN_RED;
 8000230:	4b15      	ldr	r3, [pc, #84]	@ (8000288 <init_auto_mode+0x7c>)
 8000232:	2201      	movs	r2, #1
 8000234:	701a      	strb	r2, [r3, #0]
	ver_clock = grn_time;
 8000236:	4b15      	ldr	r3, [pc, #84]	@ (800028c <init_auto_mode+0x80>)
 8000238:	781a      	ldrb	r2, [r3, #0]
 800023a:	4b15      	ldr	r3, [pc, #84]	@ (8000290 <init_auto_mode+0x84>)
 800023c:	701a      	strb	r2, [r3, #0]
	hor_clock = red_time;
 800023e:	4b15      	ldr	r3, [pc, #84]	@ (8000294 <init_auto_mode+0x88>)
 8000240:	781a      	ldrb	r2, [r3, #0]
 8000242:	4b15      	ldr	r3, [pc, #84]	@ (8000298 <init_auto_mode+0x8c>)
 8000244:	701a      	strb	r2, [r3, #0]
	
	// reset LCD tracking
	last_ver_clock = 255;
 8000246:	4b15      	ldr	r3, [pc, #84]	@ (800029c <init_auto_mode+0x90>)
 8000248:	22ff      	movs	r2, #255	@ 0xff
 800024a:	701a      	strb	r2, [r3, #0]
	last_hor_clock = 255;
 800024c:	4b14      	ldr	r3, [pc, #80]	@ (80002a0 <init_auto_mode+0x94>)
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	701a      	strb	r2, [r3, #0]
	
	green_red();
 8000252:	f000 f997 	bl	8000584 <green_red>
	
	setTimer(TIMER_STATE, grn_time * TICKS_PER_SECOND);
 8000256:	4b0d      	ldr	r3, [pc, #52]	@ (800028c <init_auto_mode+0x80>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	461a      	mov	r2, r3
 800025c:	0152      	lsls	r2, r2, #5
 800025e:	1ad2      	subs	r2, r2, r3
 8000260:	0092      	lsls	r2, r2, #2
 8000262:	4413      	add	r3, r2
 8000264:	00db      	lsls	r3, r3, #3
 8000266:	b29b      	uxth	r3, r3
 8000268:	4619      	mov	r1, r3
 800026a:	2000      	movs	r0, #0
 800026c:	f001 fb76 	bl	800195c <setTimer>
	setTimer(TIMER_CLOCK, TICKS_PER_SECOND);
 8000270:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000274:	2001      	movs	r0, #1
 8000276:	f001 fb71 	bl	800195c <setTimer>
}
 800027a:	bf00      	nop
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	080064a4 	.word	0x080064a4
 8000284:	080064b0 	.word	0x080064b0
 8000288:	200000b6 	.word	0x200000b6
 800028c:	20000001 	.word	0x20000001
 8000290:	200000b4 	.word	0x200000b4
 8000294:	20000000 	.word	0x20000000
 8000298:	200000b5 	.word	0x200000b5
 800029c:	20000003 	.word	0x20000003
 80002a0:	20000004 	.word	0x20000004

080002a4 <fsm_auto_traffic_light_run>:

void fsm_auto_traffic_light_run() {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	switch(traffic_light_status) {
 80002a8:	4b9f      	ldr	r3, [pc, #636]	@ (8000528 <fsm_auto_traffic_light_run+0x284>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b04      	cmp	r3, #4
 80002ae:	f200 8138 	bhi.w	8000522 <fsm_auto_traffic_light_run+0x27e>
 80002b2:	a201      	add	r2, pc, #4	@ (adr r2, 80002b8 <fsm_auto_traffic_light_run+0x14>)
 80002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b8:	080002cd 	.word	0x080002cd
 80002bc:	080002d3 	.word	0x080002d3
 80002c0:	08000367 	.word	0x08000367
 80002c4:	080003fb 	.word	0x080003fb
 80002c8:	0800048f 	.word	0x0800048f
		case INIT:
			init_auto_mode();
 80002cc:	f7ff ff9e 	bl	800020c <init_auto_mode>
			break;
 80002d0:	e128      	b.n	8000524 <fsm_auto_traffic_light_run+0x280>
			
		case AUTO_GRN_RED:
			display_clocks();
 80002d2:	f7ff ff3b 	bl	800014c <display_clocks>
			
			if (isTimerExpired(TIMER_CLOCK)) {
 80002d6:	2001      	movs	r0, #1
 80002d8:	f001 fb5a 	bl	8001990 <isTimerExpired>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d018      	beq.n	8000314 <fsm_auto_traffic_light_run+0x70>
				if (ver_clock > 0) ver_clock--;
 80002e2:	4b92      	ldr	r3, [pc, #584]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d005      	beq.n	80002f6 <fsm_auto_traffic_light_run+0x52>
 80002ea:	4b90      	ldr	r3, [pc, #576]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	3b01      	subs	r3, #1
 80002f0:	b2da      	uxtb	r2, r3
 80002f2:	4b8e      	ldr	r3, [pc, #568]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80002f4:	701a      	strb	r2, [r3, #0]
				if (hor_clock > 0) hor_clock--;
 80002f6:	4b8e      	ldr	r3, [pc, #568]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d005      	beq.n	800030a <fsm_auto_traffic_light_run+0x66>
 80002fe:	4b8c      	ldr	r3, [pc, #560]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	3b01      	subs	r3, #1
 8000304:	b2da      	uxtb	r2, r3
 8000306:	4b8a      	ldr	r3, [pc, #552]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000308:	701a      	strb	r2, [r3, #0]
				setTimer(TIMER_CLOCK, TICKS_PER_SECOND);
 800030a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800030e:	2001      	movs	r0, #1
 8000310:	f001 fb24 	bl	800195c <setTimer>
			}
			
			if (isTimerExpired(TIMER_STATE)) {
 8000314:	2000      	movs	r0, #0
 8000316:	f001 fb3b 	bl	8001990 <isTimerExpired>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d01f      	beq.n	8000360 <fsm_auto_traffic_light_run+0xbc>
				traffic_light_status = AUTO_YEL_RED;
 8000320:	4b81      	ldr	r3, [pc, #516]	@ (8000528 <fsm_auto_traffic_light_run+0x284>)
 8000322:	2202      	movs	r2, #2
 8000324:	701a      	strb	r2, [r3, #0]
				ver_clock = yel_time;
 8000326:	4b83      	ldr	r3, [pc, #524]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000328:	781a      	ldrb	r2, [r3, #0]
 800032a:	4b80      	ldr	r3, [pc, #512]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 800032c:	701a      	strb	r2, [r3, #0]
				hor_clock = yel_time;
 800032e:	4b81      	ldr	r3, [pc, #516]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000330:	781a      	ldrb	r2, [r3, #0]
 8000332:	4b7f      	ldr	r3, [pc, #508]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000334:	701a      	strb	r2, [r3, #0]
				last_ver_clock = 255; 
 8000336:	4b80      	ldr	r3, [pc, #512]	@ (8000538 <fsm_auto_traffic_light_run+0x294>)
 8000338:	22ff      	movs	r2, #255	@ 0xff
 800033a:	701a      	strb	r2, [r3, #0]
				last_hor_clock = 255;
 800033c:	4b7f      	ldr	r3, [pc, #508]	@ (800053c <fsm_auto_traffic_light_run+0x298>)
 800033e:	22ff      	movs	r2, #255	@ 0xff
 8000340:	701a      	strb	r2, [r3, #0]
				yellow_red();
 8000342:	f000 f93d 	bl	80005c0 <yellow_red>
				setTimer(TIMER_STATE, yel_time * TICKS_PER_SECOND);
 8000346:	4b7b      	ldr	r3, [pc, #492]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	461a      	mov	r2, r3
 800034c:	0152      	lsls	r2, r2, #5
 800034e:	1ad2      	subs	r2, r2, r3
 8000350:	0092      	lsls	r2, r2, #2
 8000352:	4413      	add	r3, r2
 8000354:	00db      	lsls	r3, r3, #3
 8000356:	b29b      	uxth	r3, r3
 8000358:	4619      	mov	r1, r3
 800035a:	2000      	movs	r0, #0
 800035c:	f001 fafe 	bl	800195c <setTimer>
			}
			
			check_buttons();
 8000360:	f7ff ff2e 	bl	80001c0 <check_buttons>
			break;
 8000364:	e0de      	b.n	8000524 <fsm_auto_traffic_light_run+0x280>
			
		case AUTO_YEL_RED:
			display_clocks();
 8000366:	f7ff fef1 	bl	800014c <display_clocks>

			if (isTimerExpired(TIMER_CLOCK)) {
 800036a:	2001      	movs	r0, #1
 800036c:	f001 fb10 	bl	8001990 <isTimerExpired>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d018      	beq.n	80003a8 <fsm_auto_traffic_light_run+0x104>
				if (ver_clock > 0) ver_clock--;
 8000376:	4b6d      	ldr	r3, [pc, #436]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d005      	beq.n	800038a <fsm_auto_traffic_light_run+0xe6>
 800037e:	4b6b      	ldr	r3, [pc, #428]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	3b01      	subs	r3, #1
 8000384:	b2da      	uxtb	r2, r3
 8000386:	4b69      	ldr	r3, [pc, #420]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 8000388:	701a      	strb	r2, [r3, #0]
				if (hor_clock > 0) hor_clock--;
 800038a:	4b69      	ldr	r3, [pc, #420]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d005      	beq.n	800039e <fsm_auto_traffic_light_run+0xfa>
 8000392:	4b67      	ldr	r3, [pc, #412]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	3b01      	subs	r3, #1
 8000398:	b2da      	uxtb	r2, r3
 800039a:	4b65      	ldr	r3, [pc, #404]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 800039c:	701a      	strb	r2, [r3, #0]
				setTimer(TIMER_CLOCK, TICKS_PER_SECOND);
 800039e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80003a2:	2001      	movs	r0, #1
 80003a4:	f001 fada 	bl	800195c <setTimer>
			}
			
			if (isTimerExpired(TIMER_STATE)) {
 80003a8:	2000      	movs	r0, #0
 80003aa:	f001 faf1 	bl	8001990 <isTimerExpired>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d01f      	beq.n	80003f4 <fsm_auto_traffic_light_run+0x150>
				traffic_light_status = AUTO_RED_GRN;
 80003b4:	4b5c      	ldr	r3, [pc, #368]	@ (8000528 <fsm_auto_traffic_light_run+0x284>)
 80003b6:	2203      	movs	r2, #3
 80003b8:	701a      	strb	r2, [r3, #0]
				ver_clock = red_time;
 80003ba:	4b61      	ldr	r3, [pc, #388]	@ (8000540 <fsm_auto_traffic_light_run+0x29c>)
 80003bc:	781a      	ldrb	r2, [r3, #0]
 80003be:	4b5b      	ldr	r3, [pc, #364]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80003c0:	701a      	strb	r2, [r3, #0]
				hor_clock = grn_time;
 80003c2:	4b60      	ldr	r3, [pc, #384]	@ (8000544 <fsm_auto_traffic_light_run+0x2a0>)
 80003c4:	781a      	ldrb	r2, [r3, #0]
 80003c6:	4b5a      	ldr	r3, [pc, #360]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80003c8:	701a      	strb	r2, [r3, #0]
				last_ver_clock = 255;
 80003ca:	4b5b      	ldr	r3, [pc, #364]	@ (8000538 <fsm_auto_traffic_light_run+0x294>)
 80003cc:	22ff      	movs	r2, #255	@ 0xff
 80003ce:	701a      	strb	r2, [r3, #0]
				last_hor_clock = 255;
 80003d0:	4b5a      	ldr	r3, [pc, #360]	@ (800053c <fsm_auto_traffic_light_run+0x298>)
 80003d2:	22ff      	movs	r2, #255	@ 0xff
 80003d4:	701a      	strb	r2, [r3, #0]
				red_green();
 80003d6:	f000 f911 	bl	80005fc <red_green>
				setTimer(TIMER_STATE, grn_time * TICKS_PER_SECOND);
 80003da:	4b5a      	ldr	r3, [pc, #360]	@ (8000544 <fsm_auto_traffic_light_run+0x2a0>)
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	461a      	mov	r2, r3
 80003e0:	0152      	lsls	r2, r2, #5
 80003e2:	1ad2      	subs	r2, r2, r3
 80003e4:	0092      	lsls	r2, r2, #2
 80003e6:	4413      	add	r3, r2
 80003e8:	00db      	lsls	r3, r3, #3
 80003ea:	b29b      	uxth	r3, r3
 80003ec:	4619      	mov	r1, r3
 80003ee:	2000      	movs	r0, #0
 80003f0:	f001 fab4 	bl	800195c <setTimer>
			}

			check_buttons();
 80003f4:	f7ff fee4 	bl	80001c0 <check_buttons>
			break;
 80003f8:	e094      	b.n	8000524 <fsm_auto_traffic_light_run+0x280>
			
		case AUTO_RED_GRN:
			display_clocks();
 80003fa:	f7ff fea7 	bl	800014c <display_clocks>

			if (isTimerExpired(TIMER_CLOCK)) {
 80003fe:	2001      	movs	r0, #1
 8000400:	f001 fac6 	bl	8001990 <isTimerExpired>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d018      	beq.n	800043c <fsm_auto_traffic_light_run+0x198>
				if (ver_clock > 0) ver_clock--;
 800040a:	4b48      	ldr	r3, [pc, #288]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d005      	beq.n	800041e <fsm_auto_traffic_light_run+0x17a>
 8000412:	4b46      	ldr	r3, [pc, #280]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	3b01      	subs	r3, #1
 8000418:	b2da      	uxtb	r2, r3
 800041a:	4b44      	ldr	r3, [pc, #272]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 800041c:	701a      	strb	r2, [r3, #0]
				if (hor_clock > 0) hor_clock--;
 800041e:	4b44      	ldr	r3, [pc, #272]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d005      	beq.n	8000432 <fsm_auto_traffic_light_run+0x18e>
 8000426:	4b42      	ldr	r3, [pc, #264]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	3b01      	subs	r3, #1
 800042c:	b2da      	uxtb	r2, r3
 800042e:	4b40      	ldr	r3, [pc, #256]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 8000430:	701a      	strb	r2, [r3, #0]
				setTimer(TIMER_CLOCK, TICKS_PER_SECOND);
 8000432:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000436:	2001      	movs	r0, #1
 8000438:	f001 fa90 	bl	800195c <setTimer>
			}
			
			if (isTimerExpired(TIMER_STATE)) {
 800043c:	2000      	movs	r0, #0
 800043e:	f001 faa7 	bl	8001990 <isTimerExpired>
 8000442:	4603      	mov	r3, r0
 8000444:	2b00      	cmp	r3, #0
 8000446:	d01f      	beq.n	8000488 <fsm_auto_traffic_light_run+0x1e4>
				traffic_light_status = AUTO_RED_YEL;
 8000448:	4b37      	ldr	r3, [pc, #220]	@ (8000528 <fsm_auto_traffic_light_run+0x284>)
 800044a:	2204      	movs	r2, #4
 800044c:	701a      	strb	r2, [r3, #0]
				ver_clock = yel_time;
 800044e:	4b39      	ldr	r3, [pc, #228]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000450:	781a      	ldrb	r2, [r3, #0]
 8000452:	4b36      	ldr	r3, [pc, #216]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 8000454:	701a      	strb	r2, [r3, #0]
				hor_clock = yel_time;
 8000456:	4b37      	ldr	r3, [pc, #220]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000458:	781a      	ldrb	r2, [r3, #0]
 800045a:	4b35      	ldr	r3, [pc, #212]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 800045c:	701a      	strb	r2, [r3, #0]
				last_ver_clock = 255;
 800045e:	4b36      	ldr	r3, [pc, #216]	@ (8000538 <fsm_auto_traffic_light_run+0x294>)
 8000460:	22ff      	movs	r2, #255	@ 0xff
 8000462:	701a      	strb	r2, [r3, #0]
				last_hor_clock = 255;
 8000464:	4b35      	ldr	r3, [pc, #212]	@ (800053c <fsm_auto_traffic_light_run+0x298>)
 8000466:	22ff      	movs	r2, #255	@ 0xff
 8000468:	701a      	strb	r2, [r3, #0]
				red_yellow();
 800046a:	f000 f8e5 	bl	8000638 <red_yellow>
				setTimer(TIMER_STATE, yel_time * TICKS_PER_SECOND);
 800046e:	4b31      	ldr	r3, [pc, #196]	@ (8000534 <fsm_auto_traffic_light_run+0x290>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	461a      	mov	r2, r3
 8000474:	0152      	lsls	r2, r2, #5
 8000476:	1ad2      	subs	r2, r2, r3
 8000478:	0092      	lsls	r2, r2, #2
 800047a:	4413      	add	r3, r2
 800047c:	00db      	lsls	r3, r3, #3
 800047e:	b29b      	uxth	r3, r3
 8000480:	4619      	mov	r1, r3
 8000482:	2000      	movs	r0, #0
 8000484:	f001 fa6a 	bl	800195c <setTimer>
			}

			check_buttons();
 8000488:	f7ff fe9a 	bl	80001c0 <check_buttons>
			break;
 800048c:	e04a      	b.n	8000524 <fsm_auto_traffic_light_run+0x280>
			
		case AUTO_RED_YEL:
			display_clocks();
 800048e:	f7ff fe5d 	bl	800014c <display_clocks>

			if (isTimerExpired(TIMER_CLOCK)) {
 8000492:	2001      	movs	r0, #1
 8000494:	f001 fa7c 	bl	8001990 <isTimerExpired>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d018      	beq.n	80004d0 <fsm_auto_traffic_light_run+0x22c>
				if (ver_clock > 0) ver_clock--;
 800049e:	4b23      	ldr	r3, [pc, #140]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d005      	beq.n	80004b2 <fsm_auto_traffic_light_run+0x20e>
 80004a6:	4b21      	ldr	r3, [pc, #132]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	3b01      	subs	r3, #1
 80004ac:	b2da      	uxtb	r2, r3
 80004ae:	4b1f      	ldr	r3, [pc, #124]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80004b0:	701a      	strb	r2, [r3, #0]
				if (hor_clock > 0) hor_clock--;
 80004b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d005      	beq.n	80004c6 <fsm_auto_traffic_light_run+0x222>
 80004ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	3b01      	subs	r3, #1
 80004c0:	b2da      	uxtb	r2, r3
 80004c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80004c4:	701a      	strb	r2, [r3, #0]
				setTimer(TIMER_CLOCK, TICKS_PER_SECOND);
 80004c6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80004ca:	2001      	movs	r0, #1
 80004cc:	f001 fa46 	bl	800195c <setTimer>
			}
			
			if (isTimerExpired(TIMER_STATE)) {
 80004d0:	2000      	movs	r0, #0
 80004d2:	f001 fa5d 	bl	8001990 <isTimerExpired>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d01f      	beq.n	800051c <fsm_auto_traffic_light_run+0x278>
				traffic_light_status = AUTO_GRN_RED;
 80004dc:	4b12      	ldr	r3, [pc, #72]	@ (8000528 <fsm_auto_traffic_light_run+0x284>)
 80004de:	2201      	movs	r2, #1
 80004e0:	701a      	strb	r2, [r3, #0]
				ver_clock = grn_time;
 80004e2:	4b18      	ldr	r3, [pc, #96]	@ (8000544 <fsm_auto_traffic_light_run+0x2a0>)
 80004e4:	781a      	ldrb	r2, [r3, #0]
 80004e6:	4b11      	ldr	r3, [pc, #68]	@ (800052c <fsm_auto_traffic_light_run+0x288>)
 80004e8:	701a      	strb	r2, [r3, #0]
				hor_clock = red_time;
 80004ea:	4b15      	ldr	r3, [pc, #84]	@ (8000540 <fsm_auto_traffic_light_run+0x29c>)
 80004ec:	781a      	ldrb	r2, [r3, #0]
 80004ee:	4b10      	ldr	r3, [pc, #64]	@ (8000530 <fsm_auto_traffic_light_run+0x28c>)
 80004f0:	701a      	strb	r2, [r3, #0]
				last_ver_clock = 255;
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <fsm_auto_traffic_light_run+0x294>)
 80004f4:	22ff      	movs	r2, #255	@ 0xff
 80004f6:	701a      	strb	r2, [r3, #0]
				last_hor_clock = 255;
 80004f8:	4b10      	ldr	r3, [pc, #64]	@ (800053c <fsm_auto_traffic_light_run+0x298>)
 80004fa:	22ff      	movs	r2, #255	@ 0xff
 80004fc:	701a      	strb	r2, [r3, #0]
				green_red();
 80004fe:	f000 f841 	bl	8000584 <green_red>
				setTimer(TIMER_STATE, grn_time * TICKS_PER_SECOND);
 8000502:	4b10      	ldr	r3, [pc, #64]	@ (8000544 <fsm_auto_traffic_light_run+0x2a0>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	461a      	mov	r2, r3
 8000508:	0152      	lsls	r2, r2, #5
 800050a:	1ad2      	subs	r2, r2, r3
 800050c:	0092      	lsls	r2, r2, #2
 800050e:	4413      	add	r3, r2
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	b29b      	uxth	r3, r3
 8000514:	4619      	mov	r1, r3
 8000516:	2000      	movs	r0, #0
 8000518:	f001 fa20 	bl	800195c <setTimer>
			}

			check_buttons();
 800051c:	f7ff fe50 	bl	80001c0 <check_buttons>
			break;
 8000520:	e000      	b.n	8000524 <fsm_auto_traffic_light_run+0x280>
			
		default:
			break;
 8000522:	bf00      	nop
	}
}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	200000b6 	.word	0x200000b6
 800052c:	200000b4 	.word	0x200000b4
 8000530:	200000b5 	.word	0x200000b5
 8000534:	20000002 	.word	0x20000002
 8000538:	20000003 	.word	0x20000003
 800053c:	20000004 	.word	0x20000004
 8000540:	20000000 	.word	0x20000000
 8000544:	20000001 	.word	0x20000001

08000548 <disable_all_tfl>:

void disable_all_tfl() {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 800054c:	2200      	movs	r2, #0
 800054e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000552:	480a      	ldr	r0, [pc, #40]	@ (800057c <disable_all_tfl+0x34>)
 8000554:	f002 fa0d 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800055e:	4807      	ldr	r0, [pc, #28]	@ (800057c <disable_all_tfl+0x34>)
 8000560:	f002 fa07 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000564:	2200      	movs	r2, #0
 8000566:	2108      	movs	r1, #8
 8000568:	4805      	ldr	r0, [pc, #20]	@ (8000580 <disable_all_tfl+0x38>)
 800056a:	f002 fa02 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 800056e:	2200      	movs	r2, #0
 8000570:	2120      	movs	r1, #32
 8000572:	4803      	ldr	r0, [pc, #12]	@ (8000580 <disable_all_tfl+0x38>)
 8000574:	f002 f9fd 	bl	8002972 <HAL_GPIO_WritePin>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40010800 	.word	0x40010800
 8000580:	40010c00 	.word	0x40010c00

08000584 <green_red>:

void green_red() {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800058e:	480a      	ldr	r0, [pc, #40]	@ (80005b8 <green_red+0x34>)
 8000590:	f002 f9ef 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800059a:	4807      	ldr	r0, [pc, #28]	@ (80005b8 <green_red+0x34>)
 800059c:	f002 f9e9 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	4805      	ldr	r0, [pc, #20]	@ (80005bc <green_red+0x38>)
 80005a6:	f002 f9e4 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2120      	movs	r1, #32
 80005ae:	4803      	ldr	r0, [pc, #12]	@ (80005bc <green_red+0x38>)
 80005b0:	f002 f9df 	bl	8002972 <HAL_GPIO_WritePin>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40010800 	.word	0x40010800
 80005bc:	40010c00 	.word	0x40010c00

080005c0 <yellow_red>:
void yellow_red() {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ca:	480a      	ldr	r0, [pc, #40]	@ (80005f4 <yellow_red+0x34>)
 80005cc:	f002 f9d1 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005d6:	4807      	ldr	r0, [pc, #28]	@ (80005f4 <yellow_red+0x34>)
 80005d8:	f002 f9cb 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80005dc:	2201      	movs	r2, #1
 80005de:	2108      	movs	r1, #8
 80005e0:	4805      	ldr	r0, [pc, #20]	@ (80005f8 <yellow_red+0x38>)
 80005e2:	f002 f9c6 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80005e6:	2201      	movs	r2, #1
 80005e8:	2120      	movs	r1, #32
 80005ea:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <yellow_red+0x38>)
 80005ec:	f002 f9c1 	bl	8002972 <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40010800 	.word	0x40010800
 80005f8:	40010c00 	.word	0x40010c00

080005fc <red_green>:
void red_green() {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000600:	2201      	movs	r2, #1
 8000602:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000606:	480a      	ldr	r0, [pc, #40]	@ (8000630 <red_green+0x34>)
 8000608:	f002 f9b3 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 800060c:	2201      	movs	r2, #1
 800060e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000612:	4807      	ldr	r0, [pc, #28]	@ (8000630 <red_green+0x34>)
 8000614:	f002 f9ad 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	2108      	movs	r1, #8
 800061c:	4805      	ldr	r0, [pc, #20]	@ (8000634 <red_green+0x38>)
 800061e:	f002 f9a8 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2120      	movs	r1, #32
 8000626:	4803      	ldr	r0, [pc, #12]	@ (8000634 <red_green+0x38>)
 8000628:	f002 f9a3 	bl	8002972 <HAL_GPIO_WritePin>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40010800 	.word	0x40010800
 8000634:	40010c00 	.word	0x40010c00

08000638 <red_yellow>:
void red_yellow() {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	// Vertical road
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000642:	480a      	ldr	r0, [pc, #40]	@ (800066c <red_yellow+0x34>)
 8000644:	f002 f995 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000648:	2201      	movs	r2, #1
 800064a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800064e:	4807      	ldr	r0, [pc, #28]	@ (800066c <red_yellow+0x34>)
 8000650:	f002 f98f 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 8000654:	2200      	movs	r2, #0
 8000656:	2108      	movs	r1, #8
 8000658:	4805      	ldr	r0, [pc, #20]	@ (8000670 <red_yellow+0x38>)
 800065a:	f002 f98a 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800065e:	2201      	movs	r2, #1
 8000660:	2120      	movs	r1, #32
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <red_yellow+0x38>)
 8000664:	f002 f985 	bl	8002972 <HAL_GPIO_WritePin>
}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40010800 	.word	0x40010800
 8000670:	40010c00 	.word	0x40010c00

08000674 <getKeyInput>:
//		0,
//		BTN3_GPIO_Port,
//		BTN3_Pin
//};

void getKeyInput(struct ButtonStruct* button) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	button->keyBuffer[2] = button->keyBuffer[1];
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	785a      	ldrb	r2, [r3, #1]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	709a      	strb	r2, [r3, #2]
	button->keyBuffer[1] = button->keyBuffer[0];
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	781a      	ldrb	r2, [r3, #0]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	705a      	strb	r2, [r3, #1]

	button->keyBuffer[0] = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	689a      	ldr	r2, [r3, #8]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	899b      	ldrh	r3, [r3, #12]
 8000694:	4619      	mov	r1, r3
 8000696:	4610      	mov	r0, r2
 8000698:	f002 f954 	bl	8002944 <HAL_GPIO_ReadPin>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	701a      	strb	r2, [r3, #0]

	if ((button->keyBuffer[0] == button->keyBuffer[1]) && (button->keyBuffer[1] == button->keyBuffer[2]))
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	785b      	ldrb	r3, [r3, #1]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d12e      	bne.n	800070e <getKeyInput+0x9a>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	785a      	ldrb	r2, [r3, #1]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	789b      	ldrb	r3, [r3, #2]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d128      	bne.n	800070e <getKeyInput+0x9a>
	{
		if (button->keyBuffer[2] != button->keyBuffer[3])
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	789a      	ldrb	r2, [r3, #2]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	78db      	ldrb	r3, [r3, #3]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d00e      	beq.n	80006e6 <getKeyInput+0x72>
		{
			button->keyBuffer[3] = button->keyBuffer[2];
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	789a      	ldrb	r2, [r3, #2]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	70da      	strb	r2, [r3, #3]

			if (button->keyBuffer[3] == PRESSED_STATE)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	78db      	ldrb	r3, [r3, #3]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d11a      	bne.n	800070e <getKeyInput+0x9a>
			{
				button->timeOutForPressed = 150;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2296      	movs	r2, #150	@ 0x96
 80006dc:	809a      	strh	r2, [r3, #4]
				button->isPressed = 1;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2201      	movs	r2, #1
 80006e2:	719a      	strb	r2, [r3, #6]
					button->isLongPressed = 1;
				}
			}
		}
	}
}
 80006e4:	e013      	b.n	800070e <getKeyInput+0x9a>
			--button->timeOutForPressed;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	889b      	ldrh	r3, [r3, #4]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	809a      	strh	r2, [r3, #4]
			if (button->timeOutForPressed <= 0)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	889b      	ldrh	r3, [r3, #4]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d109      	bne.n	800070e <getKeyInput+0x9a>
				button->timeOutForPressed = 150;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2296      	movs	r2, #150	@ 0x96
 80006fe:	809a      	strh	r2, [r3, #4]
				if (button->keyBuffer[3] == PRESSED_STATE)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d102      	bne.n	800070e <getKeyInput+0x9a>
					button->isLongPressed = 1;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2201      	movs	r2, #1
 800070c:	71da      	strb	r2, [r3, #7]
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <isButtonPressed>:

uint8_t isButtonPressed(struct ButtonStruct *button) {
 8000716:	b480      	push	{r7}
 8000718:	b083      	sub	sp, #12
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
	if (button->isPressed == 1)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	799b      	ldrb	r3, [r3, #6]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d104      	bne.n	8000730 <isButtonPressed+0x1a>
	{
		button->isPressed = 0;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	719a      	strb	r2, [r3, #6]
		return 1;
 800072c:	2301      	movs	r3, #1
 800072e:	e000      	b.n	8000732 <isButtonPressed+0x1c>
	}
	return 0;
 8000730:	2300      	movs	r3, #0
}
 8000732:	4618      	mov	r0, r3
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr

0800073c <display_config_lcd>:
static uint8_t yel_temp_time = 0;
static uint8_t grn_temp_time = 0;

static uint8_t tl_status_all_led = 0;

static void display_config_lcd(char* color_name, uint8_t time_value) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
	lcd_clear_display();
 8000748:	f000 fcd8 	bl	80010fc <lcd_clear_display>
	lcd_goto_XY(0, 0);
 800074c:	2100      	movs	r1, #0
 800074e:	2000      	movs	r0, #0
 8000750:	f000 fcde 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("MODE: CONFIG");
 8000754:	480b      	ldr	r0, [pc, #44]	@ (8000784 <display_config_lcd+0x48>)
 8000756:	f000 fc7b 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800075a:	2100      	movs	r1, #0
 800075c:	2001      	movs	r0, #1
 800075e:	f000 fcd7 	bl	8001110 <lcd_goto_XY>
	lcd_send_string(color_name);
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f000 fc74 	bl	8001050 <lcd_send_string>
	lcd_send_string(": ");
 8000768:	4807      	ldr	r0, [pc, #28]	@ (8000788 <display_config_lcd+0x4c>)
 800076a:	f000 fc71 	bl	8001050 <lcd_send_string>
	lcd_send_integer(time_value);
 800076e:	78fb      	ldrb	r3, [r7, #3]
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fc83 	bl	800107c <lcd_send_integer>
	lcd_send_string("   ");
 8000776:	4805      	ldr	r0, [pc, #20]	@ (800078c <display_config_lcd+0x50>)
 8000778:	f000 fc6a 	bl	8001050 <lcd_send_string>
}
 800077c:	bf00      	nop
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	080064bc 	.word	0x080064bc
 8000788:	080064cc 	.word	0x080064cc
 800078c:	080064d0 	.word	0x080064d0

08000790 <fix>:

static uint8_t fix(uint8_t value, uint8_t min, uint8_t max) {
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
 800079a:	460b      	mov	r3, r1
 800079c:	71bb      	strb	r3, [r7, #6]
 800079e:	4613      	mov	r3, r2
 80007a0:	717b      	strb	r3, [r7, #5]
	if (value < min) return min;
 80007a2:	79fa      	ldrb	r2, [r7, #7]
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d201      	bcs.n	80007ae <fix+0x1e>
 80007aa:	79bb      	ldrb	r3, [r7, #6]
 80007ac:	e006      	b.n	80007bc <fix+0x2c>
	if (value > max) return max;
 80007ae:	79fa      	ldrb	r2, [r7, #7]
 80007b0:	797b      	ldrb	r3, [r7, #5]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	d901      	bls.n	80007ba <fix+0x2a>
 80007b6:	797b      	ldrb	r3, [r7, #5]
 80007b8:	e000      	b.n	80007bc <fix+0x2c>
	return value;
 80007ba:	79fb      	ldrb	r3, [r7, #7]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
	...

080007c8 <turn_off_on_both>:

void turn_off_on_both() {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007d2:	480a      	ldr	r0, [pc, #40]	@ (80007fc <turn_off_on_both+0x34>)
 80007d4:	f002 f8cd 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007de:	4807      	ldr	r0, [pc, #28]	@ (80007fc <turn_off_on_both+0x34>)
 80007e0:	f002 f8c7 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2108      	movs	r1, #8
 80007e8:	4805      	ldr	r0, [pc, #20]	@ (8000800 <turn_off_on_both+0x38>)
 80007ea:	f002 f8c2 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2120      	movs	r1, #32
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <turn_off_on_both+0x38>)
 80007f4:	f002 f8bd 	bl	8002972 <HAL_GPIO_WritePin>
}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40010800 	.word	0x40010800
 8000800:	40010c00 	.word	0x40010c00

08000804 <turn_red_on_both>:

void turn_red_on_both() {
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800080e:	480a      	ldr	r0, [pc, #40]	@ (8000838 <turn_red_on_both+0x34>)
 8000810:	f002 f8af 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000814:	2201      	movs	r2, #1
 8000816:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800081a:	4807      	ldr	r0, [pc, #28]	@ (8000838 <turn_red_on_both+0x34>)
 800081c:	f002 f8a9 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8000820:	2201      	movs	r2, #1
 8000822:	2108      	movs	r1, #8
 8000824:	4805      	ldr	r0, [pc, #20]	@ (800083c <turn_red_on_both+0x38>)
 8000826:	f002 f8a4 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800082a:	2201      	movs	r2, #1
 800082c:	2120      	movs	r1, #32
 800082e:	4803      	ldr	r0, [pc, #12]	@ (800083c <turn_red_on_both+0x38>)
 8000830:	f002 f89f 	bl	8002972 <HAL_GPIO_WritePin>
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40010800 	.word	0x40010800
 800083c:	40010c00 	.word	0x40010c00

08000840 <turn_yel_on_both>:

void turn_yel_on_both() {
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800084a:	480a      	ldr	r0, [pc, #40]	@ (8000874 <turn_yel_on_both+0x34>)
 800084c:	f002 f891 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8000850:	2201      	movs	r2, #1
 8000852:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000856:	4807      	ldr	r0, [pc, #28]	@ (8000874 <turn_yel_on_both+0x34>)
 8000858:	f002 f88b 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 800085c:	2200      	movs	r2, #0
 800085e:	2108      	movs	r1, #8
 8000860:	4805      	ldr	r0, [pc, #20]	@ (8000878 <turn_yel_on_both+0x38>)
 8000862:	f002 f886 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 8000866:	2201      	movs	r2, #1
 8000868:	2120      	movs	r1, #32
 800086a:	4803      	ldr	r0, [pc, #12]	@ (8000878 <turn_yel_on_both+0x38>)
 800086c:	f002 f881 	bl	8002972 <HAL_GPIO_WritePin>
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40010800 	.word	0x40010800
 8000878:	40010c00 	.word	0x40010c00

0800087c <turn_grn_on_both>:

void turn_grn_on_both() {
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8000880:	2201      	movs	r2, #1
 8000882:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000886:	480a      	ldr	r0, [pc, #40]	@ (80008b0 <turn_grn_on_both+0x34>)
 8000888:	f002 f873 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 800088c:	2200      	movs	r2, #0
 800088e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000892:	4807      	ldr	r0, [pc, #28]	@ (80008b0 <turn_grn_on_both+0x34>)
 8000894:	f002 f86d 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8000898:	2201      	movs	r2, #1
 800089a:	2108      	movs	r1, #8
 800089c:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <turn_grn_on_both+0x38>)
 800089e:	f002 f868 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2120      	movs	r1, #32
 80008a6:	4803      	ldr	r0, [pc, #12]	@ (80008b4 <turn_grn_on_both+0x38>)
 80008a8:	f002 f863 	bl	8002972 <HAL_GPIO_WritePin>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40010800 	.word	0x40010800
 80008b4:	40010c00 	.word	0x40010c00

080008b8 <confirm_red_time>:

static void confirm_red_time() {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
	red_temp_time = fix(red_temp_time, RED_MIN, RED_MAX);
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <confirm_red_time+0x78>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2263      	movs	r2, #99	@ 0x63
 80008c4:	2101      	movs	r1, #1
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff ff62 	bl	8000790 <fix>
 80008cc:	4603      	mov	r3, r0
 80008ce:	461a      	mov	r2, r3
 80008d0:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <confirm_red_time+0x78>)
 80008d2:	701a      	strb	r2, [r3, #0]
	int8_t calc_grn = red_temp_time - yel_time;
 80008d4:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <confirm_red_time+0x78>)
 80008d6:	781a      	ldrb	r2, [r3, #0]
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <confirm_red_time+0x7c>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	71fb      	strb	r3, [r7, #7]
	
	if (calc_grn < GRN_MIN) calc_grn = GRN_MIN;
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	dc01      	bgt.n	80008ee <confirm_red_time+0x36>
 80008ea:	2301      	movs	r3, #1
 80008ec:	71fb      	strb	r3, [r7, #7]
	if (calc_grn > GRN_MAX) calc_grn = GRN_MAX;
 80008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f2:	2b63      	cmp	r3, #99	@ 0x63
 80008f4:	dd01      	ble.n	80008fa <confirm_red_time+0x42>
 80008f6:	2363      	movs	r3, #99	@ 0x63
 80008f8:	71fb      	strb	r3, [r7, #7]
	
	grn_time = calc_grn;
 80008fa:	79fa      	ldrb	r2, [r7, #7]
 80008fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <confirm_red_time+0x80>)
 80008fe:	701a      	strb	r2, [r3, #0]
	red_time = grn_time + yel_time;
 8000900:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <confirm_red_time+0x80>)
 8000902:	781a      	ldrb	r2, [r3, #0]
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <confirm_red_time+0x7c>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4413      	add	r3, r2
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <confirm_red_time+0x84>)
 800090e:	701a      	strb	r2, [r3, #0]
	red_time = fix(red_time, RED_MIN, RED_MAX);
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <confirm_red_time+0x84>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2263      	movs	r2, #99	@ 0x63
 8000916:	2101      	movs	r1, #1
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff39 	bl	8000790 <fix>
 800091e:	4603      	mov	r3, r0
 8000920:	461a      	mov	r2, r3
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <confirm_red_time+0x84>)
 8000924:	701a      	strb	r2, [r3, #0]
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200000b7 	.word	0x200000b7
 8000934:	20000002 	.word	0x20000002
 8000938:	20000001 	.word	0x20000001
 800093c:	20000000 	.word	0x20000000

08000940 <confirm_yel_time>:

static void confirm_yel_time() {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
	yel_temp_time = fix(yel_temp_time, YEL_MIN, YEL_MAX);
 8000946:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <confirm_yel_time+0x78>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2263      	movs	r2, #99	@ 0x63
 800094c:	2101      	movs	r1, #1
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff1e 	bl	8000790 <fix>
 8000954:	4603      	mov	r3, r0
 8000956:	461a      	mov	r2, r3
 8000958:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <confirm_yel_time+0x78>)
 800095a:	701a      	strb	r2, [r3, #0]
	
	uint8_t calc_grn = red_time - yel_temp_time;
 800095c:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <confirm_yel_time+0x7c>)
 800095e:	781a      	ldrb	r2, [r3, #0]
 8000960:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <confirm_yel_time+0x78>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	71fb      	strb	r3, [r7, #7]
	
	if (calc_grn < GRN_MIN) calc_grn = GRN_MIN;
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d101      	bne.n	8000972 <confirm_yel_time+0x32>
 800096e:	2301      	movs	r3, #1
 8000970:	71fb      	strb	r3, [r7, #7]
	if (calc_grn > GRN_MAX) calc_grn = GRN_MAX;
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	2b63      	cmp	r3, #99	@ 0x63
 8000976:	d901      	bls.n	800097c <confirm_yel_time+0x3c>
 8000978:	2363      	movs	r3, #99	@ 0x63
 800097a:	71fb      	strb	r3, [r7, #7]
	
	grn_time = calc_grn;
 800097c:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <confirm_yel_time+0x80>)
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	7013      	strb	r3, [r2, #0]
	red_time = grn_time + yel_temp_time;
 8000982:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <confirm_yel_time+0x80>)
 8000984:	781a      	ldrb	r2, [r3, #0]
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <confirm_yel_time+0x78>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <confirm_yel_time+0x7c>)
 8000990:	701a      	strb	r2, [r3, #0]
	red_time = fix(red_time, RED_MIN, RED_MAX);
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <confirm_yel_time+0x7c>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2263      	movs	r2, #99	@ 0x63
 8000998:	2101      	movs	r1, #1
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff fef8 	bl	8000790 <fix>
 80009a0:	4603      	mov	r3, r0
 80009a2:	461a      	mov	r2, r3
 80009a4:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <confirm_yel_time+0x7c>)
 80009a6:	701a      	strb	r2, [r3, #0]
	yel_time = yel_temp_time;
 80009a8:	4b03      	ldr	r3, [pc, #12]	@ (80009b8 <confirm_yel_time+0x78>)
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <confirm_yel_time+0x84>)
 80009ae:	701a      	strb	r2, [r3, #0]
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	200000b8 	.word	0x200000b8
 80009bc:	20000000 	.word	0x20000000
 80009c0:	20000001 	.word	0x20000001
 80009c4:	20000002 	.word	0x20000002

080009c8 <confirm_grn_time>:

static void confirm_grn_time() {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
	grn_temp_time = fix(grn_temp_time, GRN_MIN, GRN_MAX);
 80009ce:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <confirm_grn_time+0xa8>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2263      	movs	r2, #99	@ 0x63
 80009d4:	2101      	movs	r1, #1
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff feda 	bl	8000790 <fix>
 80009dc:	4603      	mov	r3, r0
 80009de:	461a      	mov	r2, r3
 80009e0:	4b23      	ldr	r3, [pc, #140]	@ (8000a70 <confirm_grn_time+0xa8>)
 80009e2:	701a      	strb	r2, [r3, #0]
	uint8_t calc_red = grn_temp_time + yel_time;
 80009e4:	4b22      	ldr	r3, [pc, #136]	@ (8000a70 <confirm_grn_time+0xa8>)
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b22      	ldr	r3, [pc, #136]	@ (8000a74 <confirm_grn_time+0xac>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	4413      	add	r3, r2
 80009ee:	71fb      	strb	r3, [r7, #7]
	
	if (calc_red > RED_MAX) {
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	2b63      	cmp	r3, #99	@ 0x63
 80009f4:	d916      	bls.n	8000a24 <confirm_grn_time+0x5c>
		red_time = RED_MAX;
 80009f6:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <confirm_grn_time+0xb0>)
 80009f8:	2263      	movs	r2, #99	@ 0x63
 80009fa:	701a      	strb	r2, [r3, #0]
		grn_time = red_time - yel_time;
 80009fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a78 <confirm_grn_time+0xb0>)
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <confirm_grn_time+0xac>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a0a:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2263      	movs	r2, #99	@ 0x63
 8000a12:	2101      	movs	r1, #1
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff febb 	bl	8000790 <fix>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b17      	ldr	r3, [pc, #92]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a20:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
	} else {
		grn_time = grn_temp_time;
		red_time = calc_red;
	}
}
 8000a22:	e020      	b.n	8000a66 <confirm_grn_time+0x9e>
	} else if (calc_red < RED_MIN) {
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d116      	bne.n	8000a58 <confirm_grn_time+0x90>
		red_time = RED_MIN;
 8000a2a:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <confirm_grn_time+0xb0>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
		grn_time = red_time - yel_time;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <confirm_grn_time+0xb0>)
 8000a32:	781a      	ldrb	r2, [r3, #0]
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <confirm_grn_time+0xac>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a3e:	701a      	strb	r2, [r3, #0]
		grn_time = fix(grn_time, GRN_MIN, GRN_MAX);
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2263      	movs	r2, #99	@ 0x63
 8000a46:	2101      	movs	r1, #1
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fea1 	bl	8000790 <fix>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a54:	701a      	strb	r2, [r3, #0]
}
 8000a56:	e006      	b.n	8000a66 <confirm_grn_time+0x9e>
		grn_time = grn_temp_time;
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <confirm_grn_time+0xa8>)
 8000a5a:	781a      	ldrb	r2, [r3, #0]
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <confirm_grn_time+0xb4>)
 8000a5e:	701a      	strb	r2, [r3, #0]
		red_time = calc_red;
 8000a60:	4a05      	ldr	r2, [pc, #20]	@ (8000a78 <confirm_grn_time+0xb0>)
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	7013      	strb	r3, [r2, #0]
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	200000b9 	.word	0x200000b9
 8000a74:	20000002 	.word	0x20000002
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000001 	.word	0x20000001

08000a80 <init_cfg_red>:

void init_cfg_red() {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
	red_temp_time = red_time;
 8000a84:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <init_cfg_red+0x30>)
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <init_cfg_red+0x34>)
 8000a8a:	701a      	strb	r2, [r3, #0]
	
	turn_red_on_both();
 8000a8c:	f7ff feba 	bl	8000804 <turn_red_on_both>
	setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);
 8000a90:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a94:	2002      	movs	r0, #2
 8000a96:	f000 ff61 	bl	800195c <setTimer>
	tl_status_all_led = 1;
 8000a9a:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <init_cfg_red+0x38>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	701a      	strb	r2, [r3, #0]
	
	display_config_lcd("t_RED", red_temp_time);
 8000aa0:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <init_cfg_red+0x34>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <init_cfg_red+0x3c>)
 8000aa8:	f7ff fe48 	bl	800073c <display_config_lcd>
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000000 	.word	0x20000000
 8000ab4:	200000b7 	.word	0x200000b7
 8000ab8:	200000ba 	.word	0x200000ba
 8000abc:	080064d4 	.word	0x080064d4

08000ac0 <cfg_red>:

void cfg_red() {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_BLINK)) {
 8000ac4:	2002      	movs	r0, #2
 8000ac6:	f000 ff63 	bl	8001990 <isTimerExpired>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d013      	beq.n	8000af8 <cfg_red+0x38>
		if (tl_status_all_led == 0) {
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <cfg_red+0x3c>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d105      	bne.n	8000ae4 <cfg_red+0x24>
			turn_red_on_both();
 8000ad8:	f7ff fe94 	bl	8000804 <turn_red_on_both>
			tl_status_all_led = 1;
 8000adc:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <cfg_red+0x3c>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
 8000ae2:	e004      	b.n	8000aee <cfg_red+0x2e>
		} else {
			turn_off_on_both();
 8000ae4:	f7ff fe70 	bl	80007c8 <turn_off_on_both>
			tl_status_all_led = 0;
 8000ae8:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <cfg_red+0x3c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
		}
		setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);  // Reset blink timer
 8000aee:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000af2:	2002      	movs	r0, #2
 8000af4:	f000 ff32 	bl	800195c <setTimer>
	}
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200000ba 	.word	0x200000ba

08000b00 <init_cfg_yel>:

void init_cfg_yel() {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
	yel_temp_time = yel_time;
 8000b04:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <init_cfg_yel+0x30>)
 8000b06:	781a      	ldrb	r2, [r3, #0]
 8000b08:	4b0a      	ldr	r3, [pc, #40]	@ (8000b34 <init_cfg_yel+0x34>)
 8000b0a:	701a      	strb	r2, [r3, #0]
	
	turn_yel_on_both();
 8000b0c:	f7ff fe98 	bl	8000840 <turn_yel_on_both>
	setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);  // Set blink timer
 8000b10:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b14:	2002      	movs	r0, #2
 8000b16:	f000 ff21 	bl	800195c <setTimer>
	tl_status_all_led = 1;
 8000b1a:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <init_cfg_yel+0x38>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
	
	// Display on LCD
	display_config_lcd("t_YEL", yel_temp_time);
 8000b20:	4b04      	ldr	r3, [pc, #16]	@ (8000b34 <init_cfg_yel+0x34>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	4619      	mov	r1, r3
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <init_cfg_yel+0x3c>)
 8000b28:	f7ff fe08 	bl	800073c <display_config_lcd>
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000002 	.word	0x20000002
 8000b34:	200000b8 	.word	0x200000b8
 8000b38:	200000ba 	.word	0x200000ba
 8000b3c:	080064dc 	.word	0x080064dc

08000b40 <cfg_yel>:

void cfg_yel() {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
	// Check blink timer
	if (isTimerExpired(TIMER_BLINK)) {
 8000b44:	2002      	movs	r0, #2
 8000b46:	f000 ff23 	bl	8001990 <isTimerExpired>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d013      	beq.n	8000b78 <cfg_yel+0x38>
		if (tl_status_all_led == 0) {
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <cfg_yel+0x3c>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d105      	bne.n	8000b64 <cfg_yel+0x24>
			turn_yel_on_both();
 8000b58:	f7ff fe72 	bl	8000840 <turn_yel_on_both>
			tl_status_all_led = 1;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <cfg_yel+0x3c>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
 8000b62:	e004      	b.n	8000b6e <cfg_yel+0x2e>
		} else {
			turn_off_on_both();
 8000b64:	f7ff fe30 	bl	80007c8 <turn_off_on_both>
			tl_status_all_led = 0;
 8000b68:	4b04      	ldr	r3, [pc, #16]	@ (8000b7c <cfg_yel+0x3c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
		}
		setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);
 8000b6e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b72:	2002      	movs	r0, #2
 8000b74:	f000 fef2 	bl	800195c <setTimer>
	}
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	200000ba 	.word	0x200000ba

08000b80 <init_cfg_grn>:

void init_cfg_grn() {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
	grn_temp_time = grn_time;
 8000b84:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb0 <init_cfg_grn+0x30>)
 8000b86:	781a      	ldrb	r2, [r3, #0]
 8000b88:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <init_cfg_grn+0x34>)
 8000b8a:	701a      	strb	r2, [r3, #0]
	
	turn_grn_on_both();
 8000b8c:	f7ff fe76 	bl	800087c <turn_grn_on_both>
	setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);
 8000b90:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000b94:	2002      	movs	r0, #2
 8000b96:	f000 fee1 	bl	800195c <setTimer>
	tl_status_all_led = 1;
 8000b9a:	4b07      	ldr	r3, [pc, #28]	@ (8000bb8 <init_cfg_grn+0x38>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
	
	// Display on LCD
	display_config_lcd("t_GRN", grn_temp_time);
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <init_cfg_grn+0x34>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <init_cfg_grn+0x3c>)
 8000ba8:	f7ff fdc8 	bl	800073c <display_config_lcd>
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000001 	.word	0x20000001
 8000bb4:	200000b9 	.word	0x200000b9
 8000bb8:	200000ba 	.word	0x200000ba
 8000bbc:	080064e4 	.word	0x080064e4

08000bc0 <cfg_grn>:

void cfg_grn() {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	// Check blink timer
	if (isTimerExpired(TIMER_BLINK)) {
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f000 fee3 	bl	8001990 <isTimerExpired>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d013      	beq.n	8000bf8 <cfg_grn+0x38>
		if (tl_status_all_led == 0) {
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bfc <cfg_grn+0x3c>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d105      	bne.n	8000be4 <cfg_grn+0x24>
			turn_grn_on_both();
 8000bd8:	f7ff fe50 	bl	800087c <turn_grn_on_both>
			tl_status_all_led = 1;
 8000bdc:	4b07      	ldr	r3, [pc, #28]	@ (8000bfc <cfg_grn+0x3c>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e004      	b.n	8000bee <cfg_grn+0x2e>
		} else {
			turn_off_on_both();
 8000be4:	f7ff fdf0 	bl	80007c8 <turn_off_on_both>
			tl_status_all_led = 0;
 8000be8:	4b04      	ldr	r3, [pc, #16]	@ (8000bfc <cfg_grn+0x3c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
		}
		setTimer(TIMER_BLINK, CONFIG_BLINK_TICKS);
 8000bee:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f000 feb2 	bl	800195c <setTimer>
	}
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	200000ba 	.word	0x200000ba

08000c00 <fsm_config_traffic_light_run>:

void fsm_config_traffic_light_run() {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
	switch (traffic_light_status) {
 8000c06:	4b6a      	ldr	r3, [pc, #424]	@ (8000db0 <fsm_config_traffic_light_run+0x1b0>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b0b      	cmp	r3, #11
 8000c0c:	f000 8089 	beq.w	8000d22 <fsm_config_traffic_light_run+0x122>
 8000c10:	2b0b      	cmp	r3, #11
 8000c12:	f300 80c1 	bgt.w	8000d98 <fsm_config_traffic_light_run+0x198>
 8000c16:	2b09      	cmp	r3, #9
 8000c18:	d002      	beq.n	8000c20 <fsm_config_traffic_light_run+0x20>
 8000c1a:	2b0a      	cmp	r3, #10
 8000c1c:	d043      	beq.n	8000ca6 <fsm_config_traffic_light_run+0xa6>
				init_cfg_grn();
			}
			break;
			
		default:
			break;
 8000c1e:	e0bb      	b.n	8000d98 <fsm_config_traffic_light_run+0x198>
			cfg_red();
 8000c20:	f7ff ff4e 	bl	8000ac0 <cfg_red>
			if (isButtonPressed(&button0)) {
 8000c24:	4863      	ldr	r0, [pc, #396]	@ (8000db4 <fsm_config_traffic_light_run+0x1b4>)
 8000c26:	f7ff fd76 	bl	8000716 <isButtonPressed>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d004      	beq.n	8000c3a <fsm_config_traffic_light_run+0x3a>
				traffic_light_status = CFG_YEL;
 8000c30:	4b5f      	ldr	r3, [pc, #380]	@ (8000db0 <fsm_config_traffic_light_run+0x1b0>)
 8000c32:	220a      	movs	r2, #10
 8000c34:	701a      	strb	r2, [r3, #0]
				init_cfg_yel();
 8000c36:	f7ff ff63 	bl	8000b00 <init_cfg_yel>
			if (isButtonPressed(&button1)) {
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <fsm_config_traffic_light_run+0x1b8>)
 8000c3c:	f7ff fd6b 	bl	8000716 <isButtonPressed>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d024      	beq.n	8000c90 <fsm_config_traffic_light_run+0x90>
				red_temp_time++;
 8000c46:	4b5d      	ldr	r3, [pc, #372]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4b5b      	ldr	r3, [pc, #364]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c50:	701a      	strb	r2, [r3, #0]
				uint8_t min_red = yel_time + GRN_MIN;
 8000c52:	4b5b      	ldr	r3, [pc, #364]	@ (8000dc0 <fsm_config_traffic_light_run+0x1c0>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	3301      	adds	r3, #1
 8000c58:	71fb      	strb	r3, [r7, #7]
				if (red_temp_time > RED_MAX) {
 8000c5a:	4b58      	ldr	r3, [pc, #352]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b63      	cmp	r3, #99	@ 0x63
 8000c60:	d902      	bls.n	8000c68 <fsm_config_traffic_light_run+0x68>
					red_temp_time = min_red;
 8000c62:	4a56      	ldr	r2, [pc, #344]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	7013      	strb	r3, [r2, #0]
				if (red_temp_time < min_red) {
 8000c68:	4b54      	ldr	r3, [pc, #336]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	79fa      	ldrb	r2, [r7, #7]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d902      	bls.n	8000c78 <fsm_config_traffic_light_run+0x78>
					red_temp_time = min_red;
 8000c72:	4a52      	ldr	r2, [pc, #328]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	7013      	strb	r3, [r2, #0]
				lcd_goto_XY(1, 7);
 8000c78:	2107      	movs	r1, #7
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	f000 fa48 	bl	8001110 <lcd_goto_XY>
				lcd_send_integer(red_temp_time);
 8000c80:	4b4e      	ldr	r3, [pc, #312]	@ (8000dbc <fsm_config_traffic_light_run+0x1bc>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 f9f9 	bl	800107c <lcd_send_integer>
				lcd_send_string("  ");
 8000c8a:	484e      	ldr	r0, [pc, #312]	@ (8000dc4 <fsm_config_traffic_light_run+0x1c4>)
 8000c8c:	f000 f9e0 	bl	8001050 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000c90:	484d      	ldr	r0, [pc, #308]	@ (8000dc8 <fsm_config_traffic_light_run+0x1c8>)
 8000c92:	f7ff fd40 	bl	8000716 <isButtonPressed>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d07f      	beq.n	8000d9c <fsm_config_traffic_light_run+0x19c>
				confirm_red_time();
 8000c9c:	f7ff fe0c 	bl	80008b8 <confirm_red_time>
				init_cfg_red();
 8000ca0:	f7ff feee 	bl	8000a80 <init_cfg_red>
			break;
 8000ca4:	e07a      	b.n	8000d9c <fsm_config_traffic_light_run+0x19c>
			cfg_yel();
 8000ca6:	f7ff ff4b 	bl	8000b40 <cfg_yel>
			if (isButtonPressed(&button0)) {
 8000caa:	4842      	ldr	r0, [pc, #264]	@ (8000db4 <fsm_config_traffic_light_run+0x1b4>)
 8000cac:	f7ff fd33 	bl	8000716 <isButtonPressed>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d004      	beq.n	8000cc0 <fsm_config_traffic_light_run+0xc0>
				traffic_light_status = CFG_GRN;
 8000cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8000db0 <fsm_config_traffic_light_run+0x1b0>)
 8000cb8:	220b      	movs	r2, #11
 8000cba:	701a      	strb	r2, [r3, #0]
				init_cfg_grn();
 8000cbc:	f7ff ff60 	bl	8000b80 <init_cfg_grn>
			if (isButtonPressed(&button1)) {
 8000cc0:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <fsm_config_traffic_light_run+0x1b8>)
 8000cc2:	f7ff fd28 	bl	8000716 <isButtonPressed>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d01f      	beq.n	8000d0c <fsm_config_traffic_light_run+0x10c>
				yel_temp_time++;
 8000ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	4b3d      	ldr	r3, [pc, #244]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000cd6:	701a      	strb	r2, [r3, #0]
				if (yel_temp_time > YEL_MAX) {
 8000cd8:	4b3c      	ldr	r3, [pc, #240]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b63      	cmp	r3, #99	@ 0x63
 8000cde:	d902      	bls.n	8000ce6 <fsm_config_traffic_light_run+0xe6>
					yel_temp_time = YEL_MIN;
 8000ce0:	4b3a      	ldr	r3, [pc, #232]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
				if (yel_temp_time < YEL_MIN) {
 8000ce6:	4b39      	ldr	r3, [pc, #228]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d102      	bne.n	8000cf4 <fsm_config_traffic_light_run+0xf4>
					yel_temp_time = YEL_MIN;
 8000cee:	4b37      	ldr	r3, [pc, #220]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	701a      	strb	r2, [r3, #0]
				lcd_goto_XY(1, 7);
 8000cf4:	2107      	movs	r1, #7
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f000 fa0a 	bl	8001110 <lcd_goto_XY>
				lcd_send_integer(yel_temp_time);
 8000cfc:	4b33      	ldr	r3, [pc, #204]	@ (8000dcc <fsm_config_traffic_light_run+0x1cc>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 f9bb 	bl	800107c <lcd_send_integer>
				lcd_send_string("  ");
 8000d06:	482f      	ldr	r0, [pc, #188]	@ (8000dc4 <fsm_config_traffic_light_run+0x1c4>)
 8000d08:	f000 f9a2 	bl	8001050 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000d0c:	482e      	ldr	r0, [pc, #184]	@ (8000dc8 <fsm_config_traffic_light_run+0x1c8>)
 8000d0e:	f7ff fd02 	bl	8000716 <isButtonPressed>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d043      	beq.n	8000da0 <fsm_config_traffic_light_run+0x1a0>
				confirm_yel_time();
 8000d18:	f7ff fe12 	bl	8000940 <confirm_yel_time>
				init_cfg_yel();
 8000d1c:	f7ff fef0 	bl	8000b00 <init_cfg_yel>
			break;
 8000d20:	e03e      	b.n	8000da0 <fsm_config_traffic_light_run+0x1a0>
			cfg_grn();
 8000d22:	f7ff ff4d 	bl	8000bc0 <cfg_grn>
			if (isButtonPressed(&button0)) {
 8000d26:	4823      	ldr	r0, [pc, #140]	@ (8000db4 <fsm_config_traffic_light_run+0x1b4>)
 8000d28:	f7ff fcf5 	bl	8000716 <isButtonPressed>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <fsm_config_traffic_light_run+0x136>
				init_auto_mode();
 8000d32:	f7ff fa6b 	bl	800020c <init_auto_mode>
			if (isButtonPressed(&button1)) {
 8000d36:	4820      	ldr	r0, [pc, #128]	@ (8000db8 <fsm_config_traffic_light_run+0x1b8>)
 8000d38:	f7ff fced 	bl	8000716 <isButtonPressed>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d01f      	beq.n	8000d82 <fsm_config_traffic_light_run+0x182>
				grn_temp_time++;
 8000d42:	4b23      	ldr	r3, [pc, #140]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d4c:	701a      	strb	r2, [r3, #0]
				if (grn_temp_time > GRN_MAX) {
 8000d4e:	4b20      	ldr	r3, [pc, #128]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b63      	cmp	r3, #99	@ 0x63
 8000d54:	d902      	bls.n	8000d5c <fsm_config_traffic_light_run+0x15c>
					grn_temp_time = GRN_MIN;
 8000d56:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
				if (grn_temp_time < GRN_MIN) {
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <fsm_config_traffic_light_run+0x16a>
					grn_temp_time = GRN_MIN;
 8000d64:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	701a      	strb	r2, [r3, #0]
				lcd_goto_XY(1, 7);
 8000d6a:	2107      	movs	r1, #7
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f000 f9cf 	bl	8001110 <lcd_goto_XY>
				lcd_send_integer(grn_temp_time);
 8000d72:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <fsm_config_traffic_light_run+0x1d0>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f980 	bl	800107c <lcd_send_integer>
				lcd_send_string("  ");
 8000d7c:	4811      	ldr	r0, [pc, #68]	@ (8000dc4 <fsm_config_traffic_light_run+0x1c4>)
 8000d7e:	f000 f967 	bl	8001050 <lcd_send_string>
			if (isButtonPressed(&button2)) {
 8000d82:	4811      	ldr	r0, [pc, #68]	@ (8000dc8 <fsm_config_traffic_light_run+0x1c8>)
 8000d84:	f7ff fcc7 	bl	8000716 <isButtonPressed>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d00a      	beq.n	8000da4 <fsm_config_traffic_light_run+0x1a4>
				confirm_grn_time();
 8000d8e:	f7ff fe1b 	bl	80009c8 <confirm_grn_time>
				init_cfg_grn();
 8000d92:	f7ff fef5 	bl	8000b80 <init_cfg_grn>
			break;
 8000d96:	e005      	b.n	8000da4 <fsm_config_traffic_light_run+0x1a4>
			break;
 8000d98:	bf00      	nop
 8000d9a:	e004      	b.n	8000da6 <fsm_config_traffic_light_run+0x1a6>
			break;
 8000d9c:	bf00      	nop
 8000d9e:	e002      	b.n	8000da6 <fsm_config_traffic_light_run+0x1a6>
			break;
 8000da0:	bf00      	nop
 8000da2:	e000      	b.n	8000da6 <fsm_config_traffic_light_run+0x1a6>
			break;
 8000da4:	bf00      	nop
	}
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	200000b6 	.word	0x200000b6
 8000db4:	20000008 	.word	0x20000008
 8000db8:	20000018 	.word	0x20000018
 8000dbc:	200000b7 	.word	0x200000b7
 8000dc0:	20000002 	.word	0x20000002
 8000dc4:	080064ec 	.word	0x080064ec
 8000dc8:	20000028 	.word	0x20000028
 8000dcc:	200000b8 	.word	0x200000b8
 8000dd0:	200000b9 	.word	0x200000b9

08000dd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <MX_DMA_Init+0x48>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	4a0f      	ldr	r2, [pc, #60]	@ (8000e1c <MX_DMA_Init+0x48>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6153      	str	r3, [r2, #20]
 8000de6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <MX_DMA_Init+0x48>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	2010      	movs	r0, #16
 8000df8:	f001 fa03 	bl	8002202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000dfc:	2010      	movs	r0, #16
 8000dfe:	f001 fa1c 	bl	800223a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000e02:	2200      	movs	r2, #0
 8000e04:	2100      	movs	r1, #0
 8000e06:	2011      	movs	r0, #17
 8000e08:	f001 f9fb 	bl	8002202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000e0c:	2011      	movs	r0, #17
 8000e0e:	f001 fa14 	bl	800223a <HAL_NVIC_EnableIRQ>

}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40021000 	.word	0x40021000

08000e20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e34:	4b3b      	ldr	r3, [pc, #236]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	4a3a      	ldr	r2, [pc, #232]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e3a:	f043 0310 	orr.w	r3, r3, #16
 8000e3e:	6193      	str	r3, [r2, #24]
 8000e40:	4b38      	ldr	r3, [pc, #224]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	f003 0310 	and.w	r3, r3, #16
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4c:	4b35      	ldr	r3, [pc, #212]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a34      	ldr	r2, [pc, #208]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e52:	f043 0320 	orr.w	r3, r3, #32
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0320 	and.w	r3, r3, #32
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e64:	4b2f      	ldr	r3, [pc, #188]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e6a:	f043 0304 	orr.w	r3, r3, #4
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b2c      	ldr	r3, [pc, #176]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	607b      	str	r3, [r7, #4]
 8000e7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7c:	4b29      	ldr	r3, [pc, #164]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a28      	ldr	r2, [pc, #160]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e82:	f043 0308 	orr.w	r3, r3, #8
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <MX_GPIO_Init+0x104>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TL0_0_Pin|TL0_1_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e9a:	4823      	ldr	r0, [pc, #140]	@ (8000f28 <MX_GPIO_Init+0x108>)
 8000e9c:	f001 fd69 	bl	8002972 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LOAD_Pin|TL1_0_Pin|TL1_1_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f244 0128 	movw	r1, #16424	@ 0x4028
 8000ea6:	4821      	ldr	r0, [pc, #132]	@ (8000f2c <MX_GPIO_Init+0x10c>)
 8000ea8:	f001 fd63 	bl	8002972 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8000eac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	481b      	ldr	r0, [pc, #108]	@ (8000f30 <MX_GPIO_Init+0x110>)
 8000ec2:	f001 fbbb 	bl	800263c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TL0_0_Pin TL0_1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TL0_0_Pin|TL0_1_Pin;
 8000ec6:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000eca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	f107 0310 	add.w	r3, r7, #16
 8000edc:	4619      	mov	r1, r3
 8000ede:	4812      	ldr	r0, [pc, #72]	@ (8000f28 <MX_GPIO_Init+0x108>)
 8000ee0:	f001 fbac 	bl	800263c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN0_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN0_Pin;
 8000ee4:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000ee8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <MX_GPIO_Init+0x10c>)
 8000efa:	f001 fb9f 	bl	800263c <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_Pin TL1_0_Pin TL1_1_Pin */
  GPIO_InitStruct.Pin = LOAD_Pin|TL1_0_Pin|TL1_1_Pin;
 8000efe:	f244 0328 	movw	r3, #16424	@ 0x4028
 8000f02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f04:	2301      	movs	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f10:	f107 0310 	add.w	r3, r7, #16
 8000f14:	4619      	mov	r1, r3
 8000f16:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_GPIO_Init+0x10c>)
 8000f18:	f001 fb90 	bl	800263c <HAL_GPIO_Init>

}
 8000f1c:	bf00      	nop
 8000f1e:	3720      	adds	r7, #32
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40021000 	.word	0x40021000
 8000f28:	40010800 	.word	0x40010800
 8000f2c:	40010c00 	.word	0x40010c00
 8000f30:	40011000 	.word	0x40011000

08000f34 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x27 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f023 030f 	bic.w	r3, r3, #15
 8000f44:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	011b      	lsls	r3, r3, #4
 8000f4a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f043 030c 	orr.w	r3, r3, #12
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f60:	7bbb      	ldrb	r3, [r7, #14]
 8000f62:	f043 030c 	orr.w	r3, r3, #12
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f6a:	7bbb      	ldrb	r3, [r7, #14]
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f74:	f107 0208 	add.w	r2, r7, #8
 8000f78:	2364      	movs	r3, #100	@ 0x64
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	214e      	movs	r1, #78	@ 0x4e
 8000f80:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <lcd_send_cmd+0x5c>)
 8000f82:	f001 fe7f 	bl	8002c84 <HAL_I2C_Master_Transmit>
}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200000bc 	.word	0x200000bc

08000f94 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f023 030f 	bic.w	r3, r3, #15
 8000fa4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	011b      	lsls	r3, r3, #4
 8000faa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	f043 030d 	orr.w	r3, r3, #13
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	f043 0309 	orr.w	r3, r3, #9
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000fc0:	7bbb      	ldrb	r3, [r7, #14]
 8000fc2:	f043 030d 	orr.w	r3, r3, #13
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	f043 0309 	orr.w	r3, r3, #9
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000fd4:	f107 0208 	add.w	r2, r7, #8
 8000fd8:	2364      	movs	r3, #100	@ 0x64
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2304      	movs	r3, #4
 8000fde:	214e      	movs	r1, #78	@ 0x4e
 8000fe0:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <lcd_send_data+0x5c>)
 8000fe2:	f001 fe4f 	bl	8002c84 <HAL_I2C_Master_Transmit>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200000bc 	.word	0x200000bc

08000ff4 <lcd_init>:

void lcd_init (void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000ff8:	2033      	movs	r0, #51	@ 0x33
 8000ffa:	f7ff ff9b 	bl	8000f34 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000ffe:	2032      	movs	r0, #50	@ 0x32
 8001000:	f7ff ff98 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 8001004:	2032      	movs	r0, #50	@ 0x32
 8001006:	f001 f801 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 800100a:	2028      	movs	r0, #40	@ 0x28
 800100c:	f7ff ff92 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 8001010:	2032      	movs	r0, #50	@ 0x32
 8001012:	f000 fffb 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8001016:	2001      	movs	r0, #1
 8001018:	f7ff ff8c 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 800101c:	2032      	movs	r0, #50	@ 0x32
 800101e:	f000 fff5 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8001022:	2006      	movs	r0, #6
 8001024:	f7ff ff86 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 8001028:	2032      	movs	r0, #50	@ 0x32
 800102a:	f000 ffef 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 800102e:	200c      	movs	r0, #12
 8001030:	f7ff ff80 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 8001034:	2032      	movs	r0, #50	@ 0x32
 8001036:	f000 ffe9 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 800103a:	2002      	movs	r0, #2
 800103c:	f7ff ff7a 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(50);
 8001040:	2032      	movs	r0, #50	@ 0x32
 8001042:	f000 ffe3 	bl	800200c <HAL_Delay>
	lcd_send_cmd (0x80);
 8001046:	2080      	movs	r0, #128	@ 0x80
 8001048:	f7ff ff74 	bl	8000f34 <lcd_send_cmd>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}

08001050 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001058:	e006      	b.n	8001068 <lcd_send_string+0x18>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	1c5a      	adds	r2, r3, #1
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff96 	bl	8000f94 <lcd_send_data>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1f4      	bne.n	800105a <lcd_send_string+0xa>
}
 8001070:	bf00      	nop
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <lcd_send_integer>:

void lcd_send_integer(uint8_t number) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
	char buf[4];
	uint8_t i = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	73fb      	strb	r3, [r7, #15]

	if (number == 0){
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d11d      	bne.n	80010cc <lcd_send_integer+0x50>
		lcd_send_data('0');
 8001090:	2030      	movs	r0, #48	@ 0x30
 8001092:	f7ff ff7f 	bl	8000f94 <lcd_send_data>
 8001096:	e02b      	b.n	80010f0 <lcd_send_integer+0x74>
		return;
	}

	while (number > 0) {
		buf[i++] = (number % 10) + '0';
 8001098:	79fa      	ldrb	r2, [r7, #7]
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <lcd_send_integer+0x7c>)
 800109c:	fba3 1302 	umull	r1, r3, r3, r2
 80010a0:	08d9      	lsrs	r1, r3, #3
 80010a2:	460b      	mov	r3, r1
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	440b      	add	r3, r1
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	1c59      	adds	r1, r3, #1
 80010b2:	73f9      	strb	r1, [r7, #15]
 80010b4:	3230      	adds	r2, #48	@ 0x30
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	3310      	adds	r3, #16
 80010ba:	443b      	add	r3, r7
 80010bc:	f803 2c08 	strb.w	r2, [r3, #-8]
		number /= 10;
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	4a0d      	ldr	r2, [pc, #52]	@ (80010f8 <lcd_send_integer+0x7c>)
 80010c4:	fba2 2303 	umull	r2, r3, r2, r3
 80010c8:	08db      	lsrs	r3, r3, #3
 80010ca:	71fb      	strb	r3, [r7, #7]
	while (number > 0) {
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1e2      	bne.n	8001098 <lcd_send_integer+0x1c>
	}

	while(i > 0) {
 80010d2:	e00a      	b.n	80010ea <lcd_send_integer+0x6e>
		lcd_send_data(buf[--i]);
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	73fb      	strb	r3, [r7, #15]
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	3310      	adds	r3, #16
 80010de:	443b      	add	r3, r7
 80010e0:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff55 	bl	8000f94 <lcd_send_data>
	while(i > 0) {
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1f1      	bne.n	80010d4 <lcd_send_integer+0x58>

	}
}
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	cccccccd 	.word	0xcccccccd

080010fc <lcd_clear_display>:

void lcd_clear_display (void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8001100:	2001      	movs	r0, #1
 8001102:	f7ff ff17 	bl	8000f34 <lcd_send_cmd>
	HAL_Delay(2);        // Clear command needs ~2ms to execute
 8001106:	2002      	movs	r0, #2
 8001108:	f000 ff80 	bl	800200c <HAL_Delay>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 0)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d104      	bne.n	800112a <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col;        // Row 0: address 0x00-0x0F
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	3b80      	subs	r3, #128	@ 0x80
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	e008      	b.n	800113c <lcd_goto_XY+0x2c>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col); // Row 1: address 0x40-0x4F
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	3340      	adds	r3, #64	@ 0x40
 8001130:	b2db      	uxtb	r3, r3
 8001132:	b25b      	sxtb	r3, r3
 8001134:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001138:	b25b      	sxtb	r3, r3
 800113a:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fef8 	bl	8000f34 <lcd_send_cmd>
}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <MX_I2C1_Init+0x50>)
 8001152:	4a13      	ldr	r2, [pc, #76]	@ (80011a0 <MX_I2C1_Init+0x54>)
 8001154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001156:	4b11      	ldr	r3, [pc, #68]	@ (800119c <MX_I2C1_Init+0x50>)
 8001158:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <MX_I2C1_Init+0x58>)
 800115a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800115c:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <MX_I2C1_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <MX_I2C1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001168:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <MX_I2C1_Init+0x50>)
 800116a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800116e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001170:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <MX_I2C1_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001176:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_I2C1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117c:	4b07      	ldr	r3, [pc, #28]	@ (800119c <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001188:	4804      	ldr	r0, [pc, #16]	@ (800119c <MX_I2C1_Init+0x50>)
 800118a:	f001 fc23 	bl	80029d4 <HAL_I2C_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001194:	f000 f941 	bl	800141a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200000bc 	.word	0x200000bc
 80011a0:	40005400 	.word	0x40005400
 80011a4:	000186a0 	.word	0x000186a0

080011a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	@ 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a4b      	ldr	r2, [pc, #300]	@ (80012f0 <HAL_I2C_MspInit+0x148>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	f040 808f 	bne.w	80012e8 <HAL_I2C_MspInit+0x140>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	4b4a      	ldr	r3, [pc, #296]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	4a49      	ldr	r2, [pc, #292]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 80011d0:	f043 0308 	orr.w	r3, r3, #8
 80011d4:	6193      	str	r3, [r2, #24]
 80011d6:	4b47      	ldr	r3, [pc, #284]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	613b      	str	r3, [r7, #16]
 80011e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e8:	2312      	movs	r3, #18
 80011ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4840      	ldr	r0, [pc, #256]	@ (80012f8 <HAL_I2C_MspInit+0x150>)
 80011f8:	f001 fa20 	bl	800263c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80011fc:	4b3f      	ldr	r3, [pc, #252]	@ (80012fc <HAL_I2C_MspInit+0x154>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
 8001202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001204:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	627b      	str	r3, [r7, #36]	@ 0x24
 8001212:	4a3a      	ldr	r2, [pc, #232]	@ (80012fc <HAL_I2C_MspInit+0x154>)
 8001214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001216:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001218:	4b36      	ldr	r3, [pc, #216]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 800121a:	69db      	ldr	r3, [r3, #28]
 800121c:	4a35      	ldr	r2, [pc, #212]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 800121e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001222:	61d3      	str	r3, [r2, #28]
 8001224:	4b33      	ldr	r3, [pc, #204]	@ (80012f4 <HAL_I2C_MspInit+0x14c>)
 8001226:	69db      	ldr	r3, [r3, #28]
 8001228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001230:	4b33      	ldr	r3, [pc, #204]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001232:	4a34      	ldr	r2, [pc, #208]	@ (8001304 <HAL_I2C_MspInit+0x15c>)
 8001234:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001236:	4b32      	ldr	r3, [pc, #200]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800123c:	4b30      	ldr	r3, [pc, #192]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001242:	4b2f      	ldr	r3, [pc, #188]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001244:	2280      	movs	r2, #128	@ 0x80
 8001246:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001248:	4b2d      	ldr	r3, [pc, #180]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800124e:	4b2c      	ldr	r3, [pc, #176]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001254:	4b2a      	ldr	r3, [pc, #168]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800125a:	4b29      	ldr	r3, [pc, #164]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 800125c:	2200      	movs	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001260:	4827      	ldr	r0, [pc, #156]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001262:	f001 f805 	bl	8002270 <HAL_DMA_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 800126c:	f000 f8d5 	bl	800141a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a23      	ldr	r2, [pc, #140]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001274:	639a      	str	r2, [r3, #56]	@ 0x38
 8001276:	4a22      	ldr	r2, [pc, #136]	@ (8001300 <HAL_I2C_MspInit+0x158>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800127c:	4b22      	ldr	r3, [pc, #136]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 800127e:	4a23      	ldr	r2, [pc, #140]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001280:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001282:	4b21      	ldr	r3, [pc, #132]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 8001284:	2210      	movs	r2, #16
 8001286:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001288:	4b1f      	ldr	r3, [pc, #124]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800128e:	4b1e      	ldr	r3, [pc, #120]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 8001290:	2280      	movs	r2, #128	@ 0x80
 8001292:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001294:	4b1c      	ldr	r3, [pc, #112]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800129a:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80012a0:	4b19      	ldr	r3, [pc, #100]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a6:	4b18      	ldr	r3, [pc, #96]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80012ac:	4816      	ldr	r0, [pc, #88]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80012ae:	f000 ffdf 	bl	8002270 <HAL_DMA_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 80012b8:	f000 f8af 	bl	800141a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80012c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012c2:	4a11      	ldr	r2, [pc, #68]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2100      	movs	r1, #0
 80012cc:	201f      	movs	r0, #31
 80012ce:	f000 ff98 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80012d2:	201f      	movs	r0, #31
 80012d4:	f000 ffb1 	bl	800223a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80012d8:	2200      	movs	r2, #0
 80012da:	2100      	movs	r1, #0
 80012dc:	2020      	movs	r0, #32
 80012de:	f000 ff90 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80012e2:	2020      	movs	r0, #32
 80012e4:	f000 ffa9 	bl	800223a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012e8:	bf00      	nop
 80012ea:	3728      	adds	r7, #40	@ 0x28
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40005400 	.word	0x40005400
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010c00 	.word	0x40010c00
 80012fc:	40010000 	.word	0x40010000
 8001300:	20000110 	.word	0x20000110
 8001304:	40020080 	.word	0x40020080
 8001308:	20000154 	.word	0x20000154
 800130c:	4002006c 	.word	0x4002006c

08001310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001314:	f000 fe18 	bl	8001f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001318:	f000 f834 	bl	8001384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131c:	f7ff fd80 	bl	8000e20 <MX_GPIO_Init>
  MX_DMA_Init();
 8001320:	f7ff fd58 	bl	8000dd4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001324:	f000 fd82 	bl	8001e2c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001328:	f7ff ff10 	bl	800114c <MX_I2C1_Init>
  MX_TIM3_Init();
 800132c:	f000 fd0a 	bl	8001d44 <MX_TIM3_Init>
  MX_SPI2_Init();
 8001330:	f000 fb72 	bl	8001a18 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001334:	f7ff fe5e 	bl	8000ff4 <lcd_init>
  lcd_clear_display();
 8001338:	f7ff fee0 	bl	80010fc <lcd_clear_display>
  traffic_light_status = INIT;
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <main+0x60>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
  
  HAL_TIM_Base_Start_IT(&htim3);
 8001342:	480c      	ldr	r0, [pc, #48]	@ (8001374 <main+0x64>)
 8001344:	f004 fad6 	bl	80058f4 <HAL_TIM_Base_Start_IT>
  
  SCH_Add_Task(task_timer_run, 0, 1);
 8001348:	2201      	movs	r2, #1
 800134a:	2100      	movs	r1, #0
 800134c:	480a      	ldr	r0, [pc, #40]	@ (8001378 <main+0x68>)
 800134e:	f000 f9e5 	bl	800171c <SCH_Add_Task>
  
  SCH_Add_Task(task_toggle_status_led, 1000, 1000);
 8001352:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001356:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800135a:	4808      	ldr	r0, [pc, #32]	@ (800137c <main+0x6c>)
 800135c:	f000 f9de 	bl	800171c <SCH_Add_Task>
  SCH_Add_Task(task_traffic_light_fsm, 100, 10);
 8001360:	220a      	movs	r2, #10
 8001362:	2164      	movs	r1, #100	@ 0x64
 8001364:	4806      	ldr	r0, [pc, #24]	@ (8001380 <main+0x70>)
 8001366:	f000 f9d9 	bl	800171c <SCH_Add_Task>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 800136a:	f000 f9fb 	bl	8001764 <SCH_Dispatch_Tasks>
 800136e:	e7fc      	b.n	800136a <main+0x5a>
 8001370:	200000b6 	.word	0x200000b6
 8001374:	2000020c 	.word	0x2000020c
 8001378:	08001cc1 	.word	0x08001cc1
 800137c:	08001ccd 	.word	0x08001ccd
 8001380:	08001ce1 	.word	0x08001ce1

08001384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	@ 0x40
 8001388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138a:	f107 0318 	add.w	r3, r7, #24
 800138e:	2228      	movs	r2, #40	@ 0x28
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f004 ffec 	bl	8006370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013aa:	2301      	movs	r3, #1
 80013ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ae:	2310      	movs	r3, #16
 80013b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2302      	movs	r3, #2
 80013b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013b6:	2300      	movs	r3, #0
 80013b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80013ba:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80013be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c0:	f107 0318 	add.w	r3, r7, #24
 80013c4:	4618      	mov	r0, r3
 80013c6:	f003 fcaf 	bl	8004d28 <HAL_RCC_OscConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80013d0:	f000 f823 	bl	800141a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d4:	230f      	movs	r3, #15
 80013d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d8:	2302      	movs	r3, #2
 80013da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	2102      	movs	r1, #2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f003 ff1c 	bl	800522c <HAL_RCC_ClockConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80013fa:	f000 f80e 	bl	800141a <Error_Handler>
  }
}
 80013fe:	bf00      	nop
 8001400:	3740      	adds	r7, #64	@ 0x40
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
	SCH_Update();
 800140e:	f000 f95b 	bl	80016c8 <SCH_Update>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800141e:	b672      	cpsid	i
}
 8001420:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001422:	bf00      	nop
 8001424:	e7fd      	b.n	8001422 <Error_Handler+0x8>
	...

08001428 <fsm_manual_traffic_light_run>:
 *      Author: Dell
 */

#include "manual_mode.h"

void fsm_manual_traffic_light_run() {
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	switch (traffic_light_status) {
 800142c:	4b41      	ldr	r3, [pc, #260]	@ (8001534 <fsm_manual_traffic_light_run+0x10c>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	3b05      	subs	r3, #5
 8001432:	2b03      	cmp	r3, #3
 8001434:	d872      	bhi.n	800151c <fsm_manual_traffic_light_run+0xf4>
 8001436:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <fsm_manual_traffic_light_run+0x14>)
 8001438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143c:	0800144d 	.word	0x0800144d
 8001440:	08001481 	.word	0x08001481
 8001444:	080014b5 	.word	0x080014b5
 8001448:	080014e9 	.word	0x080014e9
		case MAN_GRN_RED:
			man_green_red();
 800144c:	f000 f87c 	bl	8001548 <man_green_red>

			ver_clock = 5;
 8001450:	4b39      	ldr	r3, [pc, #228]	@ (8001538 <fsm_manual_traffic_light_run+0x110>)
 8001452:	2205      	movs	r2, #5
 8001454:	701a      	strb	r2, [r3, #0]
			hor_clock = 5;
 8001456:	4b39      	ldr	r3, [pc, #228]	@ (800153c <fsm_manual_traffic_light_run+0x114>)
 8001458:	2205      	movs	r2, #5
 800145a:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 800145c:	4838      	ldr	r0, [pc, #224]	@ (8001540 <fsm_manual_traffic_light_run+0x118>)
 800145e:	f7ff f95a 	bl	8000716 <isButtonPressed>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <fsm_manual_traffic_light_run+0x46>
				traffic_light_status = MAN_YEL_RED;
 8001468:	4b32      	ldr	r3, [pc, #200]	@ (8001534 <fsm_manual_traffic_light_run+0x10c>)
 800146a:	2206      	movs	r2, #6
 800146c:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 800146e:	4835      	ldr	r0, [pc, #212]	@ (8001544 <fsm_manual_traffic_light_run+0x11c>)
 8001470:	f7ff f951 	bl	8000716 <isButtonPressed>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d052      	beq.n	8001520 <fsm_manual_traffic_light_run+0xf8>
				init_auto_mode();
 800147a:	f7fe fec7 	bl	800020c <init_auto_mode>
			}
			break;
 800147e:	e04f      	b.n	8001520 <fsm_manual_traffic_light_run+0xf8>
			
		case MAN_YEL_RED:
			man_yellow_red();
 8001480:	f000 f892 	bl	80015a8 <man_yellow_red>
			ver_clock = 6;
 8001484:	4b2c      	ldr	r3, [pc, #176]	@ (8001538 <fsm_manual_traffic_light_run+0x110>)
 8001486:	2206      	movs	r2, #6
 8001488:	701a      	strb	r2, [r3, #0]
			hor_clock = 6;
 800148a:	4b2c      	ldr	r3, [pc, #176]	@ (800153c <fsm_manual_traffic_light_run+0x114>)
 800148c:	2206      	movs	r2, #6
 800148e:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 8001490:	482b      	ldr	r0, [pc, #172]	@ (8001540 <fsm_manual_traffic_light_run+0x118>)
 8001492:	f7ff f940 	bl	8000716 <isButtonPressed>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d002      	beq.n	80014a2 <fsm_manual_traffic_light_run+0x7a>
				traffic_light_status = MAN_RED_GRN;
 800149c:	4b25      	ldr	r3, [pc, #148]	@ (8001534 <fsm_manual_traffic_light_run+0x10c>)
 800149e:	2207      	movs	r2, #7
 80014a0:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 80014a2:	4828      	ldr	r0, [pc, #160]	@ (8001544 <fsm_manual_traffic_light_run+0x11c>)
 80014a4:	f7ff f937 	bl	8000716 <isButtonPressed>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d03a      	beq.n	8001524 <fsm_manual_traffic_light_run+0xfc>
				init_auto_mode();
 80014ae:	f7fe fead 	bl	800020c <init_auto_mode>
			}
			break;
 80014b2:	e037      	b.n	8001524 <fsm_manual_traffic_light_run+0xfc>
			
		case MAN_RED_GRN:
			man_red_green();
 80014b4:	f000 f8a8 	bl	8001608 <man_red_green>
			ver_clock = 7;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <fsm_manual_traffic_light_run+0x110>)
 80014ba:	2207      	movs	r2, #7
 80014bc:	701a      	strb	r2, [r3, #0]
			hor_clock = 7;
 80014be:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <fsm_manual_traffic_light_run+0x114>)
 80014c0:	2207      	movs	r2, #7
 80014c2:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 80014c4:	481e      	ldr	r0, [pc, #120]	@ (8001540 <fsm_manual_traffic_light_run+0x118>)
 80014c6:	f7ff f926 	bl	8000716 <isButtonPressed>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <fsm_manual_traffic_light_run+0xae>
				traffic_light_status = MAN_RED_YEL;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <fsm_manual_traffic_light_run+0x10c>)
 80014d2:	2208      	movs	r2, #8
 80014d4:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 80014d6:	481b      	ldr	r0, [pc, #108]	@ (8001544 <fsm_manual_traffic_light_run+0x11c>)
 80014d8:	f7ff f91d 	bl	8000716 <isButtonPressed>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d022      	beq.n	8001528 <fsm_manual_traffic_light_run+0x100>
				init_auto_mode();
 80014e2:	f7fe fe93 	bl	800020c <init_auto_mode>
			}
			break;
 80014e6:	e01f      	b.n	8001528 <fsm_manual_traffic_light_run+0x100>
			
		case MAN_RED_YEL:
			man_red_yellow();
 80014e8:	f000 f8be 	bl	8001668 <man_red_yellow>
			ver_clock = 8;
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <fsm_manual_traffic_light_run+0x110>)
 80014ee:	2208      	movs	r2, #8
 80014f0:	701a      	strb	r2, [r3, #0]
			hor_clock = 8;
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <fsm_manual_traffic_light_run+0x114>)
 80014f4:	2208      	movs	r2, #8
 80014f6:	701a      	strb	r2, [r3, #0]

			if (isButtonPressed(&button1)) {
 80014f8:	4811      	ldr	r0, [pc, #68]	@ (8001540 <fsm_manual_traffic_light_run+0x118>)
 80014fa:	f7ff f90c 	bl	8000716 <isButtonPressed>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <fsm_manual_traffic_light_run+0xe2>
				traffic_light_status = MAN_GRN_RED;
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <fsm_manual_traffic_light_run+0x10c>)
 8001506:	2205      	movs	r2, #5
 8001508:	701a      	strb	r2, [r3, #0]
			}
			
			if (isButtonPressed(&button0)) {
 800150a:	480e      	ldr	r0, [pc, #56]	@ (8001544 <fsm_manual_traffic_light_run+0x11c>)
 800150c:	f7ff f903 	bl	8000716 <isButtonPressed>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00a      	beq.n	800152c <fsm_manual_traffic_light_run+0x104>
				init_auto_mode();
 8001516:	f7fe fe79 	bl	800020c <init_auto_mode>
			}
			break;
 800151a:	e007      	b.n	800152c <fsm_manual_traffic_light_run+0x104>
			
		default:
			break;
 800151c:	bf00      	nop
 800151e:	e006      	b.n	800152e <fsm_manual_traffic_light_run+0x106>
			break;
 8001520:	bf00      	nop
 8001522:	e004      	b.n	800152e <fsm_manual_traffic_light_run+0x106>
			break;
 8001524:	bf00      	nop
 8001526:	e002      	b.n	800152e <fsm_manual_traffic_light_run+0x106>
			break;
 8001528:	bf00      	nop
 800152a:	e000      	b.n	800152e <fsm_manual_traffic_light_run+0x106>
			break;
 800152c:	bf00      	nop
	}
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200000b6 	.word	0x200000b6
 8001538:	200000b4 	.word	0x200000b4
 800153c:	200000b5 	.word	0x200000b5
 8001540:	20000018 	.word	0x20000018
 8001544:	20000008 	.word	0x20000008

08001548 <man_green_red>:

void man_green_red() {
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 800154c:	2100      	movs	r1, #0
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff fdde 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 8001554:	4810      	ldr	r0, [pc, #64]	@ (8001598 <man_green_red+0x50>)
 8001556:	f7ff fd7b 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800155a:	2100      	movs	r1, #0
 800155c:	2001      	movs	r0, #1
 800155e:	f7ff fdd7 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("GREEN - RED   ");
 8001562:	480e      	ldr	r0, [pc, #56]	@ (800159c <man_green_red+0x54>)
 8001564:	f7ff fd74 	bl	8001050 <lcd_send_string>


	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800156e:	480c      	ldr	r0, [pc, #48]	@ (80015a0 <man_green_red+0x58>)
 8001570:	f001 f9ff 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 0);
 8001574:	2200      	movs	r2, #0
 8001576:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800157a:	4809      	ldr	r0, [pc, #36]	@ (80015a0 <man_green_red+0x58>)
 800157c:	f001 f9f9 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8001580:	2201      	movs	r2, #1
 8001582:	2108      	movs	r1, #8
 8001584:	4807      	ldr	r0, [pc, #28]	@ (80015a4 <man_green_red+0x5c>)
 8001586:	f001 f9f4 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 800158a:	2201      	movs	r2, #1
 800158c:	2120      	movs	r1, #32
 800158e:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <man_green_red+0x5c>)
 8001590:	f001 f9ef 	bl	8002972 <HAL_GPIO_WritePin>
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	080064f0 	.word	0x080064f0
 800159c:	08006500 	.word	0x08006500
 80015a0:	40010800 	.word	0x40010800
 80015a4:	40010c00 	.word	0x40010c00

080015a8 <man_yellow_red>:
void man_yellow_red() {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 80015ac:	2100      	movs	r1, #0
 80015ae:	2000      	movs	r0, #0
 80015b0:	f7ff fdae 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 80015b4:	4810      	ldr	r0, [pc, #64]	@ (80015f8 <man_yellow_red+0x50>)
 80015b6:	f7ff fd4b 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 80015ba:	2100      	movs	r1, #0
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff fda7 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("YELLOW - RED  ");
 80015c2:	480e      	ldr	r0, [pc, #56]	@ (80015fc <man_yellow_red+0x54>)
 80015c4:	f7ff fd44 	bl	8001050 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 0);
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ce:	480c      	ldr	r0, [pc, #48]	@ (8001600 <man_yellow_red+0x58>)
 80015d0:	f001 f9cf 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015da:	4809      	ldr	r0, [pc, #36]	@ (8001600 <man_yellow_red+0x58>)
 80015dc:	f001 f9c9 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2108      	movs	r1, #8
 80015e4:	4807      	ldr	r0, [pc, #28]	@ (8001604 <man_yellow_red+0x5c>)
 80015e6:	f001 f9c4 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80015ea:	2201      	movs	r2, #1
 80015ec:	2120      	movs	r1, #32
 80015ee:	4805      	ldr	r0, [pc, #20]	@ (8001604 <man_yellow_red+0x5c>)
 80015f0:	f001 f9bf 	bl	8002972 <HAL_GPIO_WritePin>
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	080064f0 	.word	0x080064f0
 80015fc:	08006510 	.word	0x08006510
 8001600:	40010800 	.word	0x40010800
 8001604:	40010c00 	.word	0x40010c00

08001608 <man_red_green>:
void man_red_green() {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 800160c:	2100      	movs	r1, #0
 800160e:	2000      	movs	r0, #0
 8001610:	f7ff fd7e 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 8001614:	4810      	ldr	r0, [pc, #64]	@ (8001658 <man_red_green+0x50>)
 8001616:	f7ff fd1b 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800161a:	2100      	movs	r1, #0
 800161c:	2001      	movs	r0, #1
 800161e:	f7ff fd77 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("RED - GREEN   ");
 8001622:	480e      	ldr	r0, [pc, #56]	@ (800165c <man_red_green+0x54>)
 8001624:	f7ff fd14 	bl	8001050 <lcd_send_string>

	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001628:	2201      	movs	r2, #1
 800162a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800162e:	480c      	ldr	r0, [pc, #48]	@ (8001660 <man_red_green+0x58>)
 8001630:	f001 f99f 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800163a:	4809      	ldr	r0, [pc, #36]	@ (8001660 <man_red_green+0x58>)
 800163c:	f001 f999 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 1);
 8001640:	2201      	movs	r2, #1
 8001642:	2108      	movs	r1, #8
 8001644:	4807      	ldr	r0, [pc, #28]	@ (8001664 <man_red_green+0x5c>)
 8001646:	f001 f994 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2120      	movs	r1, #32
 800164e:	4805      	ldr	r0, [pc, #20]	@ (8001664 <man_red_green+0x5c>)
 8001650:	f001 f98f 	bl	8002972 <HAL_GPIO_WritePin>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	080064f0 	.word	0x080064f0
 800165c:	08006520 	.word	0x08006520
 8001660:	40010800 	.word	0x40010800
 8001664:	40010c00 	.word	0x40010c00

08001668 <man_red_yellow>:
void man_red_yellow() {
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
//	lcd_clear_display();
	lcd_goto_XY(0, 0);
 800166c:	2100      	movs	r1, #0
 800166e:	2000      	movs	r0, #0
 8001670:	f7ff fd4e 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("MODE: MANUAL");
 8001674:	4810      	ldr	r0, [pc, #64]	@ (80016b8 <man_red_yellow+0x50>)
 8001676:	f7ff fceb 	bl	8001050 <lcd_send_string>
	lcd_goto_XY(1, 0);
 800167a:	2100      	movs	r1, #0
 800167c:	2001      	movs	r0, #1
 800167e:	f7ff fd47 	bl	8001110 <lcd_goto_XY>
	lcd_send_string("RED - YELLOW  ");
 8001682:	480e      	ldr	r0, [pc, #56]	@ (80016bc <man_red_yellow+0x54>)
 8001684:	f7ff fce4 	bl	8001050 <lcd_send_string>

	// Vertical road
	HAL_GPIO_WritePin(TL0_0_GPIO_Port, TL0_0_Pin, 1);
 8001688:	2201      	movs	r2, #1
 800168a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800168e:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <man_red_yellow+0x58>)
 8001690:	f001 f96f 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL0_1_GPIO_Port, TL0_1_Pin, 1);
 8001694:	2201      	movs	r2, #1
 8001696:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800169a:	4809      	ldr	r0, [pc, #36]	@ (80016c0 <man_red_yellow+0x58>)
 800169c:	f001 f969 	bl	8002972 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TL1_0_GPIO_Port, TL1_0_Pin, 0);
 80016a0:	2200      	movs	r2, #0
 80016a2:	2108      	movs	r1, #8
 80016a4:	4807      	ldr	r0, [pc, #28]	@ (80016c4 <man_red_yellow+0x5c>)
 80016a6:	f001 f964 	bl	8002972 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TL1_1_GPIO_Port, TL1_1_Pin, 1);
 80016aa:	2201      	movs	r2, #1
 80016ac:	2120      	movs	r1, #32
 80016ae:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <man_red_yellow+0x5c>)
 80016b0:	f001 f95f 	bl	8002972 <HAL_GPIO_WritePin>
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	080064f0 	.word	0x080064f0
 80016bc:	08006530 	.word	0x08006530
 80016c0:	40010800 	.word	0x40010800
 80016c4:	40010c00 	.word	0x40010c00

080016c8 <SCH_Update>:
void SCH_Init(void) {
	head = NULL;
	nextID = 1;
}

void SCH_Update(void) {
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
    if (head != NULL && head->p_task != NULL) {
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <SCH_Update+0x50>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d01c      	beq.n	800170e <SCH_Update+0x46>
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <SCH_Update+0x50>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d017      	beq.n	800170e <SCH_Update+0x46>
        if (head->RunMe == 0) {
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <SCH_Update+0x50>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	7c1b      	ldrb	r3, [r3, #16]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d112      	bne.n	800170e <SCH_Update+0x46>
            if (head->Delay > 0) {
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <SCH_Update+0x50>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d004      	beq.n	80016fc <SCH_Update+0x34>
                head->Delay--;
 80016f2:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <SCH_Update+0x50>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	3a01      	subs	r2, #1
 80016fa:	609a      	str	r2, [r3, #8]
            }

            if (head->Delay == 0) {
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <SCH_Update+0x50>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d103      	bne.n	800170e <SCH_Update+0x46>
                head->RunMe = 1;
 8001706:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <SCH_Update+0x50>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2201      	movs	r2, #1
 800170c:	741a      	strb	r2, [r3, #16]
            }
        }
    }
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	20000198 	.word	0x20000198

0800171c <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*p_function)(), uint32_t DELAY, uint32_t PERIOD) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
    if (p_function == NULL) {
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <SCH_Add_Task+0x16>
        return NO_TASK_ID;
 800172e:	2300      	movs	r3, #0
 8001730:	e013      	b.n	800175a <SCH_Add_Task+0x3e>
    }

    uint32_t delay_ticks = DELAY;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	61fb      	str	r3, [r7, #28]
    uint32_t period_ticks = PERIOD;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	61bb      	str	r3, [r7, #24]

    sTask *newNode = SCH_Create_Node(p_function, delay_ticks, period_ticks);
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	69f9      	ldr	r1, [r7, #28]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f000 f864 	bl	800180c <SCH_Create_Node>
 8001744:	6178      	str	r0, [r7, #20]
    if (newNode == NULL) {
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <SCH_Add_Task+0x34>
        return NO_TASK_ID;
 800174c:	2300      	movs	r3, #0
 800174e:	e004      	b.n	800175a <SCH_Add_Task+0x3e>
    }

    SCH_Insert_Task_Sorted(newNode);
 8001750:	6978      	ldr	r0, [r7, #20]
 8001752:	f000 f897 	bl	8001884 <SCH_Insert_Task_Sorted>

    return newNode->TaskID;
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	685b      	ldr	r3, [r3, #4]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
    if (head != NULL && head->RunMe > 0) {
 800176a:	4b1a      	ldr	r3, [pc, #104]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d02a      	beq.n	80017c8 <SCH_Dispatch_Tasks+0x64>
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	7c1b      	ldrb	r3, [r3, #16]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d025      	beq.n	80017c8 <SCH_Dispatch_Tasks+0x64>
        if (head->p_task != NULL) {
 800177c:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <SCH_Dispatch_Tasks+0x2a>
            head->p_task();
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4798      	blx	r3
        }

        uint32_t period_ticks = head->Period;
 800178e:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	60fb      	str	r3, [r7, #12]
        void (*taskFunc)(void) = head->p_task;
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	60bb      	str	r3, [r7, #8]

        sTask *temp = head;
 800179e:	4b0d      	ldr	r3, [pc, #52]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	607b      	str	r3, [r7, #4]
        head = head->next;
 80017a4:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	4a0a      	ldr	r2, [pc, #40]	@ (80017d4 <SCH_Dispatch_Tasks+0x70>)
 80017ac:	6013      	str	r3, [r2, #0]
        SCH_Free_Node(temp);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 f859 	bl	8001866 <SCH_Free_Node>

        if (period_ticks > 0) {
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d006      	beq.n	80017c8 <SCH_Dispatch_Tasks+0x64>
            uint32_t period_ms = period_ticks;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	603b      	str	r3, [r7, #0]
            SCH_Add_Task(taskFunc, period_ms, period_ms);
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	6839      	ldr	r1, [r7, #0]
 80017c2:	68b8      	ldr	r0, [r7, #8]
 80017c4:	f7ff ffaa 	bl	800171c <SCH_Add_Task>
        }
    }

    __WFI();
 80017c8:	bf30      	wfi
}
 80017ca:	bf00      	nop
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20000198 	.word	0x20000198

080017d8 <SCH_Get_New_TaskID>:
        head = head->next;
        SCH_Free_Node(temp);
    }
}

static uint32_t SCH_Get_New_TaskID(void) {
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
    uint32_t id = nextID++;
 80017de:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <SCH_Get_New_TaskID+0x30>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	b2d1      	uxtb	r1, r2
 80017e6:	4a08      	ldr	r2, [pc, #32]	@ (8001808 <SCH_Get_New_TaskID+0x30>)
 80017e8:	7011      	strb	r1, [r2, #0]
 80017ea:	607b      	str	r3, [r7, #4]

    // Skip NO_TASK_ID value
    if (nextID == NO_TASK_ID) {
 80017ec:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <SCH_Get_New_TaskID+0x30>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <SCH_Get_New_TaskID+0x22>
        nextID = 1;
 80017f4:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <SCH_Get_New_TaskID+0x30>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
    }

    return id;
 80017fa:	687b      	ldr	r3, [r7, #4]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000038 	.word	0x20000038

0800180c <SCH_Create_Node>:

static sTask* SCH_Create_Node(void (*pFunction)(void), uint32_t Delay, uint32_t Period) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
    sTask *newNode = (sTask*)malloc(sizeof(sTask));
 8001818:	2018      	movs	r0, #24
 800181a:	f004 fceb 	bl	80061f4 <malloc>
 800181e:	4603      	mov	r3, r0
 8001820:	617b      	str	r3, [r7, #20]

    if (newNode != NULL) {
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d019      	beq.n	800185c <SCH_Create_Node+0x50>
        newNode->p_task = pFunction;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	601a      	str	r2, [r3, #0]
        newNode->Delay = Delay;
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	609a      	str	r2, [r3, #8]
        newNode->Period = Period;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	60da      	str	r2, [r3, #12]
        newNode->TaskID = SCH_Get_New_TaskID();
 800183a:	f7ff ffcd 	bl	80017d8 <SCH_Get_New_TaskID>
 800183e:	4602      	mov	r2, r0
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	605a      	str	r2, [r3, #4]
        newNode->RunMe = (Delay == 0) ? 1 : 0;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	bf0c      	ite	eq
 800184a:	2301      	moveq	r3, #1
 800184c:	2300      	movne	r3, #0
 800184e:	b2db      	uxtb	r3, r3
 8001850:	461a      	mov	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	741a      	strb	r2, [r3, #16]
        newNode->next = NULL;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	2200      	movs	r2, #0
 800185a:	615a      	str	r2, [r3, #20]
    }

    return newNode;
 800185c:	697b      	ldr	r3, [r7, #20]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <SCH_Free_Node>:

static void SCH_Free_Node(sTask *node) {
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
    if (node != NULL) {
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <SCH_Free_Node+0x14>
        free(node);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f004 fcc5 	bl	8006204 <free>
    }
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <SCH_Insert_Task_Sorted>:

static void SCH_Insert_Task_Sorted(sTask *newNode) {
 8001884:	b480      	push	{r7}
 8001886:	b087      	sub	sp, #28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
    if (newNode == NULL) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d05c      	beq.n	800194c <SCH_Insert_Task_Sorted+0xc8>
        return;
    }

    if (head == NULL) {
 8001892:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d103      	bne.n	80018a2 <SCH_Insert_Task_Sorted+0x1e>
        head = newNode;
 800189a:	4a2f      	ldr	r2, [pc, #188]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6013      	str	r3, [r2, #0]
        return;
 80018a0:	e055      	b.n	800194e <SCH_Insert_Task_Sorted+0xca>
    }

    if (newNode->Delay < head->Delay) {
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d210      	bcs.n	80018d2 <SCH_Insert_Task_Sorted+0x4e>
        head->Delay -= newNode->Delay;
 80018b0:	4b29      	ldr	r3, [pc, #164]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6899      	ldr	r1, [r3, #8]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	1a8a      	subs	r2, r1, r2
 80018c0:	609a      	str	r2, [r3, #8]
        newNode->next = head;
 80018c2:	4b25      	ldr	r3, [pc, #148]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	615a      	str	r2, [r3, #20]
        head = newNode;
 80018ca:	4a23      	ldr	r2, [pc, #140]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6013      	str	r3, [r2, #0]
        return;
 80018d0:	e03d      	b.n	800194e <SCH_Insert_Task_Sorted+0xca>
    }

    sTask *current = head;
 80018d2:	4b21      	ldr	r3, [pc, #132]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	617b      	str	r3, [r7, #20]
    uint32_t accumulatedDelay = head->Delay;
 80018d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <SCH_Insert_Task_Sorted+0xd4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	613b      	str	r3, [r7, #16]

    while (current->next != NULL) {
 80018e0:	e026      	b.n	8001930 <SCH_Insert_Task_Sorted+0xac>
        uint32_t nextAccumulatedDelay = accumulatedDelay + current->next->Delay;
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4413      	add	r3, r2
 80018ec:	60fb      	str	r3, [r7, #12]

        if (newNode->Delay < nextAccumulatedDelay) { //insertion point
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d916      	bls.n	8001926 <SCH_Insert_Task_Sorted+0xa2>
            // calculate delay
            newNode->Delay = newNode->Delay - accumulatedDelay;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad2      	subs	r2, r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	609a      	str	r2, [r3, #8]
            // Adjust next node's relative Delay
            current->next->Delay = nextAccumulatedDelay - (accumulatedDelay + newNode->Delay);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	441a      	add	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	695b      	ldr	r3, [r3, #20]
 8001910:	68f9      	ldr	r1, [r7, #12]
 8001912:	1a8a      	subs	r2, r1, r2
 8001914:	609a      	str	r2, [r3, #8]

            // Insert node
            newNode->next = current->next;
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	615a      	str	r2, [r3, #20]
            current->next = newNode;
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	615a      	str	r2, [r3, #20]
            return;
 8001924:	e013      	b.n	800194e <SCH_Insert_Task_Sorted+0xca>
        }

        accumulatedDelay = nextAccumulatedDelay;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	613b      	str	r3, [r7, #16]
        current = current->next;
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	617b      	str	r3, [r7, #20]
    while (current->next != NULL) {
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1d4      	bne.n	80018e2 <SCH_Insert_Task_Sorted+0x5e>
    }

    // Insert at end of list
    newNode->Delay = newNode->Delay - accumulatedDelay;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad2      	subs	r2, r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	609a      	str	r2, [r3, #8]
    current->next = newNode;
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	615a      	str	r2, [r3, #20]
 800194a:	e000      	b.n	800194e <SCH_Insert_Task_Sorted+0xca>
        return;
 800194c:	bf00      	nop
}
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000198 	.word	0x20000198

0800195c <setTimer>:
//	HAL_TIM_Base_Start_IT(&htim2);
//	HAL_TIM_Base_Start_IT(&htim4);
//	HAL_TIM_Base_Start_IT(&htim13);
//}

void setTimer(uint8_t index, uint16_t duration) {
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	460a      	mov	r2, r1
 8001966:	71fb      	strb	r3, [r7, #7]
 8001968:	4613      	mov	r3, r2
 800196a:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration;
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	4906      	ldr	r1, [pc, #24]	@ (8001988 <setTimer+0x2c>)
 8001970:	88ba      	ldrh	r2, [r7, #4]
 8001972:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_flag[index] = 0;
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <setTimer+0x30>)
 800197a:	2100      	movs	r1, #0
 800197c:	54d1      	strb	r1, [r2, r3]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr
 8001988:	2000019c 	.word	0x2000019c
 800198c:	200001a8 	.word	0x200001a8

08001990 <isTimerExpired>:

uint8_t isTimerExpired(uint8_t index) {
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[index] == 1) {
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <isTimerExpired+0x24>)
 800199e:	5cd3      	ldrb	r3, [r2, r3]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d101      	bne.n	80019a8 <isTimerExpired+0x18>
		return 1;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <isTimerExpired+0x1a>
	}
	return 0;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	200001a8 	.word	0x200001a8

080019b8 <timerRun>:

void timerRun() {
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 80019be:	2300      	movs	r3, #0
 80019c0:	71fb      	strb	r3, [r7, #7]
 80019c2:	e01b      	b.n	80019fc <timerRun+0x44>
		if (timer_counter[i] > 0) {
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <timerRun+0x58>)
 80019c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d012      	beq.n	80019f6 <timerRun+0x3e>
			timer_counter[i]--;
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001a10 <timerRun+0x58>)
 80019d4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80019d8:	3a01      	subs	r2, #1
 80019da:	b291      	uxth	r1, r2
 80019dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001a10 <timerRun+0x58>)
 80019de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (timer_counter[i] <= 0) {
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001a10 <timerRun+0x58>)
 80019e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d103      	bne.n	80019f6 <timerRun+0x3e>
				timer_flag[i] = 1;
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	4a08      	ldr	r2, [pc, #32]	@ (8001a14 <timerRun+0x5c>)
 80019f2:	2101      	movs	r1, #1
 80019f4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	3301      	adds	r3, #1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	d9e0      	bls.n	80019c4 <timerRun+0xc>
			}
		}
	}
}
 8001a02:	bf00      	nop
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	2000019c 	.word	0x2000019c
 8001a14:	200001a8 	.word	0x200001a8

08001a18 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a1e:	4a18      	ldr	r2, [pc, #96]	@ (8001a80 <MX_SPI2_Init+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a28:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a2a:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a48:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a64:	220a      	movs	r2, #10
 8001a66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a68:	4804      	ldr	r0, [pc, #16]	@ (8001a7c <MX_SPI2_Init+0x64>)
 8001a6a:	f003 fd6d 	bl	8005548 <HAL_SPI_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001a74:	f7ff fcd1 	bl	800141a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	200001b0 	.word	0x200001b0
 8001a80:	40003800 	.word	0x40003800

08001a84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8001b08 <HAL_SPI_MspInit+0x84>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d12c      	bne.n	8001afe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001aaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aae:	61d3      	str	r3, [r2, #28]
 8001ab0:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001ab2:	69db      	ldr	r3, [r3, #28]
 8001ab4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	4b13      	ldr	r3, [pc, #76]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a12      	ldr	r2, [pc, #72]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001ac2:	f043 0308 	orr.w	r3, r3, #8
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <HAL_SPI_MspInit+0x88>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001ad4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001ad8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae2:	f107 0310 	add.w	r3, r7, #16
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4809      	ldr	r0, [pc, #36]	@ (8001b10 <HAL_SPI_MspInit+0x8c>)
 8001aea:	f000 fda7 	bl	800263c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	2024      	movs	r0, #36	@ 0x24
 8001af4:	f000 fb85 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001af8:	2024      	movs	r0, #36	@ 0x24
 8001afa:	f000 fb9e 	bl	800223a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001afe:	bf00      	nop
 8001b00:	3720      	adds	r7, #32
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40003800 	.word	0x40003800
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010c00 	.word	0x40010c00

08001b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b1a:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	4a14      	ldr	r2, [pc, #80]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6193      	str	r3, [r2, #24]
 8001b26:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b32:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	4a0e      	ldr	r2, [pc, #56]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b3c:	61d3      	str	r3, [r2, #28]
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <HAL_MspInit+0x5c>)
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <HAL_MspInit+0x60>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <HAL_MspInit+0x60>)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40010000 	.word	0x40010000

08001b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <NMI_Handler+0x4>

08001b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <HardFault_Handler+0x4>

08001b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <MemManage_Handler+0x4>

08001b90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <BusFault_Handler+0x4>

08001b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <UsageFault_Handler+0x4>

08001ba0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr

08001bac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc8:	f000 fa04 	bl	8001fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <DMA1_Channel6_IRQHandler+0x10>)
 8001bd6:	f000 fc1d 	bl	8002414 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000154 	.word	0x20000154

08001be4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <DMA1_Channel7_IRQHandler+0x10>)
 8001bea:	f000 fc13 	bl	8002414 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000110 	.word	0x20000110

08001bf8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <TIM3_IRQHandler+0x10>)
 8001bfe:	f003 fecb 	bl	8005998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	2000020c 	.word	0x2000020c

08001c0c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <I2C1_EV_IRQHandler+0x10>)
 8001c12:	f001 f935 	bl	8002e80 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200000bc 	.word	0x200000bc

08001c20 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <I2C1_ER_IRQHandler+0x10>)
 8001c26:	f001 fa9c 	bl	8003162 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200000bc 	.word	0x200000bc

08001c34 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c38:	4802      	ldr	r0, [pc, #8]	@ (8001c44 <SPI2_IRQHandler+0x10>)
 8001c3a:	f003 fd09 	bl	8005650 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200001b0 	.word	0x200001b0

08001c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c50:	4a14      	ldr	r2, [pc, #80]	@ (8001ca4 <_sbrk+0x5c>)
 8001c52:	4b15      	ldr	r3, [pc, #84]	@ (8001ca8 <_sbrk+0x60>)
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c5c:	4b13      	ldr	r3, [pc, #76]	@ (8001cac <_sbrk+0x64>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d102      	bne.n	8001c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c64:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <_sbrk+0x64>)
 8001c66:	4a12      	ldr	r2, [pc, #72]	@ (8001cb0 <_sbrk+0x68>)
 8001c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <_sbrk+0x64>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d207      	bcs.n	8001c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c78:	f004 fb92 	bl	80063a0 <__errno>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	220c      	movs	r2, #12
 8001c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e009      	b.n	8001c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c88:	4b08      	ldr	r3, [pc, #32]	@ (8001cac <_sbrk+0x64>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <_sbrk+0x64>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	4a05      	ldr	r2, [pc, #20]	@ (8001cac <_sbrk+0x64>)
 8001c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20005000 	.word	0x20005000
 8001ca8:	00000400 	.word	0x00000400
 8001cac:	20000208 	.word	0x20000208
 8001cb0:	200003e8 	.word	0x200003e8

08001cb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <task_timer_run>:

#include "tasks.h"
#include "auto_mode.h"
#include "software_timer.h"

void task_timer_run(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	timerRun();
 8001cc4:	f7ff fe78 	bl	80019b8 <timerRun>
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <task_toggle_status_led>:

void task_toggle_status_led(void) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001cd0:	2120      	movs	r1, #32
 8001cd2:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <task_toggle_status_led+0x10>)
 8001cd4:	f000 fe65 	bl	80029a2 <HAL_GPIO_TogglePin>
}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40010800 	.word	0x40010800

08001ce0 <task_traffic_light_fsm>:

void task_traffic_light_fsm(void) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	//get button signal
	getKeyInput(&button0);
 8001ce4:	4813      	ldr	r0, [pc, #76]	@ (8001d34 <task_traffic_light_fsm+0x54>)
 8001ce6:	f7fe fcc5 	bl	8000674 <getKeyInput>
	getKeyInput(&button1);
 8001cea:	4813      	ldr	r0, [pc, #76]	@ (8001d38 <task_traffic_light_fsm+0x58>)
 8001cec:	f7fe fcc2 	bl	8000674 <getKeyInput>
	getKeyInput(&button2);
 8001cf0:	4812      	ldr	r0, [pc, #72]	@ (8001d3c <task_traffic_light_fsm+0x5c>)
 8001cf2:	f7fe fcbf 	bl	8000674 <getKeyInput>
	///FSMs
	if (traffic_light_status <= AUTO_RED_YEL) {
 8001cf6:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <task_traffic_light_fsm+0x60>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d802      	bhi.n	8001d04 <task_traffic_light_fsm+0x24>
		fsm_auto_traffic_light_run();
 8001cfe:	f7fe fad1 	bl	80002a4 <fsm_auto_traffic_light_run>
	} else if (traffic_light_status >= CFG_RED && traffic_light_status <= CFG_GRN) {
		fsm_config_traffic_light_run();
	} else if (traffic_light_status >= MAN_GRN_RED && traffic_light_status <= MAN_RED_YEL) {
		fsm_manual_traffic_light_run();
	}
}
 8001d02:	e014      	b.n	8001d2e <task_traffic_light_fsm+0x4e>
	} else if (traffic_light_status >= CFG_RED && traffic_light_status <= CFG_GRN) {
 8001d04:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <task_traffic_light_fsm+0x60>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b08      	cmp	r3, #8
 8001d0a:	d906      	bls.n	8001d1a <task_traffic_light_fsm+0x3a>
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <task_traffic_light_fsm+0x60>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b0b      	cmp	r3, #11
 8001d12:	d802      	bhi.n	8001d1a <task_traffic_light_fsm+0x3a>
		fsm_config_traffic_light_run();
 8001d14:	f7fe ff74 	bl	8000c00 <fsm_config_traffic_light_run>
}
 8001d18:	e009      	b.n	8001d2e <task_traffic_light_fsm+0x4e>
	} else if (traffic_light_status >= MAN_GRN_RED && traffic_light_status <= MAN_RED_YEL) {
 8001d1a:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <task_traffic_light_fsm+0x60>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d905      	bls.n	8001d2e <task_traffic_light_fsm+0x4e>
 8001d22:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <task_traffic_light_fsm+0x60>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b08      	cmp	r3, #8
 8001d28:	d801      	bhi.n	8001d2e <task_traffic_light_fsm+0x4e>
		fsm_manual_traffic_light_run();
 8001d2a:	f7ff fb7d 	bl	8001428 <fsm_manual_traffic_light_run>
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000008 	.word	0x20000008
 8001d38:	20000018 	.word	0x20000018
 8001d3c:	20000028 	.word	0x20000028
 8001d40:	200000b6 	.word	0x200000b6

08001d44 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4a:	f107 0308 	add.w	r3, r7, #8
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d58:	463b      	mov	r3, r7
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d60:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d62:	4a1e      	ldr	r2, [pc, #120]	@ (8001ddc <MX_TIM3_Init+0x98>)
 8001d64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d68:	f240 227f 	movw	r2, #639	@ 0x27f
 8001d6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001d74:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d76:	2263      	movs	r2, #99	@ 0x63
 8001d78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d80:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d86:	4814      	ldr	r0, [pc, #80]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001d88:	f003 fd65 	bl	8005856 <HAL_TIM_Base_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d92:	f7ff fb42 	bl	800141a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d9c:	f107 0308 	add.w	r3, r7, #8
 8001da0:	4619      	mov	r1, r3
 8001da2:	480d      	ldr	r0, [pc, #52]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001da4:	f003 fee8 	bl	8005b78 <HAL_TIM_ConfigClockSource>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001dae:	f7ff fb34 	bl	800141a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dba:	463b      	mov	r3, r7
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4806      	ldr	r0, [pc, #24]	@ (8001dd8 <MX_TIM3_Init+0x94>)
 8001dc0:	f004 f8ca 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001dca:	f7ff fb26 	bl	800141a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000020c 	.word	0x2000020c
 8001ddc:	40000400 	.word	0x40000400

08001de0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <HAL_TIM_Base_MspInit+0x44>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d113      	bne.n	8001e1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001df2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <HAL_TIM_Base_MspInit+0x48>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	4a0c      	ldr	r2, [pc, #48]	@ (8001e28 <HAL_TIM_Base_MspInit+0x48>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	61d3      	str	r3, [r2, #28]
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_TIM_Base_MspInit+0x48>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	201d      	movs	r0, #29
 8001e10:	f000 f9f7 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e14:	201d      	movs	r0, #29
 8001e16:	f000 fa10 	bl	800223a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40000400 	.word	0x40000400
 8001e28:	40021000 	.word	0x40021000

08001e2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e30:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e32:	4a12      	ldr	r2, [pc, #72]	@ (8001e7c <MX_USART2_UART_Init+0x50>)
 8001e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e36:	4b10      	ldr	r3, [pc, #64]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e52:	220c      	movs	r2, #12
 8001e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e56:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e62:	4805      	ldr	r0, [pc, #20]	@ (8001e78 <MX_USART2_UART_Init+0x4c>)
 8001e64:	f004 f8e8 	bl	8006038 <HAL_UART_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e6e:	f7ff fad4 	bl	800141a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000254 	.word	0x20000254
 8001e7c:	40004400 	.word	0x40004400

08001e80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 0310 	add.w	r3, r7, #16
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <HAL_UART_MspInit+0x70>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d123      	bne.n	8001ee8 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ea0:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001ea2:	69db      	ldr	r3, [r3, #28]
 8001ea4:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eaa:	61d3      	str	r3, [r2, #28]
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001ebe:	f043 0304 	orr.w	r3, r3, #4
 8001ec2:	6193      	str	r3, [r2, #24]
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <HAL_UART_MspInit+0x74>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	f003 0304 	and.w	r3, r3, #4
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <HAL_UART_MspInit+0x78>)
 8001ee4:	f000 fbaa 	bl	800263c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ee8:	bf00      	nop
 8001eea:	3720      	adds	r7, #32
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40004400 	.word	0x40004400
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010800 	.word	0x40010800

08001efc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001efc:	f7ff feda 	bl	8001cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f00:	480b      	ldr	r0, [pc, #44]	@ (8001f30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f02:	490c      	ldr	r1, [pc, #48]	@ (8001f34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f04:	4a0c      	ldr	r2, [pc, #48]	@ (8001f38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f08:	e002      	b.n	8001f10 <LoopCopyDataInit>

08001f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f0e:	3304      	adds	r3, #4

08001f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f14:	d3f9      	bcc.n	8001f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f16:	4a09      	ldr	r2, [pc, #36]	@ (8001f3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f18:	4c09      	ldr	r4, [pc, #36]	@ (8001f40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f1c:	e001      	b.n	8001f22 <LoopFillZerobss>

08001f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f20:	3204      	adds	r2, #4

08001f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f24:	d3fb      	bcc.n	8001f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f26:	f004 fa41 	bl	80063ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f2a:	f7ff f9f1 	bl	8001310 <main>
  bx lr
 8001f2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f34:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001f38:	08006574 	.word	0x08006574
  ldr r2, =_sbss
 8001f3c:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001f40:	200003e8 	.word	0x200003e8

08001f44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f44:	e7fe      	b.n	8001f44 <ADC1_2_IRQHandler>
	...

08001f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <HAL_Init+0x28>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a07      	ldr	r2, [pc, #28]	@ (8001f70 <HAL_Init+0x28>)
 8001f52:	f043 0310 	orr.w	r3, r3, #16
 8001f56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f58:	2003      	movs	r0, #3
 8001f5a:	f000 f947 	bl	80021ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 f808 	bl	8001f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f64:	f7ff fdd6 	bl	8001b14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40022000 	.word	0x40022000

08001f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <HAL_InitTick+0x54>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <HAL_InitTick+0x58>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f95f 	bl	8002256 <HAL_SYSTICK_Config>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00e      	b.n	8001fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b0f      	cmp	r3, #15
 8001fa6:	d80a      	bhi.n	8001fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb0:	f000 f927 	bl	8002202 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fb4:	4a06      	ldr	r2, [pc, #24]	@ (8001fd0 <HAL_InitTick+0x5c>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e000      	b.n	8001fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	2000003c 	.word	0x2000003c
 8001fcc:	20000044 	.word	0x20000044
 8001fd0:	20000040 	.word	0x20000040

08001fd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <HAL_IncTick+0x1c>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <HAL_IncTick+0x20>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a03      	ldr	r2, [pc, #12]	@ (8001ff4 <HAL_IncTick+0x20>)
 8001fe6:	6013      	str	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	20000044 	.word	0x20000044
 8001ff4:	2000029c 	.word	0x2000029c

08001ff8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8001ffc:	4b02      	ldr	r3, [pc, #8]	@ (8002008 <HAL_GetTick+0x10>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	2000029c 	.word	0x2000029c

0800200c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff fff0 	bl	8001ff8 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d005      	beq.n	8002032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002026:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <HAL_Delay+0x44>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4413      	add	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002032:	bf00      	nop
 8002034:	f7ff ffe0 	bl	8001ff8 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8f7      	bhi.n	8002034 <HAL_Delay+0x28>
  {
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000044 	.word	0x20000044

08002054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002064:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800207c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002086:	4a04      	ldr	r2, [pc, #16]	@ (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	60d3      	str	r3, [r2, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a0:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <__NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	db0b      	blt.n	80020e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	f003 021f 	and.w	r2, r3, #31
 80020d0:	4906      	ldr	r1, [pc, #24]	@ (80020ec <__NVIC_EnableIRQ+0x34>)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	2001      	movs	r0, #1
 80020da:	fa00 f202 	lsl.w	r2, r0, r2
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	e000e100 	.word	0xe000e100

080020f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	6039      	str	r1, [r7, #0]
 80020fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002100:	2b00      	cmp	r3, #0
 8002102:	db0a      	blt.n	800211a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	b2da      	uxtb	r2, r3
 8002108:	490c      	ldr	r1, [pc, #48]	@ (800213c <__NVIC_SetPriority+0x4c>)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	0112      	lsls	r2, r2, #4
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	440b      	add	r3, r1
 8002114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002118:	e00a      	b.n	8002130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	b2da      	uxtb	r2, r3
 800211e:	4908      	ldr	r1, [pc, #32]	@ (8002140 <__NVIC_SetPriority+0x50>)
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	3b04      	subs	r3, #4
 8002128:	0112      	lsls	r2, r2, #4
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	440b      	add	r3, r1
 800212e:	761a      	strb	r2, [r3, #24]
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e100 	.word	0xe000e100
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002144:	b480      	push	{r7}
 8002146:	b089      	sub	sp, #36	@ 0x24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f1c3 0307 	rsb	r3, r3, #7
 800215e:	2b04      	cmp	r3, #4
 8002160:	bf28      	it	cs
 8002162:	2304      	movcs	r3, #4
 8002164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3304      	adds	r3, #4
 800216a:	2b06      	cmp	r3, #6
 800216c:	d902      	bls.n	8002174 <NVIC_EncodePriority+0x30>
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	3b03      	subs	r3, #3
 8002172:	e000      	b.n	8002176 <NVIC_EncodePriority+0x32>
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	f04f 32ff 	mov.w	r2, #4294967295
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43da      	mvns	r2, r3
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	401a      	ands	r2, r3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800218c:	f04f 31ff 	mov.w	r1, #4294967295
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	fa01 f303 	lsl.w	r3, r1, r3
 8002196:	43d9      	mvns	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	4313      	orrs	r3, r2
         );
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3724      	adds	r7, #36	@ 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021b8:	d301      	bcc.n	80021be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00f      	b.n	80021de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <SysTick_Config+0x40>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021c6:	210f      	movs	r1, #15
 80021c8:	f04f 30ff 	mov.w	r0, #4294967295
 80021cc:	f7ff ff90 	bl	80020f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d0:	4b05      	ldr	r3, [pc, #20]	@ (80021e8 <SysTick_Config+0x40>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d6:	4b04      	ldr	r3, [pc, #16]	@ (80021e8 <SysTick_Config+0x40>)
 80021d8:	2207      	movs	r2, #7
 80021da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	e000e010 	.word	0xe000e010

080021ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ff2d 	bl	8002054 <__NVIC_SetPriorityGrouping>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002202:	b580      	push	{r7, lr}
 8002204:	b086      	sub	sp, #24
 8002206:	af00      	add	r7, sp, #0
 8002208:	4603      	mov	r3, r0
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
 800220e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002214:	f7ff ff42 	bl	800209c <__NVIC_GetPriorityGrouping>
 8002218:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	6978      	ldr	r0, [r7, #20]
 8002220:	f7ff ff90 	bl	8002144 <NVIC_EncodePriority>
 8002224:	4602      	mov	r2, r0
 8002226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222a:	4611      	mov	r1, r2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff5f 	bl	80020f0 <__NVIC_SetPriority>
}
 8002232:	bf00      	nop
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff35 	bl	80020b8 <__NVIC_EnableIRQ>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff ffa2 	bl	80021a8 <SysTick_Config>
 8002264:	4603      	mov	r3, r0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
	...

08002270 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e043      	b.n	800230e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	4b22      	ldr	r3, [pc, #136]	@ (8002318 <HAL_DMA_Init+0xa8>)
 800228e:	4413      	add	r3, r2
 8002290:	4a22      	ldr	r2, [pc, #136]	@ (800231c <HAL_DMA_Init+0xac>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	091b      	lsrs	r3, r3, #4
 8002298:	009a      	lsls	r2, r3, #2
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002320 <HAL_DMA_Init+0xb0>)
 80022a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2202      	movs	r2, #2
 80022a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80022be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	bffdfff8 	.word	0xbffdfff8
 800231c:	cccccccd 	.word	0xcccccccd
 8002320:	40020000 	.word	0x40020000

08002324 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d005      	beq.n	8002348 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2204      	movs	r2, #4
 8002340:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	73fb      	strb	r3, [r7, #15]
 8002346:	e051      	b.n	80023ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 020e 	bic.w	r2, r2, #14
 8002356:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 0201 	bic.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a22      	ldr	r2, [pc, #136]	@ (80023f8 <HAL_DMA_Abort_IT+0xd4>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d029      	beq.n	80023c6 <HAL_DMA_Abort_IT+0xa2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a21      	ldr	r2, [pc, #132]	@ (80023fc <HAL_DMA_Abort_IT+0xd8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d022      	beq.n	80023c2 <HAL_DMA_Abort_IT+0x9e>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a1f      	ldr	r2, [pc, #124]	@ (8002400 <HAL_DMA_Abort_IT+0xdc>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d01a      	beq.n	80023bc <HAL_DMA_Abort_IT+0x98>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a1e      	ldr	r2, [pc, #120]	@ (8002404 <HAL_DMA_Abort_IT+0xe0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d012      	beq.n	80023b6 <HAL_DMA_Abort_IT+0x92>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a1c      	ldr	r2, [pc, #112]	@ (8002408 <HAL_DMA_Abort_IT+0xe4>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00a      	beq.n	80023b0 <HAL_DMA_Abort_IT+0x8c>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a1b      	ldr	r2, [pc, #108]	@ (800240c <HAL_DMA_Abort_IT+0xe8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d102      	bne.n	80023aa <HAL_DMA_Abort_IT+0x86>
 80023a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80023a8:	e00e      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023ae:	e00b      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023b4:	e008      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023ba:	e005      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023c0:	e002      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023c2:	2310      	movs	r3, #16
 80023c4:	e000      	b.n	80023c8 <HAL_DMA_Abort_IT+0xa4>
 80023c6:	2301      	movs	r3, #1
 80023c8:	4a11      	ldr	r2, [pc, #68]	@ (8002410 <HAL_DMA_Abort_IT+0xec>)
 80023ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	4798      	blx	r3
    } 
  }
  return status;
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40020008 	.word	0x40020008
 80023fc:	4002001c 	.word	0x4002001c
 8002400:	40020030 	.word	0x40020030
 8002404:	40020044 	.word	0x40020044
 8002408:	40020058 	.word	0x40020058
 800240c:	4002006c 	.word	0x4002006c
 8002410:	40020000 	.word	0x40020000

08002414 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	2204      	movs	r2, #4
 8002432:	409a      	lsls	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4013      	ands	r3, r2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d04f      	beq.n	80024dc <HAL_DMA_IRQHandler+0xc8>
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	2b00      	cmp	r3, #0
 8002444:	d04a      	beq.n	80024dc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0320 	and.w	r3, r3, #32
 8002450:	2b00      	cmp	r3, #0
 8002452:	d107      	bne.n	8002464 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0204 	bic.w	r2, r2, #4
 8002462:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a66      	ldr	r2, [pc, #408]	@ (8002604 <HAL_DMA_IRQHandler+0x1f0>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d029      	beq.n	80024c2 <HAL_DMA_IRQHandler+0xae>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a65      	ldr	r2, [pc, #404]	@ (8002608 <HAL_DMA_IRQHandler+0x1f4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d022      	beq.n	80024be <HAL_DMA_IRQHandler+0xaa>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a63      	ldr	r2, [pc, #396]	@ (800260c <HAL_DMA_IRQHandler+0x1f8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01a      	beq.n	80024b8 <HAL_DMA_IRQHandler+0xa4>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a62      	ldr	r2, [pc, #392]	@ (8002610 <HAL_DMA_IRQHandler+0x1fc>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d012      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x9e>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a60      	ldr	r2, [pc, #384]	@ (8002614 <HAL_DMA_IRQHandler+0x200>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d00a      	beq.n	80024ac <HAL_DMA_IRQHandler+0x98>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a5f      	ldr	r2, [pc, #380]	@ (8002618 <HAL_DMA_IRQHandler+0x204>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d102      	bne.n	80024a6 <HAL_DMA_IRQHandler+0x92>
 80024a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024a4:	e00e      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024a6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80024aa:	e00b      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024ac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80024b0:	e008      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024b6:	e005      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024bc:	e002      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024be:	2340      	movs	r3, #64	@ 0x40
 80024c0:	e000      	b.n	80024c4 <HAL_DMA_IRQHandler+0xb0>
 80024c2:	2304      	movs	r3, #4
 80024c4:	4a55      	ldr	r2, [pc, #340]	@ (800261c <HAL_DMA_IRQHandler+0x208>)
 80024c6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 8094 	beq.w	80025fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80024da:	e08e      	b.n	80025fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	2202      	movs	r2, #2
 80024e2:	409a      	lsls	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d056      	beq.n	800259a <HAL_DMA_IRQHandler+0x186>
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d051      	beq.n	800259a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10b      	bne.n	800251c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 020a 	bic.w	r2, r2, #10
 8002512:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <HAL_DMA_IRQHandler+0x1f0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d029      	beq.n	800257a <HAL_DMA_IRQHandler+0x166>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a37      	ldr	r2, [pc, #220]	@ (8002608 <HAL_DMA_IRQHandler+0x1f4>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d022      	beq.n	8002576 <HAL_DMA_IRQHandler+0x162>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a35      	ldr	r2, [pc, #212]	@ (800260c <HAL_DMA_IRQHandler+0x1f8>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d01a      	beq.n	8002570 <HAL_DMA_IRQHandler+0x15c>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a34      	ldr	r2, [pc, #208]	@ (8002610 <HAL_DMA_IRQHandler+0x1fc>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d012      	beq.n	800256a <HAL_DMA_IRQHandler+0x156>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a32      	ldr	r2, [pc, #200]	@ (8002614 <HAL_DMA_IRQHandler+0x200>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d00a      	beq.n	8002564 <HAL_DMA_IRQHandler+0x150>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a31      	ldr	r2, [pc, #196]	@ (8002618 <HAL_DMA_IRQHandler+0x204>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d102      	bne.n	800255e <HAL_DMA_IRQHandler+0x14a>
 8002558:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800255c:	e00e      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 800255e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002562:	e00b      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 8002564:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002568:	e008      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 800256a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800256e:	e005      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 8002570:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002574:	e002      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 8002576:	2320      	movs	r3, #32
 8002578:	e000      	b.n	800257c <HAL_DMA_IRQHandler+0x168>
 800257a:	2302      	movs	r3, #2
 800257c:	4a27      	ldr	r2, [pc, #156]	@ (800261c <HAL_DMA_IRQHandler+0x208>)
 800257e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	2b00      	cmp	r3, #0
 800258e:	d034      	beq.n	80025fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002598:	e02f      	b.n	80025fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	2208      	movs	r2, #8
 80025a0:	409a      	lsls	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4013      	ands	r3, r2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d028      	beq.n	80025fc <HAL_DMA_IRQHandler+0x1e8>
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d023      	beq.n	80025fc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 020e 	bic.w	r2, r2, #14
 80025c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025cc:	2101      	movs	r1, #1
 80025ce:	fa01 f202 	lsl.w	r2, r1, r2
 80025d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d004      	beq.n	80025fc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	4798      	blx	r3
    }
  }
  return;
 80025fa:	bf00      	nop
 80025fc:	bf00      	nop
}
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40020008 	.word	0x40020008
 8002608:	4002001c 	.word	0x4002001c
 800260c:	40020030 	.word	0x40020030
 8002610:	40020044 	.word	0x40020044
 8002614:	40020058 	.word	0x40020058
 8002618:	4002006c 	.word	0x4002006c
 800261c:	40020000 	.word	0x40020000

08002620 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800262e:	b2db      	uxtb	r3, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr
	...

0800263c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800263c:	b480      	push	{r7}
 800263e:	b08b      	sub	sp, #44	@ 0x2c
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002646:	2300      	movs	r3, #0
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800264a:	2300      	movs	r3, #0
 800264c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800264e:	e169      	b.n	8002924 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002650:	2201      	movs	r2, #1
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	69fa      	ldr	r2, [r7, #28]
 8002660:	4013      	ands	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	429a      	cmp	r2, r3
 800266a:	f040 8158 	bne.w	800291e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4a9a      	ldr	r2, [pc, #616]	@ (80028dc <HAL_GPIO_Init+0x2a0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d05e      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
 8002678:	4a98      	ldr	r2, [pc, #608]	@ (80028dc <HAL_GPIO_Init+0x2a0>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d875      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 800267e:	4a98      	ldr	r2, [pc, #608]	@ (80028e0 <HAL_GPIO_Init+0x2a4>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d058      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
 8002684:	4a96      	ldr	r2, [pc, #600]	@ (80028e0 <HAL_GPIO_Init+0x2a4>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d86f      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 800268a:	4a96      	ldr	r2, [pc, #600]	@ (80028e4 <HAL_GPIO_Init+0x2a8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d052      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
 8002690:	4a94      	ldr	r2, [pc, #592]	@ (80028e4 <HAL_GPIO_Init+0x2a8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d869      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 8002696:	4a94      	ldr	r2, [pc, #592]	@ (80028e8 <HAL_GPIO_Init+0x2ac>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d04c      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
 800269c:	4a92      	ldr	r2, [pc, #584]	@ (80028e8 <HAL_GPIO_Init+0x2ac>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d863      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 80026a2:	4a92      	ldr	r2, [pc, #584]	@ (80028ec <HAL_GPIO_Init+0x2b0>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d046      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
 80026a8:	4a90      	ldr	r2, [pc, #576]	@ (80028ec <HAL_GPIO_Init+0x2b0>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d85d      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 80026ae:	2b12      	cmp	r3, #18
 80026b0:	d82a      	bhi.n	8002708 <HAL_GPIO_Init+0xcc>
 80026b2:	2b12      	cmp	r3, #18
 80026b4:	d859      	bhi.n	800276a <HAL_GPIO_Init+0x12e>
 80026b6:	a201      	add	r2, pc, #4	@ (adr r2, 80026bc <HAL_GPIO_Init+0x80>)
 80026b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026bc:	08002737 	.word	0x08002737
 80026c0:	08002711 	.word	0x08002711
 80026c4:	08002723 	.word	0x08002723
 80026c8:	08002765 	.word	0x08002765
 80026cc:	0800276b 	.word	0x0800276b
 80026d0:	0800276b 	.word	0x0800276b
 80026d4:	0800276b 	.word	0x0800276b
 80026d8:	0800276b 	.word	0x0800276b
 80026dc:	0800276b 	.word	0x0800276b
 80026e0:	0800276b 	.word	0x0800276b
 80026e4:	0800276b 	.word	0x0800276b
 80026e8:	0800276b 	.word	0x0800276b
 80026ec:	0800276b 	.word	0x0800276b
 80026f0:	0800276b 	.word	0x0800276b
 80026f4:	0800276b 	.word	0x0800276b
 80026f8:	0800276b 	.word	0x0800276b
 80026fc:	0800276b 	.word	0x0800276b
 8002700:	08002719 	.word	0x08002719
 8002704:	0800272d 	.word	0x0800272d
 8002708:	4a79      	ldr	r2, [pc, #484]	@ (80028f0 <HAL_GPIO_Init+0x2b4>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d013      	beq.n	8002736 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800270e:	e02c      	b.n	800276a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	623b      	str	r3, [r7, #32]
          break;
 8002716:	e029      	b.n	800276c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	3304      	adds	r3, #4
 800271e:	623b      	str	r3, [r7, #32]
          break;
 8002720:	e024      	b.n	800276c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	3308      	adds	r3, #8
 8002728:	623b      	str	r3, [r7, #32]
          break;
 800272a:	e01f      	b.n	800276c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	330c      	adds	r3, #12
 8002732:	623b      	str	r3, [r7, #32]
          break;
 8002734:	e01a      	b.n	800276c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d102      	bne.n	8002744 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800273e:	2304      	movs	r3, #4
 8002740:	623b      	str	r3, [r7, #32]
          break;
 8002742:	e013      	b.n	800276c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d105      	bne.n	8002758 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800274c:	2308      	movs	r3, #8
 800274e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	69fa      	ldr	r2, [r7, #28]
 8002754:	611a      	str	r2, [r3, #16]
          break;
 8002756:	e009      	b.n	800276c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002758:	2308      	movs	r3, #8
 800275a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69fa      	ldr	r2, [r7, #28]
 8002760:	615a      	str	r2, [r3, #20]
          break;
 8002762:	e003      	b.n	800276c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002764:	2300      	movs	r3, #0
 8002766:	623b      	str	r3, [r7, #32]
          break;
 8002768:	e000      	b.n	800276c <HAL_GPIO_Init+0x130>
          break;
 800276a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	2bff      	cmp	r3, #255	@ 0xff
 8002770:	d801      	bhi.n	8002776 <HAL_GPIO_Init+0x13a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	e001      	b.n	800277a <HAL_GPIO_Init+0x13e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3304      	adds	r3, #4
 800277a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	2bff      	cmp	r3, #255	@ 0xff
 8002780:	d802      	bhi.n	8002788 <HAL_GPIO_Init+0x14c>
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	e002      	b.n	800278e <HAL_GPIO_Init+0x152>
 8002788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278a:	3b08      	subs	r3, #8
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	210f      	movs	r1, #15
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	401a      	ands	r2, r3
 80027a0:	6a39      	ldr	r1, [r7, #32]
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	fa01 f303 	lsl.w	r3, r1, r3
 80027a8:	431a      	orrs	r2, r3
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 80b1 	beq.w	800291e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027bc:	4b4d      	ldr	r3, [pc, #308]	@ (80028f4 <HAL_GPIO_Init+0x2b8>)
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	4a4c      	ldr	r2, [pc, #304]	@ (80028f4 <HAL_GPIO_Init+0x2b8>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	6193      	str	r3, [r2, #24]
 80027c8:	4b4a      	ldr	r3, [pc, #296]	@ (80028f4 <HAL_GPIO_Init+0x2b8>)
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	60bb      	str	r3, [r7, #8]
 80027d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027d4:	4a48      	ldr	r2, [pc, #288]	@ (80028f8 <HAL_GPIO_Init+0x2bc>)
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	089b      	lsrs	r3, r3, #2
 80027da:	3302      	adds	r3, #2
 80027dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	220f      	movs	r2, #15
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	4013      	ands	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a40      	ldr	r2, [pc, #256]	@ (80028fc <HAL_GPIO_Init+0x2c0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d013      	beq.n	8002828 <HAL_GPIO_Init+0x1ec>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a3f      	ldr	r2, [pc, #252]	@ (8002900 <HAL_GPIO_Init+0x2c4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00d      	beq.n	8002824 <HAL_GPIO_Init+0x1e8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a3e      	ldr	r2, [pc, #248]	@ (8002904 <HAL_GPIO_Init+0x2c8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d007      	beq.n	8002820 <HAL_GPIO_Init+0x1e4>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a3d      	ldr	r2, [pc, #244]	@ (8002908 <HAL_GPIO_Init+0x2cc>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <HAL_GPIO_Init+0x1e0>
 8002818:	2303      	movs	r3, #3
 800281a:	e006      	b.n	800282a <HAL_GPIO_Init+0x1ee>
 800281c:	2304      	movs	r3, #4
 800281e:	e004      	b.n	800282a <HAL_GPIO_Init+0x1ee>
 8002820:	2302      	movs	r3, #2
 8002822:	e002      	b.n	800282a <HAL_GPIO_Init+0x1ee>
 8002824:	2301      	movs	r3, #1
 8002826:	e000      	b.n	800282a <HAL_GPIO_Init+0x1ee>
 8002828:	2300      	movs	r3, #0
 800282a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800282c:	f002 0203 	and.w	r2, r2, #3
 8002830:	0092      	lsls	r2, r2, #2
 8002832:	4093      	lsls	r3, r2
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800283a:	492f      	ldr	r1, [pc, #188]	@ (80028f8 <HAL_GPIO_Init+0x2bc>)
 800283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	3302      	adds	r3, #2
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d006      	beq.n	8002862 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002854:	4b2d      	ldr	r3, [pc, #180]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	492c      	ldr	r1, [pc, #176]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	608b      	str	r3, [r1, #8]
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002862:	4b2a      	ldr	r3, [pc, #168]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	43db      	mvns	r3, r3
 800286a:	4928      	ldr	r1, [pc, #160]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 800286c:	4013      	ands	r3, r2
 800286e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d006      	beq.n	800288a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800287c:	4b23      	ldr	r3, [pc, #140]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	4922      	ldr	r1, [pc, #136]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	60cb      	str	r3, [r1, #12]
 8002888:	e006      	b.n	8002898 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800288a:	4b20      	ldr	r3, [pc, #128]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	43db      	mvns	r3, r3
 8002892:	491e      	ldr	r1, [pc, #120]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 8002894:	4013      	ands	r3, r2
 8002896:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d006      	beq.n	80028b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028a4:	4b19      	ldr	r3, [pc, #100]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	4918      	ldr	r1, [pc, #96]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	604b      	str	r3, [r1, #4]
 80028b0:	e006      	b.n	80028c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028b2:	4b16      	ldr	r3, [pc, #88]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4914      	ldr	r1, [pc, #80]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028bc:	4013      	ands	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d021      	beq.n	8002910 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028cc:	4b0f      	ldr	r3, [pc, #60]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	490e      	ldr	r1, [pc, #56]	@ (800290c <HAL_GPIO_Init+0x2d0>)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	600b      	str	r3, [r1, #0]
 80028d8:	e021      	b.n	800291e <HAL_GPIO_Init+0x2e2>
 80028da:	bf00      	nop
 80028dc:	10320000 	.word	0x10320000
 80028e0:	10310000 	.word	0x10310000
 80028e4:	10220000 	.word	0x10220000
 80028e8:	10210000 	.word	0x10210000
 80028ec:	10120000 	.word	0x10120000
 80028f0:	10110000 	.word	0x10110000
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40010000 	.word	0x40010000
 80028fc:	40010800 	.word	0x40010800
 8002900:	40010c00 	.word	0x40010c00
 8002904:	40011000 	.word	0x40011000
 8002908:	40011400 	.word	0x40011400
 800290c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002910:	4b0b      	ldr	r3, [pc, #44]	@ (8002940 <HAL_GPIO_Init+0x304>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	43db      	mvns	r3, r3
 8002918:	4909      	ldr	r1, [pc, #36]	@ (8002940 <HAL_GPIO_Init+0x304>)
 800291a:	4013      	ands	r3, r2
 800291c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	3301      	adds	r3, #1
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	fa22 f303 	lsr.w	r3, r2, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	f47f ae8e 	bne.w	8002650 <HAL_GPIO_Init+0x14>
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	372c      	adds	r7, #44	@ 0x2c
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	40010400 	.word	0x40010400

08002944 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	887b      	ldrh	r3, [r7, #2]
 8002956:	4013      	ands	r3, r2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800295c:	2301      	movs	r3, #1
 800295e:	73fb      	strb	r3, [r7, #15]
 8002960:	e001      	b.n	8002966 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002962:	2300      	movs	r3, #0
 8002964:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002966:	7bfb      	ldrb	r3, [r7, #15]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr

08002972 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
 800297a:	460b      	mov	r3, r1
 800297c:	807b      	strh	r3, [r7, #2]
 800297e:	4613      	mov	r3, r2
 8002980:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002982:	787b      	ldrb	r3, [r7, #1]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002988:	887a      	ldrh	r2, [r7, #2]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800298e:	e003      	b.n	8002998 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002990:	887b      	ldrh	r3, [r7, #2]
 8002992:	041a      	lsls	r2, r3, #16
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	611a      	str	r2, [r3, #16]
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b085      	sub	sp, #20
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	460b      	mov	r3, r1
 80029ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029b4:	887a      	ldrh	r2, [r7, #2]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4013      	ands	r3, r2
 80029ba:	041a      	lsls	r2, r3, #16
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	43d9      	mvns	r1, r3
 80029c0:	887b      	ldrh	r3, [r7, #2]
 80029c2:	400b      	ands	r3, r1
 80029c4:	431a      	orrs	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	611a      	str	r2, [r3, #16]
}
 80029ca:	bf00      	nop
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e12b      	b.n	8002c3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d106      	bne.n	8002a00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7fe fbd4 	bl	80011a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2224      	movs	r2, #36	@ 0x24
 8002a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a38:	f002 fd40 	bl	80054bc <HAL_RCC_GetPCLK1Freq>
 8002a3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4a81      	ldr	r2, [pc, #516]	@ (8002c48 <HAL_I2C_Init+0x274>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d807      	bhi.n	8002a58 <HAL_I2C_Init+0x84>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4a80      	ldr	r2, [pc, #512]	@ (8002c4c <HAL_I2C_Init+0x278>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	bf94      	ite	ls
 8002a50:	2301      	movls	r3, #1
 8002a52:	2300      	movhi	r3, #0
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	e006      	b.n	8002a66 <HAL_I2C_Init+0x92>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4a7d      	ldr	r2, [pc, #500]	@ (8002c50 <HAL_I2C_Init+0x27c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	bf94      	ite	ls
 8002a60:	2301      	movls	r3, #1
 8002a62:	2300      	movhi	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e0e7      	b.n	8002c3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4a78      	ldr	r2, [pc, #480]	@ (8002c54 <HAL_I2C_Init+0x280>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	0c9b      	lsrs	r3, r3, #18
 8002a78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	4a6a      	ldr	r2, [pc, #424]	@ (8002c48 <HAL_I2C_Init+0x274>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d802      	bhi.n	8002aa8 <HAL_I2C_Init+0xd4>
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	e009      	b.n	8002abc <HAL_I2C_Init+0xe8>
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	4a69      	ldr	r2, [pc, #420]	@ (8002c58 <HAL_I2C_Init+0x284>)
 8002ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	3301      	adds	r3, #1
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ace:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	495c      	ldr	r1, [pc, #368]	@ (8002c48 <HAL_I2C_Init+0x274>)
 8002ad8:	428b      	cmp	r3, r1
 8002ada:	d819      	bhi.n	8002b10 <HAL_I2C_Init+0x13c>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1e59      	subs	r1, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aea:	1c59      	adds	r1, r3, #1
 8002aec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002af0:	400b      	ands	r3, r1
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00a      	beq.n	8002b0c <HAL_I2C_Init+0x138>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	1e59      	subs	r1, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b04:	3301      	adds	r3, #1
 8002b06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b0a:	e051      	b.n	8002bb0 <HAL_I2C_Init+0x1dc>
 8002b0c:	2304      	movs	r3, #4
 8002b0e:	e04f      	b.n	8002bb0 <HAL_I2C_Init+0x1dc>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d111      	bne.n	8002b3c <HAL_I2C_Init+0x168>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1e58      	subs	r0, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6859      	ldr	r1, [r3, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	440b      	add	r3, r1
 8002b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	e012      	b.n	8002b62 <HAL_I2C_Init+0x18e>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	1e58      	subs	r0, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6859      	ldr	r1, [r3, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	0099      	lsls	r1, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b52:	3301      	adds	r3, #1
 8002b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	bf0c      	ite	eq
 8002b5c:	2301      	moveq	r3, #1
 8002b5e:	2300      	movne	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Init+0x196>
 8002b66:	2301      	movs	r3, #1
 8002b68:	e022      	b.n	8002bb0 <HAL_I2C_Init+0x1dc>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10e      	bne.n	8002b90 <HAL_I2C_Init+0x1bc>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	1e58      	subs	r0, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6859      	ldr	r1, [r3, #4]
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	440b      	add	r3, r1
 8002b80:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b84:	3301      	adds	r3, #1
 8002b86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b8e:	e00f      	b.n	8002bb0 <HAL_I2C_Init+0x1dc>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	1e58      	subs	r0, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6859      	ldr	r1, [r3, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	0099      	lsls	r1, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	6809      	ldr	r1, [r1, #0]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69da      	ldr	r2, [r3, #28]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bde:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6911      	ldr	r1, [r2, #16]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	68d2      	ldr	r2, [r2, #12]
 8002bea:	4311      	orrs	r1, r2
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6812      	ldr	r2, [r2, #0]
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	695a      	ldr	r2, [r3, #20]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 0201 	orr.w	r2, r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2220      	movs	r2, #32
 8002c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	000186a0 	.word	0x000186a0
 8002c4c:	001e847f 	.word	0x001e847f
 8002c50:	003d08ff 	.word	0x003d08ff
 8002c54:	431bde83 	.word	0x431bde83
 8002c58:	10624dd3 	.word	0x10624dd3

08002c5c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c6e:	2b80      	cmp	r3, #128	@ 0x80
 8002c70:	d103      	bne.n	8002c7a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2200      	movs	r2, #0
 8002c78:	611a      	str	r2, [r3, #16]
  }
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	607a      	str	r2, [r7, #4]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	460b      	mov	r3, r1
 8002c92:	817b      	strh	r3, [r7, #10]
 8002c94:	4613      	mov	r3, r2
 8002c96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c98:	f7ff f9ae 	bl	8001ff8 <HAL_GetTick>
 8002c9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b20      	cmp	r3, #32
 8002ca8:	f040 80e0 	bne.w	8002e6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2319      	movs	r3, #25
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	4970      	ldr	r1, [pc, #448]	@ (8002e78 <HAL_I2C_Master_Transmit+0x1f4>)
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f001 fe12 	bl	80048e0 <I2C_WaitOnFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e0d3      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_I2C_Master_Transmit+0x50>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e0cc      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d007      	beq.n	8002cfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0201 	orr.w	r2, r2, #1
 8002cf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2221      	movs	r2, #33	@ 0x21
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2210      	movs	r2, #16
 8002d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	893a      	ldrh	r2, [r7, #8]
 8002d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4a50      	ldr	r2, [pc, #320]	@ (8002e7c <HAL_I2C_Master_Transmit+0x1f8>)
 8002d3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d3c:	8979      	ldrh	r1, [r7, #10]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	6a3a      	ldr	r2, [r7, #32]
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f001 fca2 	bl	800468c <I2C_MasterRequestWrite>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e08d      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d68:	e066      	b.n	8002e38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	6a39      	ldr	r1, [r7, #32]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f001 fed0 	bl	8004b14 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00d      	beq.n	8002d96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d107      	bne.n	8002d92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e06b      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9a:	781a      	ldrb	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d11b      	bne.n	8002e0c <HAL_I2C_Master_Transmit+0x188>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d017      	beq.n	8002e0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	781a      	ldrb	r2, [r3, #0]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	6a39      	ldr	r1, [r7, #32]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f001 fec7 	bl	8004ba4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00d      	beq.n	8002e38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	2b04      	cmp	r3, #4
 8002e22:	d107      	bne.n	8002e34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e01a      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d194      	bne.n	8002d6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e000      	b.n	8002e6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e6c:	2302      	movs	r3, #2
  }
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	00100002 	.word	0x00100002
 8002e7c:	ffff0000 	.word	0xffff0000

08002e80 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e98:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ea0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002eaa:	7bfb      	ldrb	r3, [r7, #15]
 8002eac:	2b10      	cmp	r3, #16
 8002eae:	d003      	beq.n	8002eb8 <HAL_I2C_EV_IRQHandler+0x38>
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
 8002eb2:	2b40      	cmp	r3, #64	@ 0x40
 8002eb4:	f040 80c1 	bne.w	800303a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10d      	bne.n	8002eee <HAL_I2C_EV_IRQHandler+0x6e>
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002ed8:	d003      	beq.n	8002ee2 <HAL_I2C_EV_IRQHandler+0x62>
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002ee0:	d101      	bne.n	8002ee6 <HAL_I2C_EV_IRQHandler+0x66>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <HAL_I2C_EV_IRQHandler+0x68>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	f000 8132 	beq.w	8003152 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00c      	beq.n	8002f12 <HAL_I2C_EV_IRQHandler+0x92>
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	0a5b      	lsrs	r3, r3, #9
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d006      	beq.n	8002f12 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f001 fef5 	bl	8004cf4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 fd99 	bl	8003a42 <I2C_Master_SB>
 8002f10:	e092      	b.n	8003038 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	08db      	lsrs	r3, r3, #3
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <HAL_I2C_EV_IRQHandler+0xb2>
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	0a5b      	lsrs	r3, r3, #9
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fe0e 	bl	8003b4c <I2C_Master_ADD10>
 8002f30:	e082      	b.n	8003038 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	085b      	lsrs	r3, r3, #1
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d009      	beq.n	8002f52 <HAL_I2C_EV_IRQHandler+0xd2>
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	0a5b      	lsrs	r3, r3, #9
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 fe27 	bl	8003b9e <I2C_Master_ADDR>
 8002f50:	e072      	b.n	8003038 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d03b      	beq.n	8002fd6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f6c:	f000 80f3 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	09db      	lsrs	r3, r3, #7
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00f      	beq.n	8002f9c <HAL_I2C_EV_IRQHandler+0x11c>
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	0a9b      	lsrs	r3, r3, #10
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d009      	beq.n	8002f9c <HAL_I2C_EV_IRQHandler+0x11c>
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d103      	bne.n	8002f9c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f9f1 	bl	800337c <I2C_MasterTransmit_TXE>
 8002f9a:	e04d      	b.n	8003038 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 80d6 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	0a5b      	lsrs	r3, r3, #9
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80cf 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002fb8:	7bbb      	ldrb	r3, [r7, #14]
 8002fba:	2b21      	cmp	r3, #33	@ 0x21
 8002fbc:	d103      	bne.n	8002fc6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 fa78 	bl	80034b4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fc4:	e0c7      	b.n	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	2b40      	cmp	r3, #64	@ 0x40
 8002fca:	f040 80c4 	bne.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 fae6 	bl	80035a0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fd4:	e0bf      	b.n	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fe0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fe4:	f000 80b7 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	099b      	lsrs	r3, r3, #6
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00f      	beq.n	8003014 <HAL_I2C_EV_IRQHandler+0x194>
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	0a9b      	lsrs	r3, r3, #10
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d009      	beq.n	8003014 <HAL_I2C_EV_IRQHandler+0x194>
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	089b      	lsrs	r3, r3, #2
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d103      	bne.n	8003014 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 fb5f 	bl	80036d0 <I2C_MasterReceive_RXNE>
 8003012:	e011      	b.n	8003038 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	089b      	lsrs	r3, r3, #2
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 809a 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	0a5b      	lsrs	r3, r3, #9
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 8093 	beq.w	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fc15 	bl	8003860 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003036:	e08e      	b.n	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003038:	e08d      	b.n	8003156 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	2b00      	cmp	r3, #0
 8003040:	d004      	beq.n	800304c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	61fb      	str	r3, [r7, #28]
 800304a:	e007      	b.n	800305c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	085b      	lsrs	r3, r3, #1
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d012      	beq.n	800308e <HAL_I2C_EV_IRQHandler+0x20e>
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	0a5b      	lsrs	r3, r3, #9
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00c      	beq.n	800308e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003084:	69b9      	ldr	r1, [r7, #24]
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 ffe0 	bl	800404c <I2C_Slave_ADDR>
 800308c:	e066      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	091b      	lsrs	r3, r3, #4
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d009      	beq.n	80030ae <HAL_I2C_EV_IRQHandler+0x22e>
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	0a5b      	lsrs	r3, r3, #9
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f001 f81a 	bl	80040e0 <I2C_Slave_STOPF>
 80030ac:	e056      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80030ae:	7bbb      	ldrb	r3, [r7, #14]
 80030b0:	2b21      	cmp	r3, #33	@ 0x21
 80030b2:	d002      	beq.n	80030ba <HAL_I2C_EV_IRQHandler+0x23a>
 80030b4:	7bbb      	ldrb	r3, [r7, #14]
 80030b6:	2b29      	cmp	r3, #41	@ 0x29
 80030b8:	d125      	bne.n	8003106 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	09db      	lsrs	r3, r3, #7
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00f      	beq.n	80030e6 <HAL_I2C_EV_IRQHandler+0x266>
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	0a9b      	lsrs	r3, r3, #10
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d009      	beq.n	80030e6 <HAL_I2C_EV_IRQHandler+0x266>
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	089b      	lsrs	r3, r3, #2
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d103      	bne.n	80030e6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fef8 	bl	8003ed4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030e4:	e039      	b.n	800315a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	089b      	lsrs	r3, r3, #2
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d033      	beq.n	800315a <HAL_I2C_EV_IRQHandler+0x2da>
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	0a5b      	lsrs	r3, r3, #9
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d02d      	beq.n	800315a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 ff25 	bl	8003f4e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003104:	e029      	b.n	800315a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	099b      	lsrs	r3, r3, #6
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00f      	beq.n	8003132 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	0a9b      	lsrs	r3, r3, #10
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_I2C_EV_IRQHandler+0x2b2>
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	089b      	lsrs	r3, r3, #2
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d103      	bne.n	8003132 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 ff2f 	bl	8003f8e <I2C_SlaveReceive_RXNE>
 8003130:	e014      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00e      	beq.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	0a5b      	lsrs	r3, r3, #9
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d008      	beq.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 ff5d 	bl	800400a <I2C_SlaveReceive_BTF>
 8003150:	e004      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003152:	bf00      	nop
 8003154:	e002      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003156:	bf00      	nop
 8003158:	e000      	b.n	800315c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800315a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800315c:	3720      	adds	r7, #32
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b08a      	sub	sp, #40	@ 0x28
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800317a:	2300      	movs	r3, #0
 800317c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003184:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003186:	6a3b      	ldr	r3, [r7, #32]
 8003188:	0a1b      	lsrs	r3, r3, #8
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d016      	beq.n	80031c0 <HAL_I2C_ER_IRQHandler+0x5e>
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d010      	beq.n	80031c0 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80031ae:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031be:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	0a5b      	lsrs	r3, r3, #9
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00e      	beq.n	80031ea <HAL_I2C_ER_IRQHandler+0x88>
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	0a1b      	lsrs	r3, r3, #8
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d008      	beq.n	80031ea <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	f043 0302 	orr.w	r3, r3, #2
 80031de:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80031e8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031ea:	6a3b      	ldr	r3, [r7, #32]
 80031ec:	0a9b      	lsrs	r3, r3, #10
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d03f      	beq.n	8003276 <HAL_I2C_ER_IRQHandler+0x114>
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	0a1b      	lsrs	r3, r3, #8
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d039      	beq.n	8003276 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003202:	7efb      	ldrb	r3, [r7, #27]
 8003204:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003214:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800321c:	7ebb      	ldrb	r3, [r7, #26]
 800321e:	2b20      	cmp	r3, #32
 8003220:	d112      	bne.n	8003248 <HAL_I2C_ER_IRQHandler+0xe6>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10f      	bne.n	8003248 <HAL_I2C_ER_IRQHandler+0xe6>
 8003228:	7cfb      	ldrb	r3, [r7, #19]
 800322a:	2b21      	cmp	r3, #33	@ 0x21
 800322c:	d008      	beq.n	8003240 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800322e:	7cfb      	ldrb	r3, [r7, #19]
 8003230:	2b29      	cmp	r3, #41	@ 0x29
 8003232:	d005      	beq.n	8003240 <HAL_I2C_ER_IRQHandler+0xde>
 8003234:	7cfb      	ldrb	r3, [r7, #19]
 8003236:	2b28      	cmp	r3, #40	@ 0x28
 8003238:	d106      	bne.n	8003248 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2b21      	cmp	r3, #33	@ 0x21
 800323e:	d103      	bne.n	8003248 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f001 f87d 	bl	8004340 <I2C_Slave_AF>
 8003246:	e016      	b.n	8003276 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003250:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	f043 0304 	orr.w	r3, r3, #4
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800325a:	7efb      	ldrb	r3, [r7, #27]
 800325c:	2b10      	cmp	r3, #16
 800325e:	d002      	beq.n	8003266 <HAL_I2C_ER_IRQHandler+0x104>
 8003260:	7efb      	ldrb	r3, [r7, #27]
 8003262:	2b40      	cmp	r3, #64	@ 0x40
 8003264:	d107      	bne.n	8003276 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003274:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	0adb      	lsrs	r3, r3, #11
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00e      	beq.n	80032a0 <HAL_I2C_ER_IRQHandler+0x13e>
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	0a1b      	lsrs	r3, r3, #8
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	f043 0308 	orr.w	r3, r3, #8
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800329e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d008      	beq.n	80032b8 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f001 f8b8 	bl	8004428 <I2C_ITError>
  }
}
 80032b8:	bf00      	nop
 80032ba:	3728      	adds	r7, #40	@ 0x28
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr

080032e4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr

080032f6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	70fb      	strb	r3, [r7, #3]
 8003314:	4613      	mov	r3, r2
 8003316:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr

08003322 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr

08003334 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr

08003346 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr

08003358 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr

0800336a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr

0800337c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800338a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003392:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d150      	bne.n	8003444 <I2C_MasterTransmit_TXE+0xc8>
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
 80033a4:	2b21      	cmp	r3, #33	@ 0x21
 80033a6:	d14d      	bne.n	8003444 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d01d      	beq.n	80033ea <I2C_MasterTransmit_TXE+0x6e>
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b20      	cmp	r3, #32
 80033b2:	d01a      	beq.n	80033ea <I2C_MasterTransmit_TXE+0x6e>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80033ba:	d016      	beq.n	80033ea <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033ca:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2211      	movs	r2, #17
 80033d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2220      	movs	r2, #32
 80033de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7ff ff6c 	bl	80032c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033e8:	e060      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033f8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003408:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b40      	cmp	r3, #64	@ 0x40
 8003422:	d107      	bne.n	8003434 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff ff81 	bl	8003334 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003432:	e03b      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff ff3f 	bl	80032c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003442:	e033      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003444:	7bfb      	ldrb	r3, [r7, #15]
 8003446:	2b21      	cmp	r3, #33	@ 0x21
 8003448:	d005      	beq.n	8003456 <I2C_MasterTransmit_TXE+0xda>
 800344a:	7bbb      	ldrb	r3, [r7, #14]
 800344c:	2b40      	cmp	r3, #64	@ 0x40
 800344e:	d12d      	bne.n	80034ac <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	2b22      	cmp	r3, #34	@ 0x22
 8003454:	d12a      	bne.n	80034ac <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345a:	b29b      	uxth	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	d108      	bne.n	8003472 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800346e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003470:	e01c      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b40      	cmp	r3, #64	@ 0x40
 800347c:	d103      	bne.n	8003486 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f88e 	bl	80035a0 <I2C_MemoryTransmit_TXE_BTF>
}
 8003484:	e012      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	781a      	ldrb	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	3b01      	subs	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80034aa:	e7ff      	b.n	80034ac <I2C_MasterTransmit_TXE+0x130>
 80034ac:	bf00      	nop
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b21      	cmp	r3, #33	@ 0x21
 80034cc:	d164      	bne.n	8003598 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d012      	beq.n	80034fe <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80034fc:	e04c      	b.n	8003598 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b08      	cmp	r3, #8
 8003502:	d01d      	beq.n	8003540 <I2C_MasterTransmit_BTF+0x8c>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b20      	cmp	r3, #32
 8003508:	d01a      	beq.n	8003540 <I2C_MasterTransmit_BTF+0x8c>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003510:	d016      	beq.n	8003540 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003520:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2211      	movs	r2, #17
 8003526:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff fec1 	bl	80032c0 <HAL_I2C_MasterTxCpltCallback>
}
 800353e:	e02b      	b.n	8003598 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800354e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b40      	cmp	r3, #64	@ 0x40
 8003578:	d107      	bne.n	800358a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff fed6 	bl	8003334 <HAL_I2C_MemTxCpltCallback>
}
 8003588:	e006      	b.n	8003598 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff fe94 	bl	80032c0 <HAL_I2C_MasterTxCpltCallback>
}
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ae:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d11d      	bne.n	80035f4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d10b      	bne.n	80035d8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d0:	1c9a      	adds	r2, r3, #2
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80035d6:	e077      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035dc:	b29b      	uxth	r3, r3
 80035de:	121b      	asrs	r3, r3, #8
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035f2:	e069      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d10b      	bne.n	8003614 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003600:	b2da      	uxtb	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003612:	e059      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003618:	2b02      	cmp	r3, #2
 800361a:	d152      	bne.n	80036c2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b22      	cmp	r3, #34	@ 0x22
 8003620:	d10d      	bne.n	800363e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003630:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800363c:	e044      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d015      	beq.n	8003674 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	2b21      	cmp	r3, #33	@ 0x21
 800364c:	d112      	bne.n	8003674 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	781a      	ldrb	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003672:	e029      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003678:	b29b      	uxth	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d124      	bne.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800367e:	7bfb      	ldrb	r3, [r7, #15]
 8003680:	2b21      	cmp	r3, #33	@ 0x21
 8003682:	d121      	bne.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003692:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7ff fe3a 	bl	8003334 <HAL_I2C_MemTxCpltCallback>
}
 80036c0:	e002      	b.n	80036c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7ff faca 	bl	8002c5c <I2C_Flush_DR>
}
 80036c8:	bf00      	nop
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b22      	cmp	r3, #34	@ 0x22
 80036e2:	f040 80b9 	bne.w	8003858 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ea:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d921      	bls.n	800373e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	691a      	ldr	r2, [r3, #16]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	2b03      	cmp	r3, #3
 8003728:	f040 8096 	bne.w	8003858 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800373a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800373c:	e08c      	b.n	8003858 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003742:	2b02      	cmp	r3, #2
 8003744:	d07f      	beq.n	8003846 <I2C_MasterReceive_RXNE+0x176>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d002      	beq.n	8003752 <I2C_MasterReceive_RXNE+0x82>
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d179      	bne.n	8003846 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f001 fa6e 	bl	8004c34 <I2C_WaitOnSTOPRequestThroughIT>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d14c      	bne.n	80037f8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800376c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800377c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379a:	b29b      	uxth	r3, r3
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b40      	cmp	r3, #64	@ 0x40
 80037b6:	d10a      	bne.n	80037ce <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7ff fdbd 	bl	8003346 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037cc:	e044      	b.n	8003858 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d002      	beq.n	80037e2 <I2C_MasterReceive_RXNE+0x112>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d103      	bne.n	80037ea <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80037e8:	e002      	b.n	80037f0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2212      	movs	r2, #18
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff fd6e 	bl	80032d2 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037f6:	e02f      	b.n	8003858 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003806:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003824:	b29b      	uxth	r3, r3
 8003826:	3b01      	subs	r3, #1
 8003828:	b29a      	uxth	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7ff fd8a 	bl	8003358 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003844:	e008      	b.n	8003858 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003854:	605a      	str	r2, [r3, #4]
}
 8003856:	e7ff      	b.n	8003858 <I2C_MasterReceive_RXNE+0x188>
 8003858:	bf00      	nop
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b04      	cmp	r3, #4
 8003876:	d11b      	bne.n	80038b0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003886:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80038ae:	e0c4      	b.n	8003a3a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d129      	bne.n	800390e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038c8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2b04      	cmp	r3, #4
 80038ce:	d00a      	beq.n	80038e6 <I2C_MasterReceive_BTF+0x86>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d007      	beq.n	80038e6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038e4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800390c:	e095      	b.n	8003a3a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d17d      	bne.n	8003a14 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d002      	beq.n	8003924 <I2C_MasterReceive_BTF+0xc4>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b10      	cmp	r3, #16
 8003922:	d108      	bne.n	8003936 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e016      	b.n	8003964 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2b04      	cmp	r3, #4
 800393a:	d002      	beq.n	8003942 <I2C_MasterReceive_BTF+0xe2>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d108      	bne.n	8003954 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e007      	b.n	8003964 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003962:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003980:	b29b      	uxth	r3, r3
 8003982:	3b01      	subs	r3, #1
 8003984:	b29a      	uxth	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80039be:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b40      	cmp	r3, #64	@ 0x40
 80039d2:	d10a      	bne.n	80039ea <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7ff fcaf 	bl	8003346 <HAL_I2C_MemRxCpltCallback>
}
 80039e8:	e027      	b.n	8003a3a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	d002      	beq.n	80039fe <I2C_MasterReceive_BTF+0x19e>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	d103      	bne.n	8003a06 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a04:	e002      	b.n	8003a0c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2212      	movs	r2, #18
 8003a0a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff fc60 	bl	80032d2 <HAL_I2C_MasterRxCpltCallback>
}
 8003a12:	e012      	b.n	8003a3a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691a      	ldr	r2, [r3, #16]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a3a:	bf00      	nop
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b40      	cmp	r3, #64	@ 0x40
 8003a54:	d117      	bne.n	8003a86 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d109      	bne.n	8003a72 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	461a      	mov	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a6e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003a70:	e067      	b.n	8003b42 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	611a      	str	r2, [r3, #16]
}
 8003a84:	e05d      	b.n	8003b42 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a8e:	d133      	bne.n	8003af8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b21      	cmp	r3, #33	@ 0x21
 8003a9a:	d109      	bne.n	8003ab0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003aac:	611a      	str	r2, [r3, #16]
 8003aae:	e008      	b.n	8003ac2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d004      	beq.n	8003ad4 <I2C_Master_SB+0x92>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d108      	bne.n	8003ae6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d032      	beq.n	8003b42 <I2C_Master_SB+0x100>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d02d      	beq.n	8003b42 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003af4:	605a      	str	r2, [r3, #4]
}
 8003af6:	e024      	b.n	8003b42 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10e      	bne.n	8003b1e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	11db      	asrs	r3, r3, #7
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f003 0306 	and.w	r3, r3, #6
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f063 030f 	orn	r3, r3, #15
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	611a      	str	r2, [r3, #16]
}
 8003b1c:	e011      	b.n	8003b42 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d10d      	bne.n	8003b42 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	11db      	asrs	r3, r3, #7
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	f003 0306 	and.w	r3, r3, #6
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	f063 030e 	orn	r3, r3, #14
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	611a      	str	r2, [r3, #16]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr

08003b4c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d004      	beq.n	8003b72 <I2C_Master_ADD10+0x26>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d108      	bne.n	8003b84 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00c      	beq.n	8003b94 <I2C_Master_ADD10+0x48>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d007      	beq.n	8003b94 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b92:	605a      	str	r2, [r3, #4]
  }
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr

08003b9e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b091      	sub	sp, #68	@ 0x44
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bba:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b22      	cmp	r3, #34	@ 0x22
 8003bc6:	f040 8174 	bne.w	8003eb2 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10f      	bne.n	8003bf2 <I2C_Master_ADDR+0x54>
 8003bd2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003bd6:	2b40      	cmp	r3, #64	@ 0x40
 8003bd8:	d10b      	bne.n	8003bf2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	e16b      	b.n	8003eca <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d11d      	bne.n	8003c36 <I2C_Master_ADDR+0x98>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003c02:	d118      	bne.n	8003c36 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c04:	2300      	movs	r3, #0
 8003c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c28:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c34:	e149      	b.n	8003eca <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d113      	bne.n	8003c68 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c40:	2300      	movs	r3, #0
 8003c42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	e120      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	f040 808a 	bne.w	8003d88 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c76:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c7a:	d137      	bne.n	8003cec <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c8a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c9a:	d113      	bne.n	8003cc4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003caa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cac:	2300      	movs	r3, #0
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	e0f2      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	623b      	str	r3, [r7, #32]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	623b      	str	r3, [r7, #32]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	623b      	str	r3, [r7, #32]
 8003cd8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	e0de      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d02e      	beq.n	8003d50 <I2C_Master_ADDR+0x1b2>
 8003cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	d02b      	beq.n	8003d50 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfa:	2b12      	cmp	r3, #18
 8003cfc:	d102      	bne.n	8003d04 <I2C_Master_ADDR+0x166>
 8003cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d125      	bne.n	8003d50 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d00e      	beq.n	8003d28 <I2C_Master_ADDR+0x18a>
 8003d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d00b      	beq.n	8003d28 <I2C_Master_ADDR+0x18a>
 8003d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d12:	2b10      	cmp	r3, #16
 8003d14:	d008      	beq.n	8003d28 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	e007      	b.n	8003d38 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d36:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61fb      	str	r3, [r7, #28]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	61fb      	str	r3, [r7, #28]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	61fb      	str	r3, [r7, #28]
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	e0ac      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d60:	2300      	movs	r3, #0
 8003d62:	61bb      	str	r3, [r7, #24]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	61bb      	str	r3, [r7, #24]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	e090      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d158      	bne.n	8003e44 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d021      	beq.n	8003ddc <I2C_Master_ADDR+0x23e>
 8003d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d01e      	beq.n	8003ddc <I2C_Master_ADDR+0x23e>
 8003d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da0:	2b10      	cmp	r3, #16
 8003da2:	d01b      	beq.n	8003ddc <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003db2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	e012      	b.n	8003e02 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dea:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dec:	2300      	movs	r3, #0
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	613b      	str	r3, [r7, #16]
 8003e00:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e10:	d14b      	bne.n	8003eaa <I2C_Master_ADDR+0x30c>
 8003e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e18:	d00b      	beq.n	8003e32 <I2C_Master_ADDR+0x294>
 8003e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d008      	beq.n	8003e32 <I2C_Master_ADDR+0x294>
 8003e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d005      	beq.n	8003e32 <I2C_Master_ADDR+0x294>
 8003e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d002      	beq.n	8003e32 <I2C_Master_ADDR+0x294>
 8003e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e2e:	2b20      	cmp	r3, #32
 8003e30:	d13b      	bne.n	8003eaa <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e40:	605a      	str	r2, [r3, #4]
 8003e42:	e032      	b.n	8003eaa <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e52:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e62:	d117      	bne.n	8003e94 <I2C_Master_ADDR+0x2f6>
 8003e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e6a:	d00b      	beq.n	8003e84 <I2C_Master_ADDR+0x2e6>
 8003e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d008      	beq.n	8003e84 <I2C_Master_ADDR+0x2e6>
 8003e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d005      	beq.n	8003e84 <I2C_Master_ADDR+0x2e6>
 8003e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7a:	2b10      	cmp	r3, #16
 8003e7c:	d002      	beq.n	8003e84 <I2C_Master_ADDR+0x2e6>
 8003e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e80:	2b20      	cmp	r3, #32
 8003e82:	d107      	bne.n	8003e94 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e92:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	60fb      	str	r3, [r7, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003eb0:	e00b      	b.n	8003eca <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	68bb      	ldr	r3, [r7, #8]
}
 8003ec8:	e7ff      	b.n	8003eca <I2C_Master_ADDR+0x32c>
 8003eca:	bf00      	nop
 8003ecc:	3744      	adds	r7, #68	@ 0x44
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr

08003ed4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d02b      	beq.n	8003f46 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d114      	bne.n	8003f46 <I2C_SlaveTransmit_TXE+0x72>
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b29      	cmp	r3, #41	@ 0x29
 8003f20:	d111      	bne.n	8003f46 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f30:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2221      	movs	r2, #33	@ 0x21
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2228      	movs	r2, #40	@ 0x28
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7ff f9cf 	bl	80032e4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f46:	bf00      	nop
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d011      	beq.n	8003f84 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	781a      	ldrb	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	1c5a      	adds	r2, r3, #1
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr

08003f8e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f9c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d02c      	beq.n	8004002 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d114      	bne.n	8004002 <I2C_SlaveReceive_RXNE+0x74>
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
 8003fda:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fdc:	d111      	bne.n	8004002 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2222      	movs	r2, #34	@ 0x22
 8003ff2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2228      	movs	r2, #40	@ 0x28
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff f97a 	bl	80032f6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004002:	bf00      	nop
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d012      	beq.n	8004042 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004038:	b29b      	uxth	r3, r3
 800403a:	3b01      	subs	r3, #1
 800403c:	b29a      	uxth	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	bc80      	pop	{r7}
 800404a:	4770      	bx	lr

0800404c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004056:	2300      	movs	r3, #0
 8004058:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004060:	b2db      	uxtb	r3, r3
 8004062:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004066:	2b28      	cmp	r3, #40	@ 0x28
 8004068:	d127      	bne.n	80040ba <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004078:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	089b      	lsrs	r3, r3, #2
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004086:	2301      	movs	r3, #1
 8004088:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	09db      	lsrs	r3, r3, #7
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d103      	bne.n	800409e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	81bb      	strh	r3, [r7, #12]
 800409c:	e002      	b.n	80040a4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80040ac:	89ba      	ldrh	r2, [r7, #12]
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	4619      	mov	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff f928 	bl	8003308 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80040b8:	e00e      	b.n	80040d8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ba:	2300      	movs	r3, #0
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	60bb      	str	r3, [r7, #8]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80040d8:	bf00      	nop
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ee:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040fe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004100:	2300      	movs	r3, #0
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800413c:	d172      	bne.n	8004224 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	2b22      	cmp	r3, #34	@ 0x22
 8004142:	d002      	beq.n	800414a <I2C_Slave_STOPF+0x6a>
 8004144:	7bfb      	ldrb	r3, [r7, #15]
 8004146:	2b2a      	cmp	r3, #42	@ 0x2a
 8004148:	d135      	bne.n	80041b6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	b29a      	uxth	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415c:	b29b      	uxth	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	f043 0204 	orr.w	r2, r3, #4
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800417c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004182:	4618      	mov	r0, r3
 8004184:	f7fe fa4c 	bl	8002620 <HAL_DMA_GetState>
 8004188:	4603      	mov	r3, r0
 800418a:	2b01      	cmp	r3, #1
 800418c:	d049      	beq.n	8004222 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004192:	4a69      	ldr	r2, [pc, #420]	@ (8004338 <I2C_Slave_STOPF+0x258>)
 8004194:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe f8c2 	bl	8002324 <HAL_DMA_Abort_IT>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d03d      	beq.n	8004222 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80041b0:	4610      	mov	r0, r2
 80041b2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80041b4:	e035      	b.n	8004222 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	b29a      	uxth	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	f043 0204 	orr.w	r2, r3, #4
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041e8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe fa16 	bl	8002620 <HAL_DMA_GetState>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d014      	beq.n	8004224 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fe:	4a4e      	ldr	r2, [pc, #312]	@ (8004338 <I2C_Slave_STOPF+0x258>)
 8004200:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004206:	4618      	mov	r0, r3
 8004208:	f7fe f88c 	bl	8002324 <HAL_DMA_Abort_IT>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d008      	beq.n	8004224 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800421c:	4610      	mov	r0, r2
 800421e:	4798      	blx	r3
 8004220:	e000      	b.n	8004224 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004222:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d03e      	beq.n	80042ac <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b04      	cmp	r3, #4
 800423a:	d112      	bne.n	8004262 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b01      	subs	r3, #1
 800425c:	b29a      	uxth	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800426c:	2b40      	cmp	r3, #64	@ 0x40
 800426e:	d112      	bne.n	8004296 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	691a      	ldr	r2, [r3, #16]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	1c5a      	adds	r2, r3, #1
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	f043 0204 	orr.w	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f8b7 	bl	8004428 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80042ba:	e039      	b.n	8004330 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	2b2a      	cmp	r3, #42	@ 0x2a
 80042c0:	d109      	bne.n	80042d6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2228      	movs	r2, #40	@ 0x28
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff f810 	bl	80032f6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b28      	cmp	r3, #40	@ 0x28
 80042e0:	d111      	bne.n	8004306 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a15      	ldr	r2, [pc, #84]	@ (800433c <I2C_Slave_STOPF+0x25c>)
 80042e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7ff f80f 	bl	8003322 <HAL_I2C_ListenCpltCallback>
}
 8004304:	e014      	b.n	8004330 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	2b22      	cmp	r3, #34	@ 0x22
 800430c:	d002      	beq.n	8004314 <I2C_Slave_STOPF+0x234>
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	2b22      	cmp	r3, #34	@ 0x22
 8004312:	d10d      	bne.n	8004330 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7fe ffe3 	bl	80032f6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004330:	bf00      	nop
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	08004791 	.word	0x08004791
 800433c:	ffff0000 	.word	0xffff0000

08004340 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800434e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	2b08      	cmp	r3, #8
 800435a:	d002      	beq.n	8004362 <I2C_Slave_AF+0x22>
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b20      	cmp	r3, #32
 8004360:	d129      	bne.n	80043b6 <I2C_Slave_AF+0x76>
 8004362:	7bfb      	ldrb	r3, [r7, #15]
 8004364:	2b28      	cmp	r3, #40	@ 0x28
 8004366:	d126      	bne.n	80043b6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a2e      	ldr	r2, [pc, #184]	@ (8004424 <I2C_Slave_AF+0xe4>)
 800436c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800437c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004386:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004396:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2220      	movs	r2, #32
 80043a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7fe ffb7 	bl	8003322 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80043b4:	e031      	b.n	800441a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	2b21      	cmp	r3, #33	@ 0x21
 80043ba:	d129      	bne.n	8004410 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a19      	ldr	r2, [pc, #100]	@ (8004424 <I2C_Slave_AF+0xe4>)
 80043c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2221      	movs	r2, #33	@ 0x21
 80043c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2220      	movs	r2, #32
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043e6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043f0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004400:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fe fc2a 	bl	8002c5c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7fe ff6b 	bl	80032e4 <HAL_I2C_SlaveTxCpltCallback>
}
 800440e:	e004      	b.n	800441a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004418:	615a      	str	r2, [r3, #20]
}
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	ffff0000 	.word	0xffff0000

08004428 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004436:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800443e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004440:	7bbb      	ldrb	r3, [r7, #14]
 8004442:	2b10      	cmp	r3, #16
 8004444:	d002      	beq.n	800444c <I2C_ITError+0x24>
 8004446:	7bbb      	ldrb	r3, [r7, #14]
 8004448:	2b40      	cmp	r3, #64	@ 0x40
 800444a:	d10a      	bne.n	8004462 <I2C_ITError+0x3a>
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b22      	cmp	r3, #34	@ 0x22
 8004450:	d107      	bne.n	8004462 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004460:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004462:	7bfb      	ldrb	r3, [r7, #15]
 8004464:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004468:	2b28      	cmp	r3, #40	@ 0x28
 800446a:	d107      	bne.n	800447c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2228      	movs	r2, #40	@ 0x28
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800447a:	e015      	b.n	80044a8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004486:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800448a:	d00a      	beq.n	80044a2 <I2C_ITError+0x7a>
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	2b60      	cmp	r3, #96	@ 0x60
 8004490:	d007      	beq.n	80044a2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044b6:	d162      	bne.n	800457e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044c6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044cc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d020      	beq.n	8004518 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044da:	4a6a      	ldr	r2, [pc, #424]	@ (8004684 <I2C_ITError+0x25c>)
 80044dc:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fd ff1e 	bl	8002324 <HAL_DMA_Abort_IT>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f000 8089 	beq.w	8004602 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800450c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004512:	4610      	mov	r0, r2
 8004514:	4798      	blx	r3
 8004516:	e074      	b.n	8004602 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451c:	4a59      	ldr	r2, [pc, #356]	@ (8004684 <I2C_ITError+0x25c>)
 800451e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004524:	4618      	mov	r0, r3
 8004526:	f7fd fefd 	bl	8002324 <HAL_DMA_Abort_IT>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d068      	beq.n	8004602 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453a:	2b40      	cmp	r3, #64	@ 0x40
 800453c:	d10b      	bne.n	8004556 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0201 	bic.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2220      	movs	r2, #32
 800456a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004578:	4610      	mov	r0, r2
 800457a:	4798      	blx	r3
 800457c:	e041      	b.n	8004602 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b60      	cmp	r3, #96	@ 0x60
 8004588:	d125      	bne.n	80045d6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2220      	movs	r2, #32
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a2:	2b40      	cmp	r3, #64	@ 0x40
 80045a4:	d10b      	bne.n	80045be <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b0:	b2d2      	uxtb	r2, r2
 80045b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	1c5a      	adds	r2, r3, #1
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0201 	bic.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7fe fecb 	bl	800336a <HAL_I2C_AbortCpltCallback>
 80045d4:	e015      	b.n	8004602 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b40      	cmp	r3, #64	@ 0x40
 80045e2:	d10b      	bne.n	80045fc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f7fe feab 	bl	8003358 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004606:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10e      	bne.n	8004630 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004618:	2b00      	cmp	r3, #0
 800461a:	d109      	bne.n	8004630 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004622:	2b00      	cmp	r3, #0
 8004624:	d104      	bne.n	8004630 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800462c:	2b00      	cmp	r3, #0
 800462e:	d007      	beq.n	8004640 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800463e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004646:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b04      	cmp	r3, #4
 8004652:	d113      	bne.n	800467c <I2C_ITError+0x254>
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b28      	cmp	r3, #40	@ 0x28
 8004658:	d110      	bne.n	800467c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a0a      	ldr	r2, [pc, #40]	@ (8004688 <I2C_ITError+0x260>)
 800465e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2220      	movs	r2, #32
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fe fe53 	bl	8003322 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	08004791 	.word	0x08004791
 8004688:	ffff0000 	.word	0xffff0000

0800468c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af02      	add	r7, sp, #8
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	607a      	str	r2, [r7, #4]
 8004696:	603b      	str	r3, [r7, #0]
 8004698:	460b      	mov	r3, r1
 800469a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d006      	beq.n	80046b6 <I2C_MasterRequestWrite+0x2a>
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d003      	beq.n	80046b6 <I2C_MasterRequestWrite+0x2a>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046b4:	d108      	bne.n	80046c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e00b      	b.n	80046e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046cc:	2b12      	cmp	r3, #18
 80046ce:	d107      	bne.n	80046e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f8f7 	bl	80048e0 <I2C_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00d      	beq.n	8004714 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004706:	d103      	bne.n	8004710 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800470e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e035      	b.n	8004780 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800471c:	d108      	bne.n	8004730 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800471e:	897b      	ldrh	r3, [r7, #10]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800472c:	611a      	str	r2, [r3, #16]
 800472e:	e01b      	b.n	8004768 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004730:	897b      	ldrh	r3, [r7, #10]
 8004732:	11db      	asrs	r3, r3, #7
 8004734:	b2db      	uxtb	r3, r3
 8004736:	f003 0306 	and.w	r3, r3, #6
 800473a:	b2db      	uxtb	r3, r3
 800473c:	f063 030f 	orn	r3, r3, #15
 8004740:	b2da      	uxtb	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	490e      	ldr	r1, [pc, #56]	@ (8004788 <I2C_MasterRequestWrite+0xfc>)
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f940 	bl	80049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e010      	b.n	8004780 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800475e:	897b      	ldrh	r3, [r7, #10]
 8004760:	b2da      	uxtb	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	4907      	ldr	r1, [pc, #28]	@ (800478c <I2C_MasterRequestWrite+0x100>)
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 f930 	bl	80049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	00010008 	.word	0x00010008
 800478c:	00010002 	.word	0x00010002

08004790 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047a8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80047aa:	4b4b      	ldr	r3, [pc, #300]	@ (80048d8 <I2C_DMAAbort+0x148>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	08db      	lsrs	r3, r3, #3
 80047b0:	4a4a      	ldr	r2, [pc, #296]	@ (80048dc <I2C_DMAAbort+0x14c>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	0a1a      	lsrs	r2, r3, #8
 80047b8:	4613      	mov	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	00da      	lsls	r2, r3, #3
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d106      	bne.n	80047d8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	f043 0220 	orr.w	r2, r3, #32
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80047d6:	e00a      	b.n	80047ee <I2C_DMAAbort+0x5e>
    }
    count--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3b01      	subs	r3, #1
 80047dc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047ec:	d0ea      	beq.n	80047c4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047fa:	2200      	movs	r2, #0
 80047fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480a:	2200      	movs	r2, #0
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800481c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2200      	movs	r2, #0
 8004822:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004830:	2200      	movs	r2, #0
 8004832:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	2200      	movs	r2, #0
 8004842:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f022 0201 	bic.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800485a:	b2db      	uxtb	r3, r3
 800485c:	2b60      	cmp	r3, #96	@ 0x60
 800485e:	d10e      	bne.n	800487e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2220      	movs	r2, #32
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2200      	movs	r2, #0
 8004874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004876:	6978      	ldr	r0, [r7, #20]
 8004878:	f7fe fd77 	bl	800336a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800487c:	e027      	b.n	80048ce <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800487e:	7cfb      	ldrb	r3, [r7, #19]
 8004880:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004884:	2b28      	cmp	r3, #40	@ 0x28
 8004886:	d117      	bne.n	80048b8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048a6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	2200      	movs	r2, #0
 80048ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2228      	movs	r2, #40	@ 0x28
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80048b6:	e007      	b.n	80048c8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80048c8:	6978      	ldr	r0, [r7, #20]
 80048ca:	f7fe fd45 	bl	8003358 <HAL_I2C_ErrorCallback>
}
 80048ce:	bf00      	nop
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	2000003c 	.word	0x2000003c
 80048dc:	14f8b589 	.word	0x14f8b589

080048e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	4613      	mov	r3, r2
 80048ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048f0:	e048      	b.n	8004984 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f8:	d044      	beq.n	8004984 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fa:	f7fd fb7d 	bl	8001ff8 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d302      	bcc.n	8004910 <I2C_WaitOnFlagUntilTimeout+0x30>
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d139      	bne.n	8004984 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	0c1b      	lsrs	r3, r3, #16
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b01      	cmp	r3, #1
 8004918:	d10d      	bne.n	8004936 <I2C_WaitOnFlagUntilTimeout+0x56>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	43da      	mvns	r2, r3
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4013      	ands	r3, r2
 8004926:	b29b      	uxth	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	bf0c      	ite	eq
 800492c:	2301      	moveq	r3, #1
 800492e:	2300      	movne	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	461a      	mov	r2, r3
 8004934:	e00c      	b.n	8004950 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	43da      	mvns	r2, r3
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	4013      	ands	r3, r2
 8004942:	b29b      	uxth	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	bf0c      	ite	eq
 8004948:	2301      	moveq	r3, #1
 800494a:	2300      	movne	r3, #0
 800494c:	b2db      	uxtb	r3, r3
 800494e:	461a      	mov	r2, r3
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	429a      	cmp	r2, r3
 8004954:	d116      	bne.n	8004984 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004970:	f043 0220 	orr.w	r2, r3, #32
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e023      	b.n	80049cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	0c1b      	lsrs	r3, r3, #16
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d10d      	bne.n	80049aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	43da      	mvns	r2, r3
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	4013      	ands	r3, r2
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	bf0c      	ite	eq
 80049a0:	2301      	moveq	r3, #1
 80049a2:	2300      	movne	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	461a      	mov	r2, r3
 80049a8:	e00c      	b.n	80049c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	43da      	mvns	r2, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4013      	ands	r3, r2
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	bf0c      	ite	eq
 80049bc:	2301      	moveq	r3, #1
 80049be:	2300      	movne	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	461a      	mov	r2, r3
 80049c4:	79fb      	ldrb	r3, [r7, #7]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d093      	beq.n	80048f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
 80049e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049e2:	e071      	b.n	8004ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049f2:	d123      	bne.n	8004a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	f043 0204 	orr.w	r2, r3, #4
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e067      	b.n	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d041      	beq.n	8004ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a44:	f7fd fad8 	bl	8001ff8 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d302      	bcc.n	8004a5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d136      	bne.n	8004ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	0c1b      	lsrs	r3, r3, #16
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d10c      	bne.n	8004a7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	43da      	mvns	r2, r3
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	bf14      	ite	ne
 8004a76:	2301      	movne	r3, #1
 8004a78:	2300      	moveq	r3, #0
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	e00b      	b.n	8004a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	43da      	mvns	r2, r3
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	4013      	ands	r3, r2
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	bf14      	ite	ne
 8004a90:	2301      	movne	r3, #1
 8004a92:	2300      	moveq	r3, #0
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d016      	beq.n	8004ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	f043 0220 	orr.w	r2, r3, #32
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e021      	b.n	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	0c1b      	lsrs	r3, r3, #16
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d10c      	bne.n	8004aec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	43da      	mvns	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	4013      	ands	r3, r2
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf14      	ite	ne
 8004ae4:	2301      	movne	r3, #1
 8004ae6:	2300      	moveq	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	e00b      	b.n	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	43da      	mvns	r2, r3
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4013      	ands	r3, r2
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	bf14      	ite	ne
 8004afe:	2301      	movne	r3, #1
 8004b00:	2300      	moveq	r3, #0
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f47f af6d 	bne.w	80049e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b20:	e034      	b.n	8004b8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 f8b8 	bl	8004c98 <I2C_IsAcknowledgeFailed>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e034      	b.n	8004b9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b38:	d028      	beq.n	8004b8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b3a:	f7fd fa5d 	bl	8001ff8 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d302      	bcc.n	8004b50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d11d      	bne.n	8004b8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b5a:	2b80      	cmp	r3, #128	@ 0x80
 8004b5c:	d016      	beq.n	8004b8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b78:	f043 0220 	orr.w	r2, r3, #32
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e007      	b.n	8004b9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b96:	2b80      	cmp	r3, #128	@ 0x80
 8004b98:	d1c3      	bne.n	8004b22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bb0:	e034      	b.n	8004c1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f870 	bl	8004c98 <I2C_IsAcknowledgeFailed>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e034      	b.n	8004c2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc8:	d028      	beq.n	8004c1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bca:	f7fd fa15 	bl	8001ff8 <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d302      	bcc.n	8004be0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d11d      	bne.n	8004c1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	d016      	beq.n	8004c1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	f043 0220 	orr.w	r2, r3, #32
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e007      	b.n	8004c2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f003 0304 	and.w	r3, r3, #4
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d1c3      	bne.n	8004bb2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c40:	4b13      	ldr	r3, [pc, #76]	@ (8004c90 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	08db      	lsrs	r3, r3, #3
 8004c46:	4a13      	ldr	r2, [pc, #76]	@ (8004c94 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004c48:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4c:	0a1a      	lsrs	r2, r3, #8
 8004c4e:	4613      	mov	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d107      	bne.n	8004c72 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c66:	f043 0220 	orr.w	r2, r3, #32
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e008      	b.n	8004c84 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c80:	d0e9      	beq.n	8004c56 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	2000003c 	.word	0x2000003c
 8004c94:	14f8b589 	.word	0x14f8b589

08004c98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cae:	d11b      	bne.n	8004ce8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004cb8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd4:	f043 0204 	orr.w	r2, r3, #4
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e000      	b.n	8004cea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr

08004cf4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004d04:	d103      	bne.n	8004d0e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d0c:	e007      	b.n	8004d1e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d12:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004d16:	d102      	bne.n	8004d1e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2208      	movs	r2, #8
 8004d1c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr

08004d28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e272      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f000 8087 	beq.w	8004e56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d48:	4b92      	ldr	r3, [pc, #584]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f003 030c 	and.w	r3, r3, #12
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d00c      	beq.n	8004d6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d54:	4b8f      	ldr	r3, [pc, #572]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f003 030c 	and.w	r3, r3, #12
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d112      	bne.n	8004d86 <HAL_RCC_OscConfig+0x5e>
 8004d60:	4b8c      	ldr	r3, [pc, #560]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6c:	d10b      	bne.n	8004d86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6e:	4b89      	ldr	r3, [pc, #548]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d06c      	beq.n	8004e54 <HAL_RCC_OscConfig+0x12c>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d168      	bne.n	8004e54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e24c      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d8e:	d106      	bne.n	8004d9e <HAL_RCC_OscConfig+0x76>
 8004d90:	4b80      	ldr	r3, [pc, #512]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a7f      	ldr	r2, [pc, #508]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004d96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	e02e      	b.n	8004dfc <HAL_RCC_OscConfig+0xd4>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x98>
 8004da6:	4b7b      	ldr	r3, [pc, #492]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a7a      	ldr	r2, [pc, #488]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	4b78      	ldr	r3, [pc, #480]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a77      	ldr	r2, [pc, #476]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004db8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	e01d      	b.n	8004dfc <HAL_RCC_OscConfig+0xd4>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCC_OscConfig+0xbc>
 8004dca:	4b72      	ldr	r3, [pc, #456]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a71      	ldr	r2, [pc, #452]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	4b6f      	ldr	r3, [pc, #444]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a6e      	ldr	r2, [pc, #440]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e00b      	b.n	8004dfc <HAL_RCC_OscConfig+0xd4>
 8004de4:	4b6b      	ldr	r3, [pc, #428]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a6a      	ldr	r2, [pc, #424]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004dea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	4b68      	ldr	r3, [pc, #416]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a67      	ldr	r2, [pc, #412]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dfa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d013      	beq.n	8004e2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e04:	f7fd f8f8 	bl	8001ff8 <HAL_GetTick>
 8004e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e0a:	e008      	b.n	8004e1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e0c:	f7fd f8f4 	bl	8001ff8 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b64      	cmp	r3, #100	@ 0x64
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e200      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0f0      	beq.n	8004e0c <HAL_RCC_OscConfig+0xe4>
 8004e2a:	e014      	b.n	8004e56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2c:	f7fd f8e4 	bl	8001ff8 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e34:	f7fd f8e0 	bl	8001ff8 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e1ec      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e46:	4b53      	ldr	r3, [pc, #332]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x10c>
 8004e52:	e000      	b.n	8004e56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d063      	beq.n	8004f2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e62:	4b4c      	ldr	r3, [pc, #304]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f003 030c 	and.w	r3, r3, #12
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e6e:	4b49      	ldr	r3, [pc, #292]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d11c      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x18c>
 8004e7a:	4b46      	ldr	r3, [pc, #280]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d116      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e86:	4b43      	ldr	r3, [pc, #268]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_RCC_OscConfig+0x176>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e1c0      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	4939      	ldr	r1, [pc, #228]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eb2:	e03a      	b.n	8004f2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d020      	beq.n	8004efe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ebc:	4b36      	ldr	r3, [pc, #216]	@ (8004f98 <HAL_RCC_OscConfig+0x270>)
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec2:	f7fd f899 	bl	8001ff8 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eca:	f7fd f895 	bl	8001ff8 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e1a1      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004edc:	4b2d      	ldr	r3, [pc, #180]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0f0      	beq.n	8004eca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	4927      	ldr	r1, [pc, #156]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	600b      	str	r3, [r1, #0]
 8004efc:	e015      	b.n	8004f2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004efe:	4b26      	ldr	r3, [pc, #152]	@ (8004f98 <HAL_RCC_OscConfig+0x270>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f04:	f7fd f878 	bl	8001ff8 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f0c:	f7fd f874 	bl	8001ff8 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e180      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f0      	bne.n	8004f0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d03a      	beq.n	8004fac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d019      	beq.n	8004f72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f3e:	4b17      	ldr	r3, [pc, #92]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004f40:	2201      	movs	r2, #1
 8004f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f44:	f7fd f858 	bl	8001ff8 <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f4a:	e008      	b.n	8004f5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f4c:	f7fd f854 	bl	8001ff8 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d901      	bls.n	8004f5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e160      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f94 <HAL_RCC_OscConfig+0x26c>)
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d0f0      	beq.n	8004f4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f6a:	2001      	movs	r0, #1
 8004f6c:	f000 face 	bl	800550c <RCC_Delay>
 8004f70:	e01c      	b.n	8004fac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f72:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f78:	f7fd f83e 	bl	8001ff8 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f7e:	e00f      	b.n	8004fa0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fd f83a 	bl	8001ff8 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d908      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e146      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
 8004f92:	bf00      	nop
 8004f94:	40021000 	.word	0x40021000
 8004f98:	42420000 	.word	0x42420000
 8004f9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa0:	4b92      	ldr	r3, [pc, #584]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e9      	bne.n	8004f80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80a6 	beq.w	8005106 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fbe:	4b8b      	ldr	r3, [pc, #556]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10d      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fca:	4b88      	ldr	r3, [pc, #544]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	4a87      	ldr	r2, [pc, #540]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8004fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd4:	61d3      	str	r3, [r2, #28]
 8004fd6:	4b85      	ldr	r3, [pc, #532]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	60bb      	str	r3, [r7, #8]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe6:	4b82      	ldr	r3, [pc, #520]	@ (80051f0 <HAL_RCC_OscConfig+0x4c8>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d118      	bne.n	8005024 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ff2:	4b7f      	ldr	r3, [pc, #508]	@ (80051f0 <HAL_RCC_OscConfig+0x4c8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a7e      	ldr	r2, [pc, #504]	@ (80051f0 <HAL_RCC_OscConfig+0x4c8>)
 8004ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ffe:	f7fc fffb 	bl	8001ff8 <HAL_GetTick>
 8005002:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005006:	f7fc fff7 	bl	8001ff8 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b64      	cmp	r3, #100	@ 0x64
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e103      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005018:	4b75      	ldr	r3, [pc, #468]	@ (80051f0 <HAL_RCC_OscConfig+0x4c8>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0f0      	beq.n	8005006 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d106      	bne.n	800503a <HAL_RCC_OscConfig+0x312>
 800502c:	4b6f      	ldr	r3, [pc, #444]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	4a6e      	ldr	r2, [pc, #440]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005032:	f043 0301 	orr.w	r3, r3, #1
 8005036:	6213      	str	r3, [r2, #32]
 8005038:	e02d      	b.n	8005096 <HAL_RCC_OscConfig+0x36e>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10c      	bne.n	800505c <HAL_RCC_OscConfig+0x334>
 8005042:	4b6a      	ldr	r3, [pc, #424]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	4a69      	ldr	r2, [pc, #420]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005048:	f023 0301 	bic.w	r3, r3, #1
 800504c:	6213      	str	r3, [r2, #32]
 800504e:	4b67      	ldr	r3, [pc, #412]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005050:	6a1b      	ldr	r3, [r3, #32]
 8005052:	4a66      	ldr	r2, [pc, #408]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005054:	f023 0304 	bic.w	r3, r3, #4
 8005058:	6213      	str	r3, [r2, #32]
 800505a:	e01c      	b.n	8005096 <HAL_RCC_OscConfig+0x36e>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	2b05      	cmp	r3, #5
 8005062:	d10c      	bne.n	800507e <HAL_RCC_OscConfig+0x356>
 8005064:	4b61      	ldr	r3, [pc, #388]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	4a60      	ldr	r2, [pc, #384]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 800506a:	f043 0304 	orr.w	r3, r3, #4
 800506e:	6213      	str	r3, [r2, #32]
 8005070:	4b5e      	ldr	r3, [pc, #376]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	4a5d      	ldr	r2, [pc, #372]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005076:	f043 0301 	orr.w	r3, r3, #1
 800507a:	6213      	str	r3, [r2, #32]
 800507c:	e00b      	b.n	8005096 <HAL_RCC_OscConfig+0x36e>
 800507e:	4b5b      	ldr	r3, [pc, #364]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	4a5a      	ldr	r2, [pc, #360]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005084:	f023 0301 	bic.w	r3, r3, #1
 8005088:	6213      	str	r3, [r2, #32]
 800508a:	4b58      	ldr	r3, [pc, #352]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	4a57      	ldr	r2, [pc, #348]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005090:	f023 0304 	bic.w	r3, r3, #4
 8005094:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d015      	beq.n	80050ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800509e:	f7fc ffab 	bl	8001ff8 <HAL_GetTick>
 80050a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a4:	e00a      	b.n	80050bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a6:	f7fc ffa7 	bl	8001ff8 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d901      	bls.n	80050bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e0b1      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050bc:	4b4b      	ldr	r3, [pc, #300]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d0ee      	beq.n	80050a6 <HAL_RCC_OscConfig+0x37e>
 80050c8:	e014      	b.n	80050f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ca:	f7fc ff95 	bl	8001ff8 <HAL_GetTick>
 80050ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d0:	e00a      	b.n	80050e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d2:	f7fc ff91 	bl	8001ff8 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d901      	bls.n	80050e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e09b      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050e8:	4b40      	ldr	r3, [pc, #256]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1ee      	bne.n	80050d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050f4:	7dfb      	ldrb	r3, [r7, #23]
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d105      	bne.n	8005106 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050fa:	4b3c      	ldr	r3, [pc, #240]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	4a3b      	ldr	r2, [pc, #236]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005104:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 8087 	beq.w	800521e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005110:	4b36      	ldr	r3, [pc, #216]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f003 030c 	and.w	r3, r3, #12
 8005118:	2b08      	cmp	r3, #8
 800511a:	d061      	beq.n	80051e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	2b02      	cmp	r3, #2
 8005122:	d146      	bne.n	80051b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005124:	4b33      	ldr	r3, [pc, #204]	@ (80051f4 <HAL_RCC_OscConfig+0x4cc>)
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800512a:	f7fc ff65 	bl	8001ff8 <HAL_GetTick>
 800512e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005130:	e008      	b.n	8005144 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005132:	f7fc ff61 	bl	8001ff8 <HAL_GetTick>
 8005136:	4602      	mov	r2, r0
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	2b02      	cmp	r3, #2
 800513e:	d901      	bls.n	8005144 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e06d      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005144:	4b29      	ldr	r3, [pc, #164]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1f0      	bne.n	8005132 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005158:	d108      	bne.n	800516c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800515a:	4b24      	ldr	r3, [pc, #144]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	4921      	ldr	r1, [pc, #132]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005168:	4313      	orrs	r3, r2
 800516a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800516c:	4b1f      	ldr	r3, [pc, #124]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a19      	ldr	r1, [r3, #32]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517c:	430b      	orrs	r3, r1
 800517e:	491b      	ldr	r1, [pc, #108]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 8005180:	4313      	orrs	r3, r2
 8005182:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005184:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <HAL_RCC_OscConfig+0x4cc>)
 8005186:	2201      	movs	r2, #1
 8005188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800518a:	f7fc ff35 	bl	8001ff8 <HAL_GetTick>
 800518e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005192:	f7fc ff31 	bl	8001ff8 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e03d      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051a4:	4b11      	ldr	r3, [pc, #68]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f0      	beq.n	8005192 <HAL_RCC_OscConfig+0x46a>
 80051b0:	e035      	b.n	800521e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b2:	4b10      	ldr	r3, [pc, #64]	@ (80051f4 <HAL_RCC_OscConfig+0x4cc>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b8:	f7fc ff1e 	bl	8001ff8 <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c0:	f7fc ff1a 	bl	8001ff8 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e026      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <HAL_RCC_OscConfig+0x4c4>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1f0      	bne.n	80051c0 <HAL_RCC_OscConfig+0x498>
 80051de:	e01e      	b.n	800521e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d107      	bne.n	80051f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e019      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
 80051ec:	40021000 	.word	0x40021000
 80051f0:	40007000 	.word	0x40007000
 80051f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005228 <HAL_RCC_OscConfig+0x500>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	429a      	cmp	r2, r3
 800520a:	d106      	bne.n	800521a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005216:	429a      	cmp	r2, r3
 8005218:	d001      	beq.n	800521e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e000      	b.n	8005220 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	40021000 	.word	0x40021000

0800522c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e0d0      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005240:	4b6a      	ldr	r3, [pc, #424]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0307 	and.w	r3, r3, #7
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	429a      	cmp	r2, r3
 800524c:	d910      	bls.n	8005270 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800524e:	4b67      	ldr	r3, [pc, #412]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f023 0207 	bic.w	r2, r3, #7
 8005256:	4965      	ldr	r1, [pc, #404]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	4313      	orrs	r3, r2
 800525c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800525e:	4b63      	ldr	r3, [pc, #396]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0307 	and.w	r3, r3, #7
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d001      	beq.n	8005270 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e0b8      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d020      	beq.n	80052be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005288:	4b59      	ldr	r3, [pc, #356]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	4a58      	ldr	r2, [pc, #352]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 800528e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005292:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0308 	and.w	r3, r3, #8
 800529c:	2b00      	cmp	r3, #0
 800529e:	d005      	beq.n	80052ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052a0:	4b53      	ldr	r3, [pc, #332]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	4a52      	ldr	r2, [pc, #328]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052a6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80052aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052ac:	4b50      	ldr	r3, [pc, #320]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	494d      	ldr	r1, [pc, #308]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d040      	beq.n	800534c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d107      	bne.n	80052e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052d2:	4b47      	ldr	r3, [pc, #284]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d115      	bne.n	800530a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e07f      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d107      	bne.n	80052fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052ea:	4b41      	ldr	r3, [pc, #260]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d109      	bne.n	800530a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e073      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052fa:	4b3d      	ldr	r3, [pc, #244]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e06b      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800530a:	4b39      	ldr	r3, [pc, #228]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f023 0203 	bic.w	r2, r3, #3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	4936      	ldr	r1, [pc, #216]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 8005318:	4313      	orrs	r3, r2
 800531a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800531c:	f7fc fe6c 	bl	8001ff8 <HAL_GetTick>
 8005320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005322:	e00a      	b.n	800533a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005324:	f7fc fe68 	bl	8001ff8 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005332:	4293      	cmp	r3, r2
 8005334:	d901      	bls.n	800533a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e053      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800533a:	4b2d      	ldr	r3, [pc, #180]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 020c 	and.w	r2, r3, #12
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	429a      	cmp	r2, r3
 800534a:	d1eb      	bne.n	8005324 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800534c:	4b27      	ldr	r3, [pc, #156]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0307 	and.w	r3, r3, #7
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d210      	bcs.n	800537c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800535a:	4b24      	ldr	r3, [pc, #144]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f023 0207 	bic.w	r2, r3, #7
 8005362:	4922      	ldr	r1, [pc, #136]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	4313      	orrs	r3, r2
 8005368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	4b20      	ldr	r3, [pc, #128]	@ (80053ec <HAL_RCC_ClockConfig+0x1c0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e032      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	d008      	beq.n	800539a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005388:	4b19      	ldr	r3, [pc, #100]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4916      	ldr	r1, [pc, #88]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 8005396:	4313      	orrs	r3, r2
 8005398:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d009      	beq.n	80053ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053a6:	4b12      	ldr	r3, [pc, #72]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	490e      	ldr	r1, [pc, #56]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053ba:	f000 f821 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 80053be:	4602      	mov	r2, r0
 80053c0:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <HAL_RCC_ClockConfig+0x1c4>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	091b      	lsrs	r3, r3, #4
 80053c6:	f003 030f 	and.w	r3, r3, #15
 80053ca:	490a      	ldr	r1, [pc, #40]	@ (80053f4 <HAL_RCC_ClockConfig+0x1c8>)
 80053cc:	5ccb      	ldrb	r3, [r1, r3]
 80053ce:	fa22 f303 	lsr.w	r3, r2, r3
 80053d2:	4a09      	ldr	r2, [pc, #36]	@ (80053f8 <HAL_RCC_ClockConfig+0x1cc>)
 80053d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053d6:	4b09      	ldr	r3, [pc, #36]	@ (80053fc <HAL_RCC_ClockConfig+0x1d0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fc fdca 	bl	8001f74 <HAL_InitTick>

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40022000 	.word	0x40022000
 80053f0:	40021000 	.word	0x40021000
 80053f4:	08006540 	.word	0x08006540
 80053f8:	2000003c 	.word	0x2000003c
 80053fc:	20000040 	.word	0x20000040

08005400 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	2300      	movs	r3, #0
 800540c:	60bb      	str	r3, [r7, #8]
 800540e:	2300      	movs	r3, #0
 8005410:	617b      	str	r3, [r7, #20]
 8005412:	2300      	movs	r3, #0
 8005414:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800541a:	4b1e      	ldr	r3, [pc, #120]	@ (8005494 <HAL_RCC_GetSysClockFreq+0x94>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f003 030c 	and.w	r3, r3, #12
 8005426:	2b04      	cmp	r3, #4
 8005428:	d002      	beq.n	8005430 <HAL_RCC_GetSysClockFreq+0x30>
 800542a:	2b08      	cmp	r3, #8
 800542c:	d003      	beq.n	8005436 <HAL_RCC_GetSysClockFreq+0x36>
 800542e:	e027      	b.n	8005480 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005430:	4b19      	ldr	r3, [pc, #100]	@ (8005498 <HAL_RCC_GetSysClockFreq+0x98>)
 8005432:	613b      	str	r3, [r7, #16]
      break;
 8005434:	e027      	b.n	8005486 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	0c9b      	lsrs	r3, r3, #18
 800543a:	f003 030f 	and.w	r3, r3, #15
 800543e:	4a17      	ldr	r2, [pc, #92]	@ (800549c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005440:	5cd3      	ldrb	r3, [r2, r3]
 8005442:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d010      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800544e:	4b11      	ldr	r3, [pc, #68]	@ (8005494 <HAL_RCC_GetSysClockFreq+0x94>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	0c5b      	lsrs	r3, r3, #17
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	4a11      	ldr	r2, [pc, #68]	@ (80054a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800545a:	5cd3      	ldrb	r3, [r2, r3]
 800545c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a0d      	ldr	r2, [pc, #52]	@ (8005498 <HAL_RCC_GetSysClockFreq+0x98>)
 8005462:	fb03 f202 	mul.w	r2, r3, r2
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	fbb2 f3f3 	udiv	r3, r2, r3
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	e004      	b.n	800547a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a0c      	ldr	r2, [pc, #48]	@ (80054a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005474:	fb02 f303 	mul.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	613b      	str	r3, [r7, #16]
      break;
 800547e:	e002      	b.n	8005486 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005480:	4b05      	ldr	r3, [pc, #20]	@ (8005498 <HAL_RCC_GetSysClockFreq+0x98>)
 8005482:	613b      	str	r3, [r7, #16]
      break;
 8005484:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005486:	693b      	ldr	r3, [r7, #16]
}
 8005488:	4618      	mov	r0, r3
 800548a:	371c      	adds	r7, #28
 800548c:	46bd      	mov	sp, r7
 800548e:	bc80      	pop	{r7}
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	40021000 	.word	0x40021000
 8005498:	007a1200 	.word	0x007a1200
 800549c:	08006558 	.word	0x08006558
 80054a0:	08006568 	.word	0x08006568
 80054a4:	003d0900 	.word	0x003d0900

080054a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054ac:	4b02      	ldr	r3, [pc, #8]	@ (80054b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80054ae:	681b      	ldr	r3, [r3, #0]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr
 80054b8:	2000003c 	.word	0x2000003c

080054bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054c0:	f7ff fff2 	bl	80054a8 <HAL_RCC_GetHCLKFreq>
 80054c4:	4602      	mov	r2, r0
 80054c6:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	0a1b      	lsrs	r3, r3, #8
 80054cc:	f003 0307 	and.w	r3, r3, #7
 80054d0:	4903      	ldr	r1, [pc, #12]	@ (80054e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054d2:	5ccb      	ldrb	r3, [r1, r3]
 80054d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054d8:	4618      	mov	r0, r3
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40021000 	.word	0x40021000
 80054e0:	08006550 	.word	0x08006550

080054e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054e8:	f7ff ffde 	bl	80054a8 <HAL_RCC_GetHCLKFreq>
 80054ec:	4602      	mov	r2, r0
 80054ee:	4b05      	ldr	r3, [pc, #20]	@ (8005504 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	0adb      	lsrs	r3, r3, #11
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	4903      	ldr	r1, [pc, #12]	@ (8005508 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054fa:	5ccb      	ldrb	r3, [r1, r3]
 80054fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005500:	4618      	mov	r0, r3
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40021000 	.word	0x40021000
 8005508:	08006550 	.word	0x08006550

0800550c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005514:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <RCC_Delay+0x34>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a0a      	ldr	r2, [pc, #40]	@ (8005544 <RCC_Delay+0x38>)
 800551a:	fba2 2303 	umull	r2, r3, r2, r3
 800551e:	0a5b      	lsrs	r3, r3, #9
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	fb02 f303 	mul.w	r3, r2, r3
 8005526:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005528:	bf00      	nop
  }
  while (Delay --);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	1e5a      	subs	r2, r3, #1
 800552e:	60fa      	str	r2, [r7, #12]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1f9      	bne.n	8005528 <RCC_Delay+0x1c>
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr
 8005540:	2000003c 	.word	0x2000003c
 8005544:	10624dd3 	.word	0x10624dd3

08005548 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e076      	b.n	8005648 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	2b00      	cmp	r3, #0
 8005560:	d108      	bne.n	8005574 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800556a:	d009      	beq.n	8005580 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	61da      	str	r2, [r3, #28]
 8005572:	e005      	b.n	8005580 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d106      	bne.n	80055a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f7fc fa72 	bl	8001a84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	431a      	orrs	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f0:	431a      	orrs	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055fa:	431a      	orrs	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005604:	ea42 0103 	orr.w	r1, r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	0c1a      	lsrs	r2, r3, #16
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f002 0204 	and.w	r2, r2, #4
 8005626:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69da      	ldr	r2, [r3, #28]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005636:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b088      	sub	sp, #32
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	099b      	lsrs	r3, r3, #6
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10f      	bne.n	8005694 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	099b      	lsrs	r3, r3, #6
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d004      	beq.n	8005694 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	4798      	blx	r3
    return;
 8005692:	e0be      	b.n	8005812 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	085b      	lsrs	r3, r3, #1
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <HAL_SPI_IRQHandler+0x66>
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	09db      	lsrs	r3, r3, #7
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d004      	beq.n	80056b6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	4798      	blx	r3
    return;
 80056b4:	e0ad      	b.n	8005812 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	095b      	lsrs	r3, r3, #5
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_SPI_IRQHandler+0x80>
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	099b      	lsrs	r3, r3, #6
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 80a1 	beq.w	8005812 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	095b      	lsrs	r3, r3, #5
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 809a 	beq.w	8005812 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	099b      	lsrs	r3, r3, #6
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d023      	beq.n	8005732 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b03      	cmp	r3, #3
 80056f4:	d011      	beq.n	800571a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fa:	f043 0204 	orr.w	r2, r3, #4
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005702:	2300      	movs	r3, #0
 8005704:	617b      	str	r3, [r7, #20]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	617b      	str	r3, [r7, #20]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	e00b      	b.n	8005732 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800571a:	2300      	movs	r3, #0
 800571c:	613b      	str	r3, [r7, #16]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	613b      	str	r3, [r7, #16]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	613b      	str	r3, [r7, #16]
 800572e:	693b      	ldr	r3, [r7, #16]
        return;
 8005730:	e06f      	b.n	8005812 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	095b      	lsrs	r3, r3, #5
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d014      	beq.n	8005768 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005742:	f043 0201 	orr.w	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	60fb      	str	r3, [r7, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800576c:	2b00      	cmp	r3, #0
 800576e:	d04f      	beq.n	8005810 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800577e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d104      	bne.n	800579c <HAL_SPI_IRQHandler+0x14c>
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d034      	beq.n	8005806 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f022 0203 	bic.w	r2, r2, #3
 80057aa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d011      	beq.n	80057d8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b8:	4a17      	ldr	r2, [pc, #92]	@ (8005818 <HAL_SPI_IRQHandler+0x1c8>)
 80057ba:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7fc fdaf 	bl	8002324 <HAL_DMA_Abort_IT>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d005      	beq.n	80057d8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d016      	beq.n	800580e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005818 <HAL_SPI_IRQHandler+0x1c8>)
 80057e6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7fc fd99 	bl	8002324 <HAL_DMA_Abort_IT>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005804:	e003      	b.n	800580e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f808 	bl	800581c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800580c:	e000      	b.n	8005810 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800580e:	bf00      	nop
    return;
 8005810:	bf00      	nop
  }
}
 8005812:	3720      	adds	r7, #32
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	0800582f 	.word	0x0800582f

0800581c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b084      	sub	sp, #16
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff ffe7 	bl	800581c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800584e:	bf00      	nop
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b082      	sub	sp, #8
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d101      	bne.n	8005868 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e041      	b.n	80058ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d106      	bne.n	8005882 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7fc faaf 	bl	8001de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2202      	movs	r2, #2
 8005886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	3304      	adds	r3, #4
 8005892:	4619      	mov	r1, r3
 8005894:	4610      	mov	r0, r2
 8005896:	f000 fa5b 	bl	8005d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b01      	cmp	r3, #1
 8005906:	d001      	beq.n	800590c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e03a      	b.n	8005982 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2202      	movs	r2, #2
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a18      	ldr	r2, [pc, #96]	@ (800598c <HAL_TIM_Base_Start_IT+0x98>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d00e      	beq.n	800594c <HAL_TIM_Base_Start_IT+0x58>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005936:	d009      	beq.n	800594c <HAL_TIM_Base_Start_IT+0x58>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a14      	ldr	r2, [pc, #80]	@ (8005990 <HAL_TIM_Base_Start_IT+0x9c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d004      	beq.n	800594c <HAL_TIM_Base_Start_IT+0x58>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a13      	ldr	r2, [pc, #76]	@ (8005994 <HAL_TIM_Base_Start_IT+0xa0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d111      	bne.n	8005970 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b06      	cmp	r3, #6
 800595c:	d010      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0201 	orr.w	r2, r2, #1
 800596c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596e:	e007      	b.n	8005980 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0201 	orr.w	r2, r2, #1
 800597e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	bc80      	pop	{r7}
 800598a:	4770      	bx	lr
 800598c:	40012c00 	.word	0x40012c00
 8005990:	40000400 	.word	0x40000400
 8005994:	40000800 	.word	0x40000800

08005998 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d020      	beq.n	80059fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d01b      	beq.n	80059fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f06f 0202 	mvn.w	r2, #2
 80059cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	f003 0303 	and.w	r3, r3, #3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f998 	bl	8005d18 <HAL_TIM_IC_CaptureCallback>
 80059e8:	e005      	b.n	80059f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f98b 	bl	8005d06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f99a 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d020      	beq.n	8005a48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d01b      	beq.n	8005a48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0204 	mvn.w	r2, #4
 8005a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f972 	bl	8005d18 <HAL_TIM_IC_CaptureCallback>
 8005a34:	e005      	b.n	8005a42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f965 	bl	8005d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 f974 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d020      	beq.n	8005a94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01b      	beq.n	8005a94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0208 	mvn.w	r2, #8
 8005a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2204      	movs	r2, #4
 8005a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f003 0303 	and.w	r3, r3, #3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f94c 	bl	8005d18 <HAL_TIM_IC_CaptureCallback>
 8005a80:	e005      	b.n	8005a8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f93f 	bl	8005d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f94e 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d020      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01b      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0210 	mvn.w	r2, #16
 8005ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2208      	movs	r2, #8
 8005ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f926 	bl	8005d18 <HAL_TIM_IC_CaptureCallback>
 8005acc:	e005      	b.n	8005ada <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f919 	bl	8005d06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f928 	bl	8005d2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00c      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d007      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f06f 0201 	mvn.w	r2, #1
 8005afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb fc81 	bl	8001406 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d007      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fa7f 	bl	8006026 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00c      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d007      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f8f8 	bl	8005d3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00c      	beq.n	8005b70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 0320 	and.w	r3, r3, #32
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d007      	beq.n	8005b70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f06f 0220 	mvn.w	r2, #32
 8005b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 fa52 	bl	8006014 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_TIM_ConfigClockSource+0x1c>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e0b4      	b.n	8005cfe <HAL_TIM_ConfigClockSource+0x186>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005bb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bcc:	d03e      	beq.n	8005c4c <HAL_TIM_ConfigClockSource+0xd4>
 8005bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bd2:	f200 8087 	bhi.w	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bda:	f000 8086 	beq.w	8005cea <HAL_TIM_ConfigClockSource+0x172>
 8005bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005be2:	d87f      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b70      	cmp	r3, #112	@ 0x70
 8005be6:	d01a      	beq.n	8005c1e <HAL_TIM_ConfigClockSource+0xa6>
 8005be8:	2b70      	cmp	r3, #112	@ 0x70
 8005bea:	d87b      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bec:	2b60      	cmp	r3, #96	@ 0x60
 8005bee:	d050      	beq.n	8005c92 <HAL_TIM_ConfigClockSource+0x11a>
 8005bf0:	2b60      	cmp	r3, #96	@ 0x60
 8005bf2:	d877      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bf4:	2b50      	cmp	r3, #80	@ 0x50
 8005bf6:	d03c      	beq.n	8005c72 <HAL_TIM_ConfigClockSource+0xfa>
 8005bf8:	2b50      	cmp	r3, #80	@ 0x50
 8005bfa:	d873      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bfc:	2b40      	cmp	r3, #64	@ 0x40
 8005bfe:	d058      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x13a>
 8005c00:	2b40      	cmp	r3, #64	@ 0x40
 8005c02:	d86f      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005c04:	2b30      	cmp	r3, #48	@ 0x30
 8005c06:	d064      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005c08:	2b30      	cmp	r3, #48	@ 0x30
 8005c0a:	d86b      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005c0c:	2b20      	cmp	r3, #32
 8005c0e:	d060      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005c10:	2b20      	cmp	r3, #32
 8005c12:	d867      	bhi.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d05c      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005c18:	2b10      	cmp	r3, #16
 8005c1a:	d05a      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005c1c:	e062      	b.n	8005ce4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c2e:	f000 f974 	bl	8005f1a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	609a      	str	r2, [r3, #8]
      break;
 8005c4a:	e04f      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c5c:	f000 f95d 	bl	8005f1a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c6e:	609a      	str	r2, [r3, #8]
      break;
 8005c70:	e03c      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f000 f8d4 	bl	8005e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2150      	movs	r1, #80	@ 0x50
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 f92b 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 8005c90:	e02c      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f000 f8f2 	bl	8005e88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2160      	movs	r1, #96	@ 0x60
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 f91b 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 8005cb0:	e01c      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f000 f8b4 	bl	8005e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2140      	movs	r1, #64	@ 0x40
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f90b 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 8005cd0:	e00c      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4610      	mov	r0, r2
 8005cde:	f000 f902 	bl	8005ee6 <TIM_ITRx_SetConfig>
      break;
 8005ce2:	e003      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ce8:	e000      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr

08005d18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr

08005d2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b083      	sub	sp, #12
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d32:	bf00      	nop
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr

08005d3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bc80      	pop	{r7}
 8005d4c:	4770      	bx	lr
	...

08005d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a2f      	ldr	r2, [pc, #188]	@ (8005e20 <TIM_Base_SetConfig+0xd0>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d00b      	beq.n	8005d80 <TIM_Base_SetConfig+0x30>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6e:	d007      	beq.n	8005d80 <TIM_Base_SetConfig+0x30>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a2c      	ldr	r2, [pc, #176]	@ (8005e24 <TIM_Base_SetConfig+0xd4>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d003      	beq.n	8005d80 <TIM_Base_SetConfig+0x30>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e28 <TIM_Base_SetConfig+0xd8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d108      	bne.n	8005d92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a22      	ldr	r2, [pc, #136]	@ (8005e20 <TIM_Base_SetConfig+0xd0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d00b      	beq.n	8005db2 <TIM_Base_SetConfig+0x62>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da0:	d007      	beq.n	8005db2 <TIM_Base_SetConfig+0x62>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a1f      	ldr	r2, [pc, #124]	@ (8005e24 <TIM_Base_SetConfig+0xd4>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d003      	beq.n	8005db2 <TIM_Base_SetConfig+0x62>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <TIM_Base_SetConfig+0xd8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d108      	bne.n	8005dc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a0d      	ldr	r2, [pc, #52]	@ (8005e20 <TIM_Base_SetConfig+0xd0>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d103      	bne.n	8005df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	691a      	ldr	r2, [r3, #16]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d005      	beq.n	8005e16 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	f023 0201 	bic.w	r2, r3, #1
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	611a      	str	r2, [r3, #16]
  }
}
 8005e16:	bf00      	nop
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr
 8005e20:	40012c00 	.word	0x40012c00
 8005e24:	40000400 	.word	0x40000400
 8005e28:	40000800 	.word	0x40000800

08005e2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	f023 0201 	bic.w	r2, r3, #1
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f023 030a 	bic.w	r3, r3, #10
 8005e68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	621a      	str	r2, [r3, #32]
}
 8005e7e:	bf00      	nop
 8005e80:	371c      	adds	r7, #28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bc80      	pop	{r7}
 8005e86:	4770      	bx	lr

08005e88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	f023 0210 	bic.w	r2, r3, #16
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005eb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	031b      	lsls	r3, r3, #12
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ec4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	011b      	lsls	r3, r3, #4
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	621a      	str	r2, [r3, #32]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bc80      	pop	{r7}
 8005ee4:	4770      	bx	lr

08005ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b085      	sub	sp, #20
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
 8005eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	f043 0307 	orr.w	r3, r3, #7
 8005f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	609a      	str	r2, [r3, #8]
}
 8005f10:	bf00      	nop
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bc80      	pop	{r7}
 8005f18:	4770      	bx	lr

08005f1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b087      	sub	sp, #28
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	60f8      	str	r0, [r7, #12]
 8005f22:	60b9      	str	r1, [r7, #8]
 8005f24:	607a      	str	r2, [r7, #4]
 8005f26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	021a      	lsls	r2, r3, #8
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	609a      	str	r2, [r3, #8]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e046      	b.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a16      	ldr	r2, [pc, #88]	@ (8006008 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d00e      	beq.n	8005fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fbc:	d009      	beq.n	8005fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a12      	ldr	r2, [pc, #72]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d004      	beq.n	8005fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a10      	ldr	r2, [pc, #64]	@ (8006010 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d10c      	bne.n	8005fec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	bc80      	pop	{r7}
 8006006:	4770      	bx	lr
 8006008:	40012c00 	.word	0x40012c00
 800600c:	40000400 	.word	0x40000400
 8006010:	40000800 	.word	0x40000800

08006014 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr

08006038 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e042      	b.n	80060d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d106      	bne.n	8006064 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7fb ff0e 	bl	8001e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2224      	movs	r2, #36	@ 0x24
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800607a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 f82b 	bl	80060d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	691a      	ldr	r2, [r3, #16]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006090:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	695a      	ldr	r2, [r3, #20]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68da      	ldr	r2, [r3, #12]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689a      	ldr	r2, [r3, #8]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	431a      	orrs	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	4313      	orrs	r3, r2
 8006106:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006112:	f023 030c 	bic.w	r3, r3, #12
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	68b9      	ldr	r1, [r7, #8]
 800611c:	430b      	orrs	r3, r1
 800611e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699a      	ldr	r2, [r3, #24]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a2c      	ldr	r2, [pc, #176]	@ (80061ec <UART_SetConfig+0x114>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d103      	bne.n	8006148 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006140:	f7ff f9d0 	bl	80054e4 <HAL_RCC_GetPCLK2Freq>
 8006144:	60f8      	str	r0, [r7, #12]
 8006146:	e002      	b.n	800614e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006148:	f7ff f9b8 	bl	80054bc <HAL_RCC_GetPCLK1Freq>
 800614c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	4613      	mov	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	009a      	lsls	r2, r3, #2
 8006158:	441a      	add	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	fbb2 f3f3 	udiv	r3, r2, r3
 8006164:	4a22      	ldr	r2, [pc, #136]	@ (80061f0 <UART_SetConfig+0x118>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	095b      	lsrs	r3, r3, #5
 800616c:	0119      	lsls	r1, r3, #4
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	4613      	mov	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	4413      	add	r3, r2
 8006176:	009a      	lsls	r2, r3, #2
 8006178:	441a      	add	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	fbb2 f2f3 	udiv	r2, r2, r3
 8006184:	4b1a      	ldr	r3, [pc, #104]	@ (80061f0 <UART_SetConfig+0x118>)
 8006186:	fba3 0302 	umull	r0, r3, r3, r2
 800618a:	095b      	lsrs	r3, r3, #5
 800618c:	2064      	movs	r0, #100	@ 0x64
 800618e:	fb00 f303 	mul.w	r3, r0, r3
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	3332      	adds	r3, #50	@ 0x32
 8006198:	4a15      	ldr	r2, [pc, #84]	@ (80061f0 <UART_SetConfig+0x118>)
 800619a:	fba2 2303 	umull	r2, r3, r2, r3
 800619e:	095b      	lsrs	r3, r3, #5
 80061a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061a4:	4419      	add	r1, r3
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	009a      	lsls	r2, r3, #2
 80061b0:	441a      	add	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80061bc:	4b0c      	ldr	r3, [pc, #48]	@ (80061f0 <UART_SetConfig+0x118>)
 80061be:	fba3 0302 	umull	r0, r3, r3, r2
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	2064      	movs	r0, #100	@ 0x64
 80061c6:	fb00 f303 	mul.w	r3, r0, r3
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	011b      	lsls	r3, r3, #4
 80061ce:	3332      	adds	r3, #50	@ 0x32
 80061d0:	4a07      	ldr	r2, [pc, #28]	@ (80061f0 <UART_SetConfig+0x118>)
 80061d2:	fba2 2303 	umull	r2, r3, r2, r3
 80061d6:	095b      	lsrs	r3, r3, #5
 80061d8:	f003 020f 	and.w	r2, r3, #15
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	440a      	add	r2, r1
 80061e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80061e4:	bf00      	nop
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	40013800 	.word	0x40013800
 80061f0:	51eb851f 	.word	0x51eb851f

080061f4 <malloc>:
 80061f4:	4b02      	ldr	r3, [pc, #8]	@ (8006200 <malloc+0xc>)
 80061f6:	4601      	mov	r1, r0
 80061f8:	6818      	ldr	r0, [r3, #0]
 80061fa:	f000 b82d 	b.w	8006258 <_malloc_r>
 80061fe:	bf00      	nop
 8006200:	20000048 	.word	0x20000048

08006204 <free>:
 8006204:	4b02      	ldr	r3, [pc, #8]	@ (8006210 <free+0xc>)
 8006206:	4601      	mov	r1, r0
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	f000 b8f5 	b.w	80063f8 <_free_r>
 800620e:	bf00      	nop
 8006210:	20000048 	.word	0x20000048

08006214 <sbrk_aligned>:
 8006214:	b570      	push	{r4, r5, r6, lr}
 8006216:	4e0f      	ldr	r6, [pc, #60]	@ (8006254 <sbrk_aligned+0x40>)
 8006218:	460c      	mov	r4, r1
 800621a:	6831      	ldr	r1, [r6, #0]
 800621c:	4605      	mov	r5, r0
 800621e:	b911      	cbnz	r1, 8006226 <sbrk_aligned+0x12>
 8006220:	f000 f8ae 	bl	8006380 <_sbrk_r>
 8006224:	6030      	str	r0, [r6, #0]
 8006226:	4621      	mov	r1, r4
 8006228:	4628      	mov	r0, r5
 800622a:	f000 f8a9 	bl	8006380 <_sbrk_r>
 800622e:	1c43      	adds	r3, r0, #1
 8006230:	d103      	bne.n	800623a <sbrk_aligned+0x26>
 8006232:	f04f 34ff 	mov.w	r4, #4294967295
 8006236:	4620      	mov	r0, r4
 8006238:	bd70      	pop	{r4, r5, r6, pc}
 800623a:	1cc4      	adds	r4, r0, #3
 800623c:	f024 0403 	bic.w	r4, r4, #3
 8006240:	42a0      	cmp	r0, r4
 8006242:	d0f8      	beq.n	8006236 <sbrk_aligned+0x22>
 8006244:	1a21      	subs	r1, r4, r0
 8006246:	4628      	mov	r0, r5
 8006248:	f000 f89a 	bl	8006380 <_sbrk_r>
 800624c:	3001      	adds	r0, #1
 800624e:	d1f2      	bne.n	8006236 <sbrk_aligned+0x22>
 8006250:	e7ef      	b.n	8006232 <sbrk_aligned+0x1e>
 8006252:	bf00      	nop
 8006254:	200002a0 	.word	0x200002a0

08006258 <_malloc_r>:
 8006258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800625c:	1ccd      	adds	r5, r1, #3
 800625e:	f025 0503 	bic.w	r5, r5, #3
 8006262:	3508      	adds	r5, #8
 8006264:	2d0c      	cmp	r5, #12
 8006266:	bf38      	it	cc
 8006268:	250c      	movcc	r5, #12
 800626a:	2d00      	cmp	r5, #0
 800626c:	4606      	mov	r6, r0
 800626e:	db01      	blt.n	8006274 <_malloc_r+0x1c>
 8006270:	42a9      	cmp	r1, r5
 8006272:	d904      	bls.n	800627e <_malloc_r+0x26>
 8006274:	230c      	movs	r3, #12
 8006276:	6033      	str	r3, [r6, #0]
 8006278:	2000      	movs	r0, #0
 800627a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800627e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006354 <_malloc_r+0xfc>
 8006282:	f000 f869 	bl	8006358 <__malloc_lock>
 8006286:	f8d8 3000 	ldr.w	r3, [r8]
 800628a:	461c      	mov	r4, r3
 800628c:	bb44      	cbnz	r4, 80062e0 <_malloc_r+0x88>
 800628e:	4629      	mov	r1, r5
 8006290:	4630      	mov	r0, r6
 8006292:	f7ff ffbf 	bl	8006214 <sbrk_aligned>
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	4604      	mov	r4, r0
 800629a:	d158      	bne.n	800634e <_malloc_r+0xf6>
 800629c:	f8d8 4000 	ldr.w	r4, [r8]
 80062a0:	4627      	mov	r7, r4
 80062a2:	2f00      	cmp	r7, #0
 80062a4:	d143      	bne.n	800632e <_malloc_r+0xd6>
 80062a6:	2c00      	cmp	r4, #0
 80062a8:	d04b      	beq.n	8006342 <_malloc_r+0xea>
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	4639      	mov	r1, r7
 80062ae:	4630      	mov	r0, r6
 80062b0:	eb04 0903 	add.w	r9, r4, r3
 80062b4:	f000 f864 	bl	8006380 <_sbrk_r>
 80062b8:	4581      	cmp	r9, r0
 80062ba:	d142      	bne.n	8006342 <_malloc_r+0xea>
 80062bc:	6821      	ldr	r1, [r4, #0]
 80062be:	4630      	mov	r0, r6
 80062c0:	1a6d      	subs	r5, r5, r1
 80062c2:	4629      	mov	r1, r5
 80062c4:	f7ff ffa6 	bl	8006214 <sbrk_aligned>
 80062c8:	3001      	adds	r0, #1
 80062ca:	d03a      	beq.n	8006342 <_malloc_r+0xea>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	442b      	add	r3, r5
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	f8d8 3000 	ldr.w	r3, [r8]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	bb62      	cbnz	r2, 8006334 <_malloc_r+0xdc>
 80062da:	f8c8 7000 	str.w	r7, [r8]
 80062de:	e00f      	b.n	8006300 <_malloc_r+0xa8>
 80062e0:	6822      	ldr	r2, [r4, #0]
 80062e2:	1b52      	subs	r2, r2, r5
 80062e4:	d420      	bmi.n	8006328 <_malloc_r+0xd0>
 80062e6:	2a0b      	cmp	r2, #11
 80062e8:	d917      	bls.n	800631a <_malloc_r+0xc2>
 80062ea:	1961      	adds	r1, r4, r5
 80062ec:	42a3      	cmp	r3, r4
 80062ee:	6025      	str	r5, [r4, #0]
 80062f0:	bf18      	it	ne
 80062f2:	6059      	strne	r1, [r3, #4]
 80062f4:	6863      	ldr	r3, [r4, #4]
 80062f6:	bf08      	it	eq
 80062f8:	f8c8 1000 	streq.w	r1, [r8]
 80062fc:	5162      	str	r2, [r4, r5]
 80062fe:	604b      	str	r3, [r1, #4]
 8006300:	4630      	mov	r0, r6
 8006302:	f000 f82f 	bl	8006364 <__malloc_unlock>
 8006306:	f104 000b 	add.w	r0, r4, #11
 800630a:	1d23      	adds	r3, r4, #4
 800630c:	f020 0007 	bic.w	r0, r0, #7
 8006310:	1ac2      	subs	r2, r0, r3
 8006312:	bf1c      	itt	ne
 8006314:	1a1b      	subne	r3, r3, r0
 8006316:	50a3      	strne	r3, [r4, r2]
 8006318:	e7af      	b.n	800627a <_malloc_r+0x22>
 800631a:	6862      	ldr	r2, [r4, #4]
 800631c:	42a3      	cmp	r3, r4
 800631e:	bf0c      	ite	eq
 8006320:	f8c8 2000 	streq.w	r2, [r8]
 8006324:	605a      	strne	r2, [r3, #4]
 8006326:	e7eb      	b.n	8006300 <_malloc_r+0xa8>
 8006328:	4623      	mov	r3, r4
 800632a:	6864      	ldr	r4, [r4, #4]
 800632c:	e7ae      	b.n	800628c <_malloc_r+0x34>
 800632e:	463c      	mov	r4, r7
 8006330:	687f      	ldr	r7, [r7, #4]
 8006332:	e7b6      	b.n	80062a2 <_malloc_r+0x4a>
 8006334:	461a      	mov	r2, r3
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	42a3      	cmp	r3, r4
 800633a:	d1fb      	bne.n	8006334 <_malloc_r+0xdc>
 800633c:	2300      	movs	r3, #0
 800633e:	6053      	str	r3, [r2, #4]
 8006340:	e7de      	b.n	8006300 <_malloc_r+0xa8>
 8006342:	230c      	movs	r3, #12
 8006344:	4630      	mov	r0, r6
 8006346:	6033      	str	r3, [r6, #0]
 8006348:	f000 f80c 	bl	8006364 <__malloc_unlock>
 800634c:	e794      	b.n	8006278 <_malloc_r+0x20>
 800634e:	6005      	str	r5, [r0, #0]
 8006350:	e7d6      	b.n	8006300 <_malloc_r+0xa8>
 8006352:	bf00      	nop
 8006354:	200002a4 	.word	0x200002a4

08006358 <__malloc_lock>:
 8006358:	4801      	ldr	r0, [pc, #4]	@ (8006360 <__malloc_lock+0x8>)
 800635a:	f000 b84b 	b.w	80063f4 <__retarget_lock_acquire_recursive>
 800635e:	bf00      	nop
 8006360:	200003e4 	.word	0x200003e4

08006364 <__malloc_unlock>:
 8006364:	4801      	ldr	r0, [pc, #4]	@ (800636c <__malloc_unlock+0x8>)
 8006366:	f000 b846 	b.w	80063f6 <__retarget_lock_release_recursive>
 800636a:	bf00      	nop
 800636c:	200003e4 	.word	0x200003e4

08006370 <memset>:
 8006370:	4603      	mov	r3, r0
 8006372:	4402      	add	r2, r0
 8006374:	4293      	cmp	r3, r2
 8006376:	d100      	bne.n	800637a <memset+0xa>
 8006378:	4770      	bx	lr
 800637a:	f803 1b01 	strb.w	r1, [r3], #1
 800637e:	e7f9      	b.n	8006374 <memset+0x4>

08006380 <_sbrk_r>:
 8006380:	b538      	push	{r3, r4, r5, lr}
 8006382:	2300      	movs	r3, #0
 8006384:	4d05      	ldr	r5, [pc, #20]	@ (800639c <_sbrk_r+0x1c>)
 8006386:	4604      	mov	r4, r0
 8006388:	4608      	mov	r0, r1
 800638a:	602b      	str	r3, [r5, #0]
 800638c:	f7fb fc5c 	bl	8001c48 <_sbrk>
 8006390:	1c43      	adds	r3, r0, #1
 8006392:	d102      	bne.n	800639a <_sbrk_r+0x1a>
 8006394:	682b      	ldr	r3, [r5, #0]
 8006396:	b103      	cbz	r3, 800639a <_sbrk_r+0x1a>
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	bd38      	pop	{r3, r4, r5, pc}
 800639c:	200003e0 	.word	0x200003e0

080063a0 <__errno>:
 80063a0:	4b01      	ldr	r3, [pc, #4]	@ (80063a8 <__errno+0x8>)
 80063a2:	6818      	ldr	r0, [r3, #0]
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	20000048 	.word	0x20000048

080063ac <__libc_init_array>:
 80063ac:	b570      	push	{r4, r5, r6, lr}
 80063ae:	2600      	movs	r6, #0
 80063b0:	4d0c      	ldr	r5, [pc, #48]	@ (80063e4 <__libc_init_array+0x38>)
 80063b2:	4c0d      	ldr	r4, [pc, #52]	@ (80063e8 <__libc_init_array+0x3c>)
 80063b4:	1b64      	subs	r4, r4, r5
 80063b6:	10a4      	asrs	r4, r4, #2
 80063b8:	42a6      	cmp	r6, r4
 80063ba:	d109      	bne.n	80063d0 <__libc_init_array+0x24>
 80063bc:	f000 f864 	bl	8006488 <_init>
 80063c0:	2600      	movs	r6, #0
 80063c2:	4d0a      	ldr	r5, [pc, #40]	@ (80063ec <__libc_init_array+0x40>)
 80063c4:	4c0a      	ldr	r4, [pc, #40]	@ (80063f0 <__libc_init_array+0x44>)
 80063c6:	1b64      	subs	r4, r4, r5
 80063c8:	10a4      	asrs	r4, r4, #2
 80063ca:	42a6      	cmp	r6, r4
 80063cc:	d105      	bne.n	80063da <__libc_init_array+0x2e>
 80063ce:	bd70      	pop	{r4, r5, r6, pc}
 80063d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063d4:	4798      	blx	r3
 80063d6:	3601      	adds	r6, #1
 80063d8:	e7ee      	b.n	80063b8 <__libc_init_array+0xc>
 80063da:	f855 3b04 	ldr.w	r3, [r5], #4
 80063de:	4798      	blx	r3
 80063e0:	3601      	adds	r6, #1
 80063e2:	e7f2      	b.n	80063ca <__libc_init_array+0x1e>
 80063e4:	0800656c 	.word	0x0800656c
 80063e8:	0800656c 	.word	0x0800656c
 80063ec:	0800656c 	.word	0x0800656c
 80063f0:	08006570 	.word	0x08006570

080063f4 <__retarget_lock_acquire_recursive>:
 80063f4:	4770      	bx	lr

080063f6 <__retarget_lock_release_recursive>:
 80063f6:	4770      	bx	lr

080063f8 <_free_r>:
 80063f8:	b538      	push	{r3, r4, r5, lr}
 80063fa:	4605      	mov	r5, r0
 80063fc:	2900      	cmp	r1, #0
 80063fe:	d040      	beq.n	8006482 <_free_r+0x8a>
 8006400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006404:	1f0c      	subs	r4, r1, #4
 8006406:	2b00      	cmp	r3, #0
 8006408:	bfb8      	it	lt
 800640a:	18e4      	addlt	r4, r4, r3
 800640c:	f7ff ffa4 	bl	8006358 <__malloc_lock>
 8006410:	4a1c      	ldr	r2, [pc, #112]	@ (8006484 <_free_r+0x8c>)
 8006412:	6813      	ldr	r3, [r2, #0]
 8006414:	b933      	cbnz	r3, 8006424 <_free_r+0x2c>
 8006416:	6063      	str	r3, [r4, #4]
 8006418:	6014      	str	r4, [r2, #0]
 800641a:	4628      	mov	r0, r5
 800641c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006420:	f7ff bfa0 	b.w	8006364 <__malloc_unlock>
 8006424:	42a3      	cmp	r3, r4
 8006426:	d908      	bls.n	800643a <_free_r+0x42>
 8006428:	6820      	ldr	r0, [r4, #0]
 800642a:	1821      	adds	r1, r4, r0
 800642c:	428b      	cmp	r3, r1
 800642e:	bf01      	itttt	eq
 8006430:	6819      	ldreq	r1, [r3, #0]
 8006432:	685b      	ldreq	r3, [r3, #4]
 8006434:	1809      	addeq	r1, r1, r0
 8006436:	6021      	streq	r1, [r4, #0]
 8006438:	e7ed      	b.n	8006416 <_free_r+0x1e>
 800643a:	461a      	mov	r2, r3
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	b10b      	cbz	r3, 8006444 <_free_r+0x4c>
 8006440:	42a3      	cmp	r3, r4
 8006442:	d9fa      	bls.n	800643a <_free_r+0x42>
 8006444:	6811      	ldr	r1, [r2, #0]
 8006446:	1850      	adds	r0, r2, r1
 8006448:	42a0      	cmp	r0, r4
 800644a:	d10b      	bne.n	8006464 <_free_r+0x6c>
 800644c:	6820      	ldr	r0, [r4, #0]
 800644e:	4401      	add	r1, r0
 8006450:	1850      	adds	r0, r2, r1
 8006452:	4283      	cmp	r3, r0
 8006454:	6011      	str	r1, [r2, #0]
 8006456:	d1e0      	bne.n	800641a <_free_r+0x22>
 8006458:	6818      	ldr	r0, [r3, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	4408      	add	r0, r1
 800645e:	6010      	str	r0, [r2, #0]
 8006460:	6053      	str	r3, [r2, #4]
 8006462:	e7da      	b.n	800641a <_free_r+0x22>
 8006464:	d902      	bls.n	800646c <_free_r+0x74>
 8006466:	230c      	movs	r3, #12
 8006468:	602b      	str	r3, [r5, #0]
 800646a:	e7d6      	b.n	800641a <_free_r+0x22>
 800646c:	6820      	ldr	r0, [r4, #0]
 800646e:	1821      	adds	r1, r4, r0
 8006470:	428b      	cmp	r3, r1
 8006472:	bf01      	itttt	eq
 8006474:	6819      	ldreq	r1, [r3, #0]
 8006476:	685b      	ldreq	r3, [r3, #4]
 8006478:	1809      	addeq	r1, r1, r0
 800647a:	6021      	streq	r1, [r4, #0]
 800647c:	6063      	str	r3, [r4, #4]
 800647e:	6054      	str	r4, [r2, #4]
 8006480:	e7cb      	b.n	800641a <_free_r+0x22>
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	200002a4 	.word	0x200002a4

08006488 <_init>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	bf00      	nop
 800648c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648e:	bc08      	pop	{r3}
 8006490:	469e      	mov	lr, r3
 8006492:	4770      	bx	lr

08006494 <_fini>:
 8006494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006496:	bf00      	nop
 8006498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800649a:	bc08      	pop	{r3}
 800649c:	469e      	mov	lr, r3
 800649e:	4770      	bx	lr
