
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035036                       # Number of seconds simulated
sim_ticks                                 35036315397                       # Number of ticks simulated
final_tick                               563084776068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295118                       # Simulator instruction rate (inst/s)
host_op_rate                                   372671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3133549                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903048                       # Number of bytes of host memory used
host_seconds                                 11181.03                       # Real time elapsed on the host
sim_insts                                  3299724044                       # Number of instructions simulated
sim_ops                                    4166852347                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       637312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       587264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1516416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2746112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1383040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1383040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4979                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4588                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11847                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21454                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10805                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10805                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18190041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16761580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     43281264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78379018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51147                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             146134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39474471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39474471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39474471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18190041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16761580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     43281264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117853489                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84019942                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31094836                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25348165                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075259                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13135020                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12151052                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350593                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92087                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31111690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170859268                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31094836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501645                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37952785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11037409                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5124469                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15354257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1002486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83125539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.547115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45172754     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2513748      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4701828      5.66%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4660214      5.61%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905939      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304440      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1442495      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361648      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18062473     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83125539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370089                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32435907                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5067044                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462777                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223499                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8936304                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262926                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205009599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8936304                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34786749                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         986067                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       858902                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34290424                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3267085                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197725777                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1357156                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277621275                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922506610                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922506610                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105916706                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35241                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9101779                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18287216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9351103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117078                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3231255                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186381568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148467086                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293321                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63016001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192805062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83125539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786059                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28319655     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18113084     21.79%     55.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11981641     14.41%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846098      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8265900      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3992396      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3155083      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717108      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734574      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83125539                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925406     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175928     13.79%     86.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174686     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124186637     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994513      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360851      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7908179      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148467086                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767046                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276020                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381629052                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249431708                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145063167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149743106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463772                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7093781                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2260061                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8936304                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         510990                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89001                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186415385                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18287216                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9351103                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2450891                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146489168                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699941                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1977918                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21420445                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772108                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7720504                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743505                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145104738                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145063167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92462361                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265362228                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726533                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348438                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63286475                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100376                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74189235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27984020     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20856115     28.11%     65.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8666486     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323722      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4310406      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1742174      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1748667      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936493      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3621152      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74189235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3621152                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256983974                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381773896                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 894403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840199                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840199                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190194                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190194                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658051365                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201505934                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188313000                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84019942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31690584                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25856014                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2110777                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13277007                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12491195                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3274162                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93093                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32803590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172135197                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31690584                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15765357                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37322448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11023357                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4694406                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15968632                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83715609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46393161     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3050071      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4595358      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3178618      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2235572      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2178678      2.60%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1305623      1.56%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2807868      3.35%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17970660     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83715609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377179                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048742                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33746843                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4920631                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35633341                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       519899                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8894893                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5337961                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          602                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206134543                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8894893                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35622722                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         504690                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1696993                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34239214                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2757090                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200010561                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1156023                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       937336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280469994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931024733                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931024733                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172789688                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107680246                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36022                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17225                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8185995                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18347815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9393282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110878                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2791650                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186454206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148965614                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296494                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62150855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190099030                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83715609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29799128     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16794303     20.06%     55.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12121832     14.48%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8050802      9.62%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8122228      9.70%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3915640      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3464745      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       655789      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       791142      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83715609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812396     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162605     14.20%     85.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169709     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124606553     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881664      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17166      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14628776      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7831455      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148965614                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772979                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1144710                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007684                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383088037                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248639808                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144856769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150110324                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467999                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7119756                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2253099                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8894893                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         264970                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49514                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186488603                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       639038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18347815                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9393282                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1279772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435501                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146235731                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13678400                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2729879                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21317901                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20793472                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7639501                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740488                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144918746                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144856769                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93853255                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266649376                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724076                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100465470                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123838382                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62650384                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127794                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74820716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28476178     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21498071     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8120778     10.85%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4548723      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3846108      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1718314      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1649294      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1125180      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3838070      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74820716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100465470                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123838382                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18368236                       # Number of memory references committed
system.switch_cpus1.commit.loads             11228053                       # Number of loads committed
system.switch_cpus1.commit.membars              17166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17967736                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111486408                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561380                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3838070                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257471412                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381878161                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 304333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100465470                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123838382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100465470                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836307                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836307                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195734                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195734                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656763051                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201456317                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189505772                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84019942                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30623463                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25112613                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1993238                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13115876                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11959611                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3123580                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86389                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31672665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168286264                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30623463                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15083191                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36169358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10683205                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6414843                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15494265                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       798176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82914030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46744672     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3608352      4.35%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3157534      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3401498      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2986787      3.60%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1556484      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1016081      1.23%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2684674      3.24%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17757948     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82914030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364479                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.002932                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33307415                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6007801                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34413903                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       534126                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8650781                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5022369                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6405                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199591347                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50470                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8650781                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34960313                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2517431                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       850393                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33263918                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2671191                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192809556                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12722                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1657870                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       742106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          107                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    267798334                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    899150319                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    899150319                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166319290                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101479033                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34153                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18312                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7132577                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18994587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9907822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       240402                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3440705                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181771700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146087563                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       274657                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60268874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184189891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82914030                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29307403     35.35%     35.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17560448     21.18%     56.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11971707     14.44%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7561931      9.12%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7402069      8.93%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4393083      5.30%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3341830      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       731235      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       644324      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82914030                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1071610     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            39      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201853     13.21%     83.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       254479     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120199221     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1995335      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15841      0.01%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15566062     10.66%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8311104      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146087563                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738725                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1527981                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010459                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376891794                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242075761                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141998562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147615544                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       262246                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6932323                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          464                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2261847                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8650781                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1775927                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       159351                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181805842                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       314090                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18994587                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9907822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18300                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7378                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1221777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1112877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2334654                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143548385                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14626523                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2539178                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22707838                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20352187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8081315                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708504                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142144565                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141998562                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92646197                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258760430                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690058                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98835795                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120999198                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60809534                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2018921                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74263248                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171767                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29476924     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20210870     27.22%     66.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8272151     11.14%     78.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4240721      5.71%     83.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3657116      4.92%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1796151      2.42%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1981858      2.67%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       998160      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3629297      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74263248                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98835795                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120999198                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19708236                       # Number of memory references committed
system.switch_cpus2.commit.loads             12062261                       # Number of loads committed
system.switch_cpus2.commit.membars              15842                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17370618                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108866460                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2385957                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3629297                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252442683                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          372276426                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1105912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98835795                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120999198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98835795                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850096                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850096                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176337                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176337                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648126272                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194802465                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187171089                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31684                       # number of misc regfile writes
system.l2.replacements                          21455                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1463690                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54223                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.993896                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           667.882343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.513326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2387.168477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.558857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2200.261676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.505687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5880.813754                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6224.480379                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4561.602618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.472904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10808.739979                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.072851                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000444                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.067147                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.179468                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.189956                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139209                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.329857                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33877                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28627                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82733                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  145237                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41278                       # number of Writeback hits
system.l2.Writeback_hits::total                 41278                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28627                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82733                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145237                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33877                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28627                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82733                       # number of overall hits
system.l2.overall_hits::total                  145237                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4979                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4588                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11847                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21454                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11847                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21454                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4979                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4588                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11847                       # number of overall misses
system.l2.overall_misses::total                 21454                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       746621                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    278176420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       769747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    253235326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       480762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    644813313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1178222189                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       746621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    278176420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       769747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    253235326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       480762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    644813313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1178222189                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       746621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    278176420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       769747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    253235326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       480762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    644813313                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1178222189                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              166691                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41278                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41278                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33215                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166691                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33215                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166691                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.128140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.125259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128705                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.128140                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.125259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128705                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.128140                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.125259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128705                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53330.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55869.937739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48109.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55195.145161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48076.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54428.404913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54918.532162                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53330.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55869.937739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48109.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55195.145161                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48076.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54428.404913                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54918.532162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53330.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55869.937739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48109.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55195.145161                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48076.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54428.404913                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54918.532162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10805                       # number of writebacks
system.l2.writebacks::total                     10805                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4979                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11847                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21454                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21454                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       665467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    249467254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       675561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    226737648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       422844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    576549116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1054517890                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       665467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    249467254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       675561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    226737648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       422844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    576549116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1054517890                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       665467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    249467254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       675561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    226737648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       422844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    576549116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1054517890                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.128140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.125259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128705                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.128140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.125259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.128140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.125259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128705                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47533.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50103.887126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42222.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49419.714037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42284.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48666.254410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49152.507225                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47533.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50103.887126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42222.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49419.714037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42284.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48666.254410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49152.507225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47533.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50103.887126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42222.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49419.714037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42284.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48666.254410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49152.507225                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015361890                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193006.241901                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15354241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15354241                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15354241                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15354241                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15354241                       # number of overall hits
system.cpu0.icache.overall_hits::total       15354241                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1060767                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1060767                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1060767                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1060767                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1060767                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1060767                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15354257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15354257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15354257                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15354257                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15354257                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15354257                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66297.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66297.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66297.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66297.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66297.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66297.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       872048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       872048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       872048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       872048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       872048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       872048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 62289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 62289.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 62289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62289.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169193345                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.867892                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596667                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403333                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904674                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095326                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10451469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10451469                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17509246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17509246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17509246                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17509246                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101516                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101516                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101516                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101516                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3179847030                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3179847030                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3179847030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3179847030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3179847030                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3179847030                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610762                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610762                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009620                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009620                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005764                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005764                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005764                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31323.604456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31323.604456                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31323.604456                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31323.604456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31323.604456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31323.604456                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9344                       # number of writebacks
system.cpu0.dcache.writebacks::total             9344                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62660                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62660                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62660                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    533202428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    533202428                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    533202428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    533202428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    533202428                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    533202428                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13722.524912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13722.524912                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13722.524912                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13722.524912                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13722.524912                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13722.524912                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996052                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019370138                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206428.870130                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15968612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15968612                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15968612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15968612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15968612                       # number of overall hits
system.cpu1.icache.overall_hits::total       15968612                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1032896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1032896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1032896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1032896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1032896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1032896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15968632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15968632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15968632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15968632                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15968632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15968632                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51644.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51644.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51644.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51644.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51644.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51644.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       834559                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       834559                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       834559                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       834559                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       834559                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       834559                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52159.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52159.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52159.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52159.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52159.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52159.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33215                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164239842                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33471                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4906.929641                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.708654                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.291346                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901206                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098794                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10409163                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10409163                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7105850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7105850                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17191                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17515013                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17515013                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17515013                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17515013                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67864                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67864                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67864                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67864                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1806400283                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1806400283                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1806400283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1806400283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1806400283                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1806400283                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10477027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10477027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7105850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7105850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17582877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17582877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17582877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17582877                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006477                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003860                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26617.945936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26617.945936                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26617.945936                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26617.945936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26617.945936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26617.945936                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9752                       # number of writebacks
system.cpu1.dcache.writebacks::total             9752                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34649                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34649                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34649                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33215                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33215                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33215                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    510208865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    510208865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    510208865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    510208865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    510208865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    510208865                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15360.796779                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15360.796779                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15360.796779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15360.796779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15360.796779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15360.796779                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.992803                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012530815                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840965.118182                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.992803                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016014                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881399                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15494252                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15494252                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15494252                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15494252                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15494252                       # number of overall hits
system.cpu2.icache.overall_hits::total       15494252                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       614389                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       614389                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       614389                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       614389                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       614389                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       614389                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15494265                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15494265                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15494265                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15494265                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15494265                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15494265                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47260.692308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47260.692308                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47260.692308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47260.692308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47260.692308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47260.692308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       496432                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       496432                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       496432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       496432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       496432                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       496432                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49643.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49643.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49643.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49643.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49643.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49643.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94580                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191189112                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94836                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2015.997216                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.877454                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.122546                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917490                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082510                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11496274                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11496274                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7614147                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7614147                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17257                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17257                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19110421                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19110421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19110421                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19110421                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       352300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       352300                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       352345                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        352345                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       352345                       # number of overall misses
system.cpu2.dcache.overall_misses::total       352345                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9624495628                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9624495628                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1705204                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1705204                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9626200832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9626200832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9626200832                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9626200832                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11848574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11848574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7614192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7614192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19462766                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19462766                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19462766                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19462766                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029734                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029734                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018104                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018104                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018104                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018104                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27319.033858                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27319.033858                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37893.422222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37893.422222                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27320.384373                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27320.384373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27320.384373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27320.384373                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22182                       # number of writebacks
system.cpu2.dcache.writebacks::total            22182                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       257720                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       257720                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       257765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       257765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       257765                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       257765                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94580                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94580                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94580                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1420260511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1420260511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1420260511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1420260511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1420260511                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1420260511                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004860                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004860                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004860                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004860                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15016.499376                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15016.499376                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15016.499376                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15016.499376                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15016.499376                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15016.499376                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
