Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd0df24615c943a49e3b5f5d9e56ed40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal boton [F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sources_1/new/top.vhd:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
