

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 03 20:51:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fir128_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.61|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1153|  1537|  1154|  1538|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  1536|  9 ~ 12  |          -|          -|   128|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|       0|      0|
|Memory           |        1|      -|      37|     10|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     195|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      2|     232|    178|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |fir_mul_5s_32s_32_5_U0  |fir_mul_5s_32s_32_5  |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|   5|  10|   128|    5|     1|          640|
    |shift_reg_U  |fir_shift_reg  |        1|  32|   0|   128|   32|     1|         4096|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        1|  37|  10|   256|   37|     2|         4736|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_171_p2  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_119_p2    |     +    |      0|  0|   8|           8|           2|
    |tmp_1_fu_143_p2  |   icmp   |      0|  0|   3|           8|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  43|          48|          35|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_84          |  32|          2|   32|         64|
    |ap_NS_fsm           |   6|         14|    1|         14|
    |data1_reg_109       |  32|          2|   32|         64|
    |grp_fu_119_p0       |   8|          3|    8|         24|
    |i_reg_97            |   8|          2|    8|         16|
    |shift_reg_address0  |   7|          4|    7|         28|
    |shift_reg_d0        |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 125|         30|  120|        306|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_reg_84      |  32|   0|   32|          0|
    |ap_CS_fsm       |  13|   0|   13|          0|
    |c_load_reg_211  |   5|   0|    5|          0|
    |data1_reg_109   |  32|   0|   32|          0|
    |data_reg_200    |  32|   0|   32|          0|
    |i_cast_reg_182  |  32|   0|   32|          0|
    |i_reg_97        |   8|   0|    8|          0|
    |reg_126         |   8|   0|    8|          0|
    |tmp_1_reg_191   |   1|   0|    1|          0|
    |tmp_6_reg_221   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 195|   0|  195|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

