<stg><name>conv</name>


<trans_list>

<trans id="390" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="9" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="15" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="16" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="22" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="34" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="35" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu

]]></Node>
<StgValue><ssdm name="relu_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY

]]></Node>
<StgValue><ssdm name="mapSizeY_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX

]]></Node>
<StgValue><ssdm name="mapSizeX_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize

]]></Node>
<StgValue><ssdm name="kernelSize_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN

]]></Node>
<StgValue><ssdm name="kernelN_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %filterN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filterN

]]></Node>
<StgValue><ssdm name="filterN_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32">
<![CDATA[
:7 %empty = trunc i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32">
<![CDATA[
:8 %empty_23 = trunc i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
:9 %empty_24 = trunc i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
:10 %empty_25 = trunc i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
:11 %empty_26 = trunc i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
:12 %empty_27 = trunc i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
:13 %empty_28 = trunc i32 %mapSizeY_read

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty_14, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty_14, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filterN

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filterN, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_16, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:38 %filter_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="filter_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:39 %featureMap_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="featureMap_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
:40 %empty_29 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="41">
<![CDATA[
:41 %tmp_data_V_3 = extractvalue i41 %empty_29

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %store_ln48 = store i32 0, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:43 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %f = phi i32 0, void, i32 %f_5, void

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %f, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2 %icmp_ln48 = icmp_slt  i27 %tmp_1, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln48 = br i1 %icmp_ln48, void %.preheader.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln72 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %n = phi i32 0, void, i32 %n_3, void

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %f_1 = phi i32 %f, void, i32 %f_2, void

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln50 = icmp_slt  i32 %n, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln50 = br i1 %icmp_ln50, void, void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln52 = br void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %f_5 = add i32 %f_1, i32 1

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_2 = phi i32 0, void, i32 %y_7, void

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %n_1 = phi i32 %n, void, i32 %n_2, void

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %f_2 = phi i32 %f_1, void, i32 %f_3, void

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln52 = icmp_slt  i32 %y_2, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln52 = br i1 %icmp_ln52, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_3 = add i32 %n_1, i32 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln50 = br void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x_1 = phi i32 0, void, i32 %x_10, void %._crit_edge

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %y_1 = phi i32 %y_2, void, i32 %y_4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %n_2 = phi i32 %n_1, void, i32 %n_4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %f_3 = phi i32 %f_2, void, i32 %f_4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln54 = icmp_slt  i32 %x_1, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln54 = br i1 %icmp_ln54, void, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln57"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln57 = icmp_slt  i32 %f_3, i32 %filterN_read

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln57 = br i1 %icmp_ln57, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln58 = icmp_slt  i32 %n_2, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln58 = br i1 %icmp_ln58, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59 = icmp_slt  i32 %y_1, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln59 = br i1 %icmp_ln59, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln60 = icmp_slt  i32 %x_1, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln60 = br i1 %icmp_ln60, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:1 %empty_30 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="41">
<![CDATA[
:2 %tmp_data_V_1 = extractvalue i41 %empty_30

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %count_1 = add i32 %count_load, i32 1

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
:4 %zext_ln63 = zext i32 %count_load

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %filter_V_addr = getelementptr i32 %filter_V, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="filter_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:6 %store_ln63 = store i32 %tmp_data_V_1, i7 %filter_V_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln63 = store i32 %count_1, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge:0 %x_4 = phi i32 %x_1, void, i32 %x_1, void, i32 %x_1, void, i32 %x_1, void, i32 3, void

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge:1 %y_4 = phi i32 %y_1, void, i32 %y_1, void, i32 %y_1, void, i32 3, void, i32 %y_1, void

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge:2 %n_4 = phi i32 %n_2, void, i32 %n_2, void, i32 10, void, i32 %n_2, void, i32 %n_2, void

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge:3 %f_4 = phi i32 %f_3, void, i32 32, void, i32 %f_3, void, i32 %f_3, void, i32 %f_3, void

]]></Node>
<StgValue><ssdm name="f_4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4 %x_10 = add i32 %x_4, i32 1

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:5 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %y_7 = add i32 %y_1, i32 1

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln52 = br void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %y = phi i2 %y_5, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %y_5 = add i2 %y, i2 1

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2 %icmp_ln72 = icmp_eq  i2 %y, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3 %br_ln72 = br i1 %icmp_ln72, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="2">
<![CDATA[
.split:0 %zext_ln72 = zext i2 %y

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln74 = br void

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
:0 %accum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %sub_ln90 = sub i16 %empty_28, i16 %empty_27

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %outMapYSize = add i16 %sub_ln90, i16 1

]]></Node>
<StgValue><ssdm name="outMapYSize"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %sub_ln91 = sub i16 %empty_26, i16 %empty_27

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %outMapXSize = add i16 %sub_ln91, i16 1

]]></Node>
<StgValue><ssdm name="outMapXSize"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
:5 %conv50 = sext i16 %outMapYSize

]]></Node>
<StgValue><ssdm name="conv50"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="16">
<![CDATA[
:6 %outMapYSize_cast = sext i16 %outMapYSize

]]></Node>
<StgValue><ssdm name="outMapYSize_cast"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
:7 %conv63 = sext i16 %outMapXSize

]]></Node>
<StgValue><ssdm name="conv63"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="16">
<![CDATA[
:8 %outMapXSize_cast = sext i16 %outMapXSize

]]></Node>
<StgValue><ssdm name="outMapXSize_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %sub86 = add i32 %kernelSize_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub86"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:10 %accum_V_6 = sext i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="accum_V_6"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11 %sub91 = add i17 %outMapYSize_cast, i17 131071

]]></Node>
<StgValue><ssdm name="sub91"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="17">
<![CDATA[
:12 %sub91_cast = sext i17 %sub91

]]></Node>
<StgValue><ssdm name="sub91_cast"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %sub105 = add i32 %kernelN_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub105"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:14 %sub120 = add i17 %outMapXSize_cast, i17 131071

]]></Node>
<StgValue><ssdm name="sub120"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="17">
<![CDATA[
:15 %sext_ln93 = sext i17 %sub120

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln93 = br void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x = phi i32 0, void %.split, i32 %x_5, void

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %icmp_ln74 = icmp_slt  i22 %tmp_3, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln74 = br i1 %icmp_ln74, void, void

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln76"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x_3 = phi i32 %x, void, i32 %x_8, void %._crit_edge12

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %n_5 = phi i32 0, void, i32 %n_7, void %._crit_edge12

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln76 = icmp_slt  i32 %n_5, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln76 = br i1 %icmp_ln76, void, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="32">
<![CDATA[
:1 %trunc_ln76_1 = trunc i32 %n_5

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln79 = icmp_slt  i32 %x_3, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln79 = br i1 %icmp_ln79, void %._crit_edge12, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln80 = icmp_slt  i32 %n_5, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln80 = br i1 %icmp_ln80, void %._crit_edge12, void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty_31 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="41">
<![CDATA[
:1 %tmp_data_V = extractvalue i41 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %mul_ln83 = mul i11 %trunc_ln76_1, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln0 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge12:0 %x_8 = phi i32 %x_3, void, i32 1024, void, i32 %x_3, void

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge12:1 %n_6 = phi i32 %n_5, void, i32 %n_5, void, i32 10, void

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12:2 %n_7 = add i32 %n_6, i32 1

]]></Node>
<StgValue><ssdm name="n_7"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:3 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32">
<![CDATA[
:0 %trunc_ln76 = trunc i32 %x_3

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %mul_ln83 = mul i11 %trunc_ln76_1, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %mul_ln83 = mul i11 %trunc_ln76_1, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %mul_ln83 = mul i11 %trunc_ln76_1, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %tmp = add i11 %mul_ln83, i11 %zext_ln72

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %tmp4 = mul i11 %tmp, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %tmp4 = mul i11 %tmp, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %tmp4 = mul i11 %tmp, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %add_ln83 = add i11 %tmp4, i11 %trunc_ln76

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %add_ln83 = add i11 %tmp4, i11 %trunc_ln76

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln83 = zext i11 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %featureMap_V_addr = getelementptr i32 %featureMap_V, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="featureMap_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:8 %store_ln83 = store i32 %tmp_data_V, i11 %featureMap_V_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_5 = add i32 %x_3, i32 1

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln74 = br void

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_3 = phi i32 0, void, i32 %y_8, void

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %y_3, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %icmp_ln93 = icmp_slt  i22 %tmp_2, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln93 = br i1 %icmp_ln93, void, void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln95"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0">
<![CDATA[
:0 %ret_ln141 = ret

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_6 = phi i32 %y_3, void, i32 %y_9, void

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_2 = phi i32 0, void, i32 %x_7, void

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_4 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3 %icmp_ln95 = icmp_slt  i22 %tmp_4, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln95 = br i1 %icmp_ln95, void, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln97 = br void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %y_8 = add i32 %y_6, i32 1

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln93 = br void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_9 = phi i32 %y_6, void, i32 %y_10, void

]]></Node>
<StgValue><ssdm name="y_9"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_6 = phi i32 %x_2, void, i32 %x_9, void

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %f_6 = phi i32 0, void, i32 %f_8, void

]]></Node>
<StgValue><ssdm name="f_6"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %f_6, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:4 %icmp_ln97 = icmp_slt  i27 %tmp_5, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln97 = br i1 %icmp_ln97, void, void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln99"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln99 = br void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_7 = add i32 %x_6, i32 1

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln95 = br void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_10 = phi i32 %y_9, void, i32 %y_11, void

]]></Node>
<StgValue><ssdm name="y_10"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_9 = phi i32 %x_6, void, i32 %x_11, void

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %f_7 = phi i32 %f_6, void, i32 %f_9, void

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %ky = phi i32 0, void, i32 %ky_3, void

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln99 = icmp_slt  i32 %ky, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln99 = br i1 %icmp_ln99, void, void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln101 = br void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %f_8 = add i32 %f_7, i32 1

]]></Node>
<StgValue><ssdm name="f_8"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln97 = br void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_11 = phi i32 %y_10, void, i32 %y_12, void

]]></Node>
<StgValue><ssdm name="y_11"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_11 = phi i32 %x_9, void, i32 %x_12, void

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %f_9 = phi i32 %f_7, void, i32 %f_10, void

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %ky_1 = phi i32 %ky, void, i32 %ky_2, void

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %kx = phi i32 0, void, i32 %kx_2, void

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln101 = icmp_slt  i32 %kx, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln101 = br i1 %icmp_ln101, void, void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln103 = br void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %ky_3 = add i32 %ky_1, i32 1

]]></Node>
<StgValue><ssdm name="ky_3"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln99 = br void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %y_12 = phi i32 %y_11, void, i32 %y_13, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="y_12"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %x_12 = phi i32 %x_11, void, i32 %x_13, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %f_10 = phi i32 %f_9, void, i32 %f_11, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %ky_2 = phi i32 %ky_1, void, i32 %ky_4, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %kx_1 = phi i32 %kx, void, i32 %kx_3, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %kn = phi i32 0, void, i32 %kn_2, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="kn"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln103 = icmp_slt  i32 %kn, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln103 = br i1 %icmp_ln103, void, void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="32">
<![CDATA[
:1 %trunc_ln37_1 = trunc i32 %ky_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="32">
<![CDATA[
:2 %trunc_ln37_2 = trunc i32 %kn

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="32">
<![CDATA[
:3 %trunc_ln37_3 = trunc i32 %f_10

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32">
<![CDATA[
:5 %trunc_ln37_5 = trunc i32 %x_12

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="32">
<![CDATA[
:6 %trunc_ln37_6 = trunc i32 %y_12

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="32">
<![CDATA[
:7 %trunc_ln37_7 = trunc i32 %ky_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="32">
<![CDATA[
:8 %trunc_ln37_8 = trunc i32 %kn

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln108 = icmp_slt  i32 %y_12, i32 %conv50

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln108 = br i1 %icmp_ln108, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln109 = icmp_slt  i32 %x_12, i32 %mapSizeX_read

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln109 = br i1 %icmp_ln109, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln110 = icmp_slt  i32 %f_10, i32 %filterN_read

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln110 = br i1 %icmp_ln110, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln111 = icmp_slt  i32 %ky_2, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln111 = br i1 %icmp_ln111, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln112 = icmp_slt  i32 %kx_1, i32 %kernelSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln112 = br i1 %icmp_ln112, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln113 = icmp_slt  i32 %kn, i32 %kernelN_read

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln113 = br i1 %icmp_ln113, void %._crit_edge14, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %or_ln115 = or i32 %ky_2, i32 %kn

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %or_ln115_1 = or i32 %or_ln115, i32 %kx_1

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %icmp_ln115 = icmp_eq  i32 %or_ln115_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %icmp_ln115_1 = icmp_slt  i32 %x_12, i32 %conv63

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7 %mul_ln116 = mul i11 %trunc_ln37_8, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %add_ln116 = add i2 %trunc_ln37_7, i2 %trunc_ln37_6

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:15 %mul_ln116_1 = mul i7 %trunc_ln37_3, i7 %empty_23

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %icmp_ln119 = icmp_eq  i32 %ky_2, i32 %sub86

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32 %icmp_ln119_1 = icmp_eq  i32 %kx_1, i32 %sub86

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33 %and_ln119 = and i1 %icmp_ln119, i1 %icmp_ln119_1

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:34 %br_ln119 = br i1 %and_ln119, void %_ifconv.._crit_edge14_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.._crit_edge14_crit_edge:1 %br_ln119 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln120 = icmp_slt  i32 %y_12, i32 %sub91_cast

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln120_1 = icmp_eq  i32 %f_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln120 = and i1 %icmp_ln120, i1 %icmp_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln120 = br i1 %and_ln120, void %._crit_edge22, void

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty_32 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="41">
<![CDATA[
:1 %tmp_data_V_2 = extractvalue i41 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:0 %icmp_ln125 = icmp_eq  i32 %kn, i32 %sub105

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22:1 %and_ln125 = and i1 %icmp_ln125, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:2 %br_ln125 = br i1 %and_ln125, void %._crit_edge22.._crit_edge14_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22.._crit_edge14_crit_edge:1 %br_ln125 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln130 = icmp_slt  i32 %x_12, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %xor_ln130_1 = xor i1 %icmp_ln130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln130_1"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %xor_ln130 = xor i1 %icmp_ln120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln130"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %tmpo_last_V = and i1 %xor_ln130_1, i1 %xor_ln130

]]></Node>
<StgValue><ssdm name="tmpo_last_V"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln132 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:0 %y_13 = phi i32 %y_12, void, i32 1024, void, i32 %y_12, void, i32 %y_12, void, i32 %y_12, void, i32 %y_12, void, i32 %y_12, void, i32 %y_12, void %_ifconv.._crit_edge14_crit_edge, i32 %y_12, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="y_13"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:1 %x_13 = phi i32 %x_12, void, i32 %x_12, void, i32 1024, void, i32 %x_12, void, i32 %x_12, void, i32 %x_12, void, i32 %x_12, void, i32 %x_12, void %_ifconv.._crit_edge14_crit_edge, i32 %x_12, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:2 %f_11 = phi i32 %f_10, void, i32 %f_10, void, i32 %f_10, void, i32 32, void, i32 %f_10, void, i32 %f_10, void, i32 %f_10, void, i32 %f_10, void %_ifconv.._crit_edge14_crit_edge, i32 %f_10, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="f_11"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:3 %ky_4 = phi i32 %sub86, void, i32 %ky_2, void, i32 %ky_2, void, i32 %ky_2, void, i32 3, void, i32 %ky_2, void, i32 %ky_2, void, i32 %ky_2, void %_ifconv.._crit_edge14_crit_edge, i32 %sub86, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="ky_4"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:4 %kx_3 = phi i32 %sub86, void, i32 %kx_1, void, i32 %kx_1, void, i32 %kx_1, void, i32 %kx_1, void, i32 3, void, i32 %kx_1, void, i32 %kx_1, void %_ifconv.._crit_edge14_crit_edge, i32 %sub86, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="kx_3"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
._crit_edge14:5 %kn_1 = phi i32 %sub105, void, i32 %kn, void, i32 %kn, void, i32 %kn, void, i32 %kn, void, i32 %kn, void, i32 10, void, i32 %kn, void %_ifconv.._crit_edge14_crit_edge, i32 %kn, void %._crit_edge22.._crit_edge14_crit_edge

]]></Node>
<StgValue><ssdm name="kn_1"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14:6 %kn_2 = add i32 %kn_1, i32 1

]]></Node>
<StgValue><ssdm name="kn_2"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:7 %br_ln103 = br void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="32">
<![CDATA[
:0 %trunc_ln37 = trunc i32 %kx_1

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="32">
<![CDATA[
:4 %trunc_ln37_4 = trunc i32 %kx_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:9 %specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln108"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7 %mul_ln116 = mul i11 %trunc_ln37_8, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:15 %mul_ln116_1 = mul i7 %trunc_ln37_3, i7 %empty_23

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="330" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7 %mul_ln116 = mul i11 %trunc_ln37_8, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:15 %mul_ln116_1 = mul i7 %trunc_ln37_3, i7 %empty_23

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:16 %add_ln116_3 = add i7 %trunc_ln37_2, i7 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="333" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7 %mul_ln116 = mul i11 %trunc_ln37_8, i11 %empty_25

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="2">
<![CDATA[
_ifconv:9 %and_ln116_cast = zext i2 %add_ln116

]]></Node>
<StgValue><ssdm name="and_ln116_cast"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:10 %tmp5 = add i11 %mul_ln116, i11 %and_ln116_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11 %tmp6 = mul i11 %tmp5, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:16 %add_ln116_3 = add i7 %trunc_ln37_2, i7 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln122 = add i2 %trunc_ln37_6, i2 3

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="2">
<![CDATA[
:3 %and_ln122_cast = zext i2 %add_ln122

]]></Node>
<StgValue><ssdm name="and_ln122_cast"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %tmp7 = add i11 %mul_ln116, i11 %and_ln122_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %tmp8 = mul i11 %tmp7, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="342" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11 %tmp6 = mul i11 %tmp5, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:17 %mul_ln116_2 = mul i7 %add_ln116_3, i7 %empty

]]></Node>
<StgValue><ssdm name="mul_ln116_2"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:18 %add_ln116_4 = add i7 %mul_ln116_2, i7 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:19 %mul_ln116_3 = mul i7 %add_ln116_4, i7 %empty

]]></Node>
<StgValue><ssdm name="mul_ln116_3"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %tmp8 = mul i11 %tmp7, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="347" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11 %tmp6 = mul i11 %tmp5, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:12 %add_ln116_1 = add i11 %trunc_ln37_5, i11 %tmp6

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:19 %mul_ln116_3 = mul i7 %add_ln116_4, i7 %empty

]]></Node>
<StgValue><ssdm name="mul_ln116_3"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5 %tmp8 = mul i11 %tmp7, i11 %empty_24

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %add_ln122_1 = add i11 %tmp8, i11 %trunc_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="352" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:12 %add_ln116_1 = add i11 %trunc_ln37_5, i11 %tmp6

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:13 %add_ln116_2 = add i11 %add_ln116_1, i11 %trunc_ln37_4

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:19 %mul_ln116_3 = mul i7 %add_ln116_4, i7 %empty

]]></Node>
<StgValue><ssdm name="mul_ln116_3"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:20 %add_ln116_5 = add i7 %mul_ln116_3, i7 %trunc_ln37

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %add_ln122_1 = add i11 %tmp8, i11 %trunc_ln37_5

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:14 %zext_ln116 = zext i11 %add_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:20 %add_ln116_5 = add i7 %mul_ln116_3, i7 %trunc_ln37

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:21 %zext_ln116_1 = zext i7 %add_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22 %featureMap_V_addr_1 = getelementptr i32 %featureMap_V, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:23 %lhs = load i11 %featureMap_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25 %filter_V_addr_1 = getelementptr i32 %filter_V, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="filter_V_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:26 %rhs = load i7 %filter_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="11">
<![CDATA[
:7 %zext_ln122 = zext i11 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %featureMap_V_addr_2 = getelementptr i32 %featureMap_V, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="featureMap_V_addr_2"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
:9 %store_ln122 = store i32 %tmp_data_V_2, i11 %featureMap_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln124 = br void %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="368" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:23 %lhs = load i11 %featureMap_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:26 %rhs = load i7 %filter_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:27 %sext_ln215_1 = sext i32 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:28 %ret = mul i64 %sext_ln215_1, i64 %sext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="373" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:28 %ret = mul i64 %sext_ln215_1, i64 %sext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:0 %accum_V_load = load i64 %accum_V

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5 %and_ln115 = and i1 %icmp_ln115, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6 %accum_V_2 = select i1 %and_ln115, i64 %accum_V_6, i64 %accum_V_load

]]></Node>
<StgValue><ssdm name="accum_V_2"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %accum_V_3 = add i64 %ret, i64 %accum_V_2

]]></Node>
<StgValue><ssdm name="accum_V_3"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30 %accum_V_4 = select i1 %icmp_ln115_1, i64 %accum_V_3, i64 %accum_V_load

]]></Node>
<StgValue><ssdm name="accum_V_4"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv.._crit_edge14_crit_edge:0 %store_ln119 = store i64 %accum_V_4, i64 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge22.._crit_edge14_crit_edge:0 %store_ln125 = store i64 %accum_V_4, i64 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %accum_V_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln126 = and i1 %tmp_6, i1 %relu_read

]]></Node>
<StgValue><ssdm name="and_ln126"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %accum_V_5 = select i1 %and_ln126, i64 0, i64 %accum_V_4

]]></Node>
<StgValue><ssdm name="accum_V_5"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="64">
<![CDATA[
:3 %tmpo_data_V = trunc i64 %accum_V_5

]]></Node>
<StgValue><ssdm name="tmpo_data_V"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
:8 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %tmpo_data_V, i4 15, i4 15, i1 %tmpo_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="386" st_id="34" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
:8 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %tmpo_data_V, i4 15, i4 15, i1 %tmpo_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln111" val="1"/>
<literal name="icmp_ln112" val="1"/>
<literal name="icmp_ln113" val="1"/>
<literal name="and_ln119" val="1"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:9 %store_ln132 = store i64 %accum_V_5, i64 %accum_V

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="388" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %kx_2 = add i32 %kx_1, i32 1

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln101 = br void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
