
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383383                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381704                       # Number of bytes of host memory used
host_op_rate                                   443644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9111.61                       # Real time elapsed on the host
host_tick_rate                              224114443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3493237231                       # Number of instructions simulated
sim_ops                                    4042306894                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043578715                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2790201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5580400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 339077431                       # Number of branches fetched
system.switch_cpus.committedInsts          1493237230                       # Number of instructions committed
system.switch_cpus.committedOps            1747149913                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4896986999                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4896986999                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    485627034                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    431830953                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    284888282                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            30085397                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1585082510                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1585082510                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2096326137                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1252726623                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           376702389                       # Number of load instructions
system.switch_cpus.num_mem_refs             679074654                       # number of memory refs
system.switch_cpus.num_store_insts          302372265                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      36990387                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             36990387                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     24660197                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     12330191                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1062097245     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult          5978196      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        376702389     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       302372265     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1747150095                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2790199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2790197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5580398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2790197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2789471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2210379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           579822                       # Transaction distribution
system.membus.trans_dist::ReadExReq               728                       # Transaction distribution
system.membus.trans_dist::ReadExResp              728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2789471                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4191599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4179000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8370599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8370599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    321286400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    318787584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    640073984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               640073984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2790199                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2790199    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2790199                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13072642739                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12915171212                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26033879478                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2789471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4420756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3370019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2789471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8370597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8370597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    640073728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              640073728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5000576                       # Total snoops (count)
system.tol2bus.snoopTraffic                 282928512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7790775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5000578     64.19%     64.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2790197     35.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7790775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6013934802                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5817564915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    178841472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         178841472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    142444928                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      142444928                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1397199                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1397199                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1112851                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1112851                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     87579655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87579655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      69756067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69756067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      69756067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     87579655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           157335722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2225702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2794398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000151391370                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       123669                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       123669                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5825229                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2104390                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1397199                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1112851                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2794398                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2225702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           747544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           380086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            35016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           151788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           35756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          316932                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          560264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           373590                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           379834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            35028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           151788                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           373525                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           186752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          315144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          373544                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 31446846354                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13971990000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            83841808854                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11253.53                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30003.53                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2377291                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1988037                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.32                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2794398                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2225702                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1397199                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1397199                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                123486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                123486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                123671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                123671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                123670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                123669                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       654743                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   490.701335                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   354.587289                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   360.673807                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6893      1.05%      1.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       198528     30.32%     31.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       124436     19.01%     50.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        42917      6.55%     56.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        41387      6.32%     63.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        30018      4.58%     67.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        33036      5.05%     72.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        28460      4.35%     77.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       149068     22.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       654743                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       123669                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.595687                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.510728                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     1.960235                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         2922      2.36%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        21317     17.24%     19.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        49992     40.42%     60.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        36500     29.51%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        11492      9.29%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         1281      1.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31          164      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       123669                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       123669                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.997049                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.996869                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.077351                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             184      0.15%      0.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          123483     99.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       123669                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             178841472                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              142443328                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              178841472                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           142444928                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2042042533164                       # Total gap between requests
system.mem_ctrls0.avgGap                    813546.56                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    178841472                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    142443328                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 87579654.941810727119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 69755283.131438136101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2794398                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2225702                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  83841808854                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47050764229779                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     30003.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21139741.18                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1499671320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           797082825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6523675200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3785335200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    296479070400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    534475158240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1004756708865                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       492.034900                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1386379159016                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 587476299699                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3175222260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1687666860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13428326520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7832698740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    588835073160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    288283259520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1064438962740                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       521.261629                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 743671459115                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1230183999600                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    178304000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         178304000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    140483584                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      140483584                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1393000                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1393000                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1097528                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1097528                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     87316452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87316452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68795586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68795586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68795586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     87316452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156112038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2195056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2786000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000191948410                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       121946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       121946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5797088                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2075739                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1393000                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1097528                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2786000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2195056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           747542                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           380086                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            35018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           157626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           198490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           17514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          315466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          560262                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           373584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           373632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            29190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           157626                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           373517                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           180916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          315144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          373548                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32071417190                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               13930000000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            84308917190                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11511.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30261.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2351559                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1954949                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                84.41                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.06                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2786000                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2195056                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1393000                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1393000                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                121947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                121946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       674518                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   472.611494                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   335.359776                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   362.658909                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        10815      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       224366     33.26%     34.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       122407     18.15%     53.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        47705      7.07%     60.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        30154      4.47%     64.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        31389      4.65%     69.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        31000      4.60%     73.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        28295      4.19%     78.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       148387     22.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       674518                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       121946                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.846030                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.752981                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.060592                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         2916      2.39%      2.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        18183     14.91%     17.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        44818     36.75%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        39551     32.43%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        13586     11.14%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         2715      2.23%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          159      0.13%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       121946                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       121946                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.000008                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.000008                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.002864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          121945    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       121946                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             178304000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              140481856                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              178304000                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           140483584                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2042040642486                       # Total gap between requests
system.mem_ctrls1.avgGap                    819922.78                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    178304000                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    140481856                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87316451.939875662327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68794739.477793738246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2786000                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2195056                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  84308917190                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47143757890474                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30261.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21477246.09                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1518856500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           807283785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6380346840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3688264080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    305224104450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    527110919040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1005926490375                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       492.607749                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1367137813515                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 606717645200                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3297223440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1752512025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13511693160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7769787300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    552679171740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    318729695520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1058936798865                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       518.567189                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 822913007430                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1150942451285                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      2790199                       # number of demand (read+write) misses
system.l2.demand_misses::total                2790199                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2790199                       # number of overall misses
system.l2.overall_misses::total               2790199                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 225598159260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225598159260                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 225598159260                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225598159260                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2790199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2790199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2790199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2790199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80853.788300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80853.788300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80853.788300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80853.788300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2210379                       # number of writebacks
system.l2.writebacks::total                   2210379                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2790199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2790199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2790199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2790199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 201749616118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201749616118                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 201749616118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 201749616118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72306.533017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72306.533017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72306.533017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72306.533017                       # average overall mshr miss latency
system.l2.replacements                        5000576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2210377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2210377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2210377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2210377                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       579822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        579822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     69003492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69003492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94785.016484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94785.016484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     62787755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     62787755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86246.916209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86246.916209                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      2789471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2789471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 225529155768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225529155768                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2789471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2789471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80850.152508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80850.152508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2789471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2789471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 201686828363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 201686828363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72302.894837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72302.894837                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     5000608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5000608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.695844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.304118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.540754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94286944                       # Number of tag accesses
system.l2.tags.data_accesses                 94286944                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956421285                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043578715                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1493237413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3495337246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1493237413                       # number of overall hits
system.cpu.icache.overall_hits::total      3495337246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::total           793                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1493237413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3495338039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1493237413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3495338039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1493237413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3495337246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1493237413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3495338039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.670767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3495338039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4407740.276166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.670767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136318184314                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136318184314                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    625478015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1381573968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095953                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    625478015                       # number of overall hits
system.cpu.dcache.overall_hits::total      1381573968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2790017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9620784                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830767                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2790017                       # number of overall misses
system.cpu.dcache.overall_misses::total       9620784                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 231402387681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 231402387681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 231402387681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 231402387681                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    628268032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1391194752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    628268032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1391194752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82939.418534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24052.342063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82939.418534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24052.342063                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8431613                       # number of writebacks
system.cpu.dcache.writebacks::total           8431613                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2790017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2790017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2790017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2790017                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 229075513503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 229075513503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 229075513503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 229075513503                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82105.418534                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82105.418534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82105.418534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82105.418534                       # average overall mshr miss latency
system.cpu.dcache.replacements                9620902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    350004526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       743191881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2789289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5561916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 231331866309                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 231331866309                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    352793815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    748753797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82935.782670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41592.117952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2789289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2789289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 229005599283                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 229005599283                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82101.782670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82101.782670                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    275473489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      638382087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4058868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     70521372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70521372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    275474217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    642440955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96870.016484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    17.374640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     69914220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69914220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96036.016484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96036.016484                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26897867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     55285062                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          374                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     13489116                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13489116                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26898049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     55285436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74116.021978                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 36067.155080                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     13337328                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13337328                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73282.021978                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73282.021978                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26898049                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     55285436                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26898049                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     55285436                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1501765624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9621158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.089904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.825800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.173741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       48066121126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      48066121126                       # Number of data accesses

---------- End Simulation Statistics   ----------
