#ifdefined(__ICCARM__)#pragmasystem_include#elifdefined(__clang__)#pragmaclangsystem_header#endif#ifndef__CORE_CM33_H_GENERIC#define__CORE_CM33_H_GENERIC#include<stdint.h>#ifdef__cplusplusextern"C"{#endif#include"cmsis_version.h"#define__CM33_CMSIS_VERSION_MAIN(__CM_CMSIS_VERSION_MAIN)#define__CM33_CMSIS_VERSION_SUB(__CM_CMSIS_VERSION_SUB)#define__CM33_CMSIS_VERSION((__CM33_CMSIS_VERSION_MAIN<<16U)|\__CM33_CMSIS_VERSION_SUB)#define__CORTEX_M(33U)#ifdefined(__CC_ARM)#ifdefined(__TARGET_FPU_VFP)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#ifdefined(__ARM_FEATURE_DSP)&&(__ARM_FEATURE_DSP==1U)#ifdefined(__DSP_PRESENT)&&(__DSP_PRESENT==1U)#define__DSP_USED1U#else#error"CompilergeneratesDSP(SIMD)instructionsforadeviceswithoutDSPextensions(check__DSP_PRESENT)"#define__DSP_USED0U#endif#else#define__DSP_USED0U#endif#elifdefined(__ARMCC_VERSION)&&(__ARMCC_VERSION>=6010050)#ifdefined(__ARM_FP)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#warning"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#ifdefined(__ARM_FEATURE_DSP)&&(__ARM_FEATURE_DSP==1U)#ifdefined(__DSP_PRESENT)&&(__DSP_PRESENT==1U)#define__DSP_USED1U#else#error"CompilergeneratesDSP(SIMD)instructionsforadeviceswithoutDSPextensions(check__DSP_PRESENT)"#define__DSP_USED0U#endif#else#define__DSP_USED0U#endif#elifdefined(__GNUC__)#ifdefined(__VFP_FP__)&&!defined(__SOFTFP__)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#ifdefined(__ARM_FEATURE_DSP)&&(__ARM_FEATURE_DSP==1U)#ifdefined(__DSP_PRESENT)&&(__DSP_PRESENT==1U)#define__DSP_USED1U#else#error"CompilergeneratesDSP(SIMD)instructionsforadeviceswithoutDSPextensions(check__DSP_PRESENT)"#define__DSP_USED0U#endif#else#define__DSP_USED0U#endif#elifdefined(__ICCARM__)#ifdefined(__ARMVFP__)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#ifdefined(__ARM_FEATURE_DSP)&&(__ARM_FEATURE_DSP==1U)#ifdefined(__DSP_PRESENT)&&(__DSP_PRESENT==1U)#define__DSP_USED1U#else#error"CompilergeneratesDSP(SIMD)instructionsforadeviceswithoutDSPextensions(check__DSP_PRESENT)"#define__DSP_USED0U#endif#else#define__DSP_USED0U#endif#elifdefined(__TI_ARM__)#ifdefined(__TI_VFP_SUPPORT__)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#elifdefined(__TASKING__)#ifdefined(__FPU_VFP__)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#elifdefined(__CSMC__)#if(__CSMC__&0x400U)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#define__FPU_USED1U#else#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#define__FPU_USED0U#endif#else#define__FPU_USED0U#endif#endif#include"cmsis_compiler.h"#ifdef__cplusplus}#endif#endif#ifndef__CMSIS_GENERIC#ifndef__CORE_CM33_H_DEPENDANT#define__CORE_CM33_H_DEPENDANT#ifdef__cplusplusextern"C"{#endif#ifdefined__CHECK_DEVICE_DEFINES#ifndef__CM33_REV#define__CM33_REV0x0000U#warning"__CM33_REVnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__FPU_PRESENT#define__FPU_PRESENT0U#warning"__FPU_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__MPU_PRESENT#define__MPU_PRESENT0U#warning"__MPU_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__SAUREGION_PRESENT#define__SAUREGION_PRESENT0U#warning"__SAUREGION_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__DSP_PRESENT#define__DSP_PRESENT0U#warning"__DSP_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__NVIC_PRIO_BITS#define__NVIC_PRIO_BITS3U#warning"__NVIC_PRIO_BITSnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__Vendor_SysTickConfig#define__Vendor_SysTickConfig0U#warning"__Vendor_SysTickConfignotdefinedindeviceheaderfile;usingdefault!"#endif#endif#ifdef__cplusplus#define__Ivolatile#else#define__Ivolatileconst#endif#define__Ovolatile#define__IOvolatile#define__IMvolatileconst#define__OMvolatile#define__IOMvolatiletypedefunion{struct{uint32_t_reserved0:16;uint32_tGE:4;uint32_t_reserved1:7;uint32_tQ:1;uint32_tV:1;uint32_tC:1;uint32_tZ:1;uint32_tN:1;}b;uint32_tw;}APSR_Type;#defineAPSR_N_Pos31U#defineAPSR_N_Msk(1UL<<APSR_N_Pos)#defineAPSR_Z_Pos30U#defineAPSR_Z_Msk(1UL<<APSR_Z_Pos)#defineAPSR_C_Pos29U#defineAPSR_C_Msk(1UL<<APSR_C_Pos)#defineAPSR_V_Pos28U#defineAPSR_V_Msk(1UL<<APSR_V_Pos)#defineAPSR_Q_Pos27U#defineAPSR_Q_Msk(1UL<<APSR_Q_Pos)#defineAPSR_GE_Pos16U#defineAPSR_GE_Msk(0xFUL<<APSR_GE_Pos)typedefunion{struct{uint32_tISR:9;uint32_t_reserved0:23;}b;uint32_tw;}IPSR_Type;#defineIPSR_ISR_Pos0U#defineIPSR_ISR_Msk(0x1FFUL)typedefunion{struct{uint32_tISR:9;uint32_t_reserved0:7;uint32_tGE:4;uint32_t_reserved1:4;uint32_tT:1;uint32_tIT:2;uint32_tQ:1;uint32_tV:1;uint32_tC:1;uint32_tZ:1;uint32_tN:1;}b;uint32_tw;}xPSR_Type;#definexPSR_N_Pos31U#definexPSR_N_Msk(1UL<<xPSR_N_Pos)#definexPSR_Z_Pos30U#definexPSR_Z_Msk(1UL<<xPSR_Z_Pos)#definexPSR_C_Pos29U#definexPSR_C_Msk(1UL<<xPSR_C_Pos)#definexPSR_V_Pos28U#definexPSR_V_Msk(1UL<<xPSR_V_Pos)#definexPSR_Q_Pos27U#definexPSR_Q_Msk(1UL<<xPSR_Q_Pos)#definexPSR_IT_Pos25U#definexPSR_IT_Msk(3UL<<xPSR_IT_Pos)#definexPSR_T_Pos24U#definexPSR_T_Msk(1UL<<xPSR_T_Pos)#definexPSR_GE_Pos16U#definexPSR_GE_Msk(0xFUL<<xPSR_GE_Pos)#definexPSR_ISR_Pos0U#definexPSR_ISR_Msk(0x1FFUL)typedefunion{struct{uint32_tnPRIV:1;uint32_tSPSEL:1;uint32_tFPCA:1;uint32_tSFPA:1;uint32_t_reserved1:28;}b;uint32_tw;}CONTROL_Type;#defineCONTROL_SFPA_Pos3U#defineCONTROL_SFPA_Msk(1UL<<CONTROL_SFPA_Pos)#defineCONTROL_FPCA_Pos2U#defineCONTROL_FPCA_Msk(1UL<<CONTROL_FPCA_Pos)#defineCONTROL_SPSEL_Pos1U#defineCONTROL_SPSEL_Msk(1UL<<CONTROL_SPSEL_Pos)#defineCONTROL_nPRIV_Pos0U#defineCONTROL_nPRIV_Msk(1UL)typedefstruct{__IOMuint32_tISER[16U];uint32_tRESERVED0[16U];__IOMuint32_tICER[16U];uint32_tRSERVED1[16U];__IOMuint32_tISPR[16U];uint32_tRESERVED2[16U];__IOMuint32_tICPR[16U];uint32_tRESERVED3[16U];__IOMuint32_tIABR[16U];uint32_tRESERVED4[16U];__IOMuint32_tITNS[16U];uint32_tRESERVED5[16U];__IOMuint8_tIPR[496U];uint32_tRESERVED6[580U];__OMuint32_tSTIR;}NVIC_Type;#defineNVIC_STIR_INTID_Pos0U#defineNVIC_STIR_INTID_Msk(0x1FFUL)typedefstruct{__IMuint32_tCPUID;__IOMuint32_tICSR;__IOMuint32_tVTOR;__IOMuint32_tAIRCR;__IOMuint32_tSCR;__IOMuint32_tCCR;__IOMuint8_tSHPR[12U];__IOMuint32_tSHCSR;__IOMuint32_tCFSR;__IOMuint32_tHFSR;__IOMuint32_tDFSR;__IOMuint32_tMMFAR;__IOMuint32_tBFAR;__IOMuint32_tAFSR;__IMuint32_tID_PFR[2U];__IMuint32_tID_DFR;__IMuint32_tID_ADR;__IMuint32_tID_MMFR[4U];__IMuint32_tID_ISAR[6U];__IMuint32_tCLIDR;__IMuint32_tCTR;__IMuint32_tCCSIDR;__IOMuint32_tCSSELR;__IOMuint32_tCPACR;__IOMuint32_tNSACR;uint32_tRESERVED3[92U];__OMuint32_tSTIR;uint32_tRESERVED4[15U];__IMuint32_tMVFR0;__IMuint32_tMVFR1;__IMuint32_tMVFR2;uint32_tRESERVED5[1U];__OMuint32_tICIALLU;uint32_tRESERVED6[1U];__OMuint32_tICIMVAU;__OMuint32_tDCIMVAC;__OMuint32_tDCISW;__OMuint32_tDCCMVAU;__OMuint32_tDCCMVAC;__OMuint32_tDCCSW;__OMuint32_tDCCIMVAC;__OMuint32_tDCCISW;}SCB_Type;#defineSCB_CPUID_IMPLEMENTER_Pos24U#defineSCB_CPUID_IMPLEMENTER_Msk(0xFFUL<<SCB_CPUID_IMPLEMENTER_Pos)#defineSCB_CPUID_VARIANT_Pos20U#defineSCB_CPUID_VARIANT_Msk(0xFUL<<SCB_CPUID_VARIANT_Pos)#defineSCB_CPUID_ARCHITECTURE_Pos16U#defineSCB_CPUID_ARCHITECTURE_Msk(0xFUL<<SCB_CPUID_ARCHITECTURE_Pos)#defineSCB_CPUID_PARTNO_Pos4U#defineSCB_CPUID_PARTNO_Msk(0xFFFUL<<SCB_CPUID_PARTNO_Pos)#defineSCB_CPUID_REVISION_Pos0U#defineSCB_CPUID_REVISION_Msk(0xFUL)#defineSCB_ICSR_PENDNMISET_Pos31U#defineSCB_ICSR_PENDNMISET_Msk(1UL<<SCB_ICSR_PENDNMISET_Pos)#defineSCB_ICSR_NMIPENDSET_PosSCB_ICSR_PENDNMISET_Pos#defineSCB_ICSR_NMIPENDSET_MskSCB_ICSR_PENDNMISET_Msk#defineSCB_ICSR_PENDNMICLR_Pos30U#defineSCB_ICSR_PENDNMICLR_Msk(1UL<<SCB_ICSR_PENDNMICLR_Pos)#defineSCB_ICSR_PENDSVSET_Pos28U#defineSCB_ICSR_PENDSVSET_Msk(1UL<<SCB_ICSR_PENDSVSET_Pos)#defineSCB_ICSR_PENDSVCLR_Pos27U#defineSCB_ICSR_PENDSVCLR_Msk(1UL<<SCB_ICSR_PENDSVCLR_Pos)#defineSCB_ICSR_PENDSTSET_Pos26U#defineSCB_ICSR_PENDSTSET_Msk(1UL<<SCB_ICSR_PENDSTSET_Pos)#defineSCB_ICSR_PENDSTCLR_Pos25U#defineSCB_ICSR_PENDSTCLR_Msk(1UL<<SCB_ICSR_PENDSTCLR_Pos)#defineSCB_ICSR_STTNS_Pos24U#defineSCB_ICSR_STTNS_Msk(1UL<<SCB_ICSR_STTNS_Pos)#defineSCB_ICSR_ISRPREEMPT_Pos23U#defineSCB_ICSR_ISRPREEMPT_Msk(1UL<<SCB_ICSR_ISRPREEMPT_Pos)#defineSCB_ICSR_ISRPENDING_Pos22U#defineSCB_ICSR_ISRPENDING_Msk(1UL<<SCB_ICSR_ISRPENDING_Pos)#defineSCB_ICSR_VECTPENDING_Pos12U#defineSCB_ICSR_VECTPENDING_Msk(0x1FFUL<<SCB_ICSR_VECTPENDING_Pos)#defineSCB_ICSR_RETTOBASE_Pos11U#defineSCB_ICSR_RETTOBASE_Msk(1UL<<SCB_ICSR_RETTOBASE_Pos)#defineSCB_ICSR_VECTACTIVE_Pos0U#defineSCB_ICSR_VECTACTIVE_Msk(0x1FFUL)#defineSCB_VTOR_TBLOFF_Pos7U#defineSCB_VTOR_TBLOFF_Msk(0x1FFFFFFUL<<SCB_VTOR_TBLOFF_Pos)#defineSCB_AIRCR_VECTKEY_Pos16U#defineSCB_AIRCR_VECTKEY_Msk(0xFFFFUL<<SCB_AIRCR_VECTKEY_Pos)#defineSCB_AIRCR_VECTKEYSTAT_Pos16U#defineSCB_AIRCR_VECTKEYSTAT_Msk(0xFFFFUL<<SCB_AIRCR_VECTKEYSTAT_Pos)#defineSCB_AIRCR_ENDIANESS_Pos15U#defineSCB_AIRCR_ENDIANESS_Msk(1UL<<SCB_AIRCR_ENDIANESS_Pos)#defineSCB_AIRCR_PRIS_Pos14U#defineSCB_AIRCR_PRIS_Msk(1UL<<SCB_AIRCR_PRIS_Pos)#defineSCB_AIRCR_BFHFNMINS_Pos13U#defineSCB_AIRCR_BFHFNMINS_Msk(1UL<<SCB_AIRCR_BFHFNMINS_Pos)#defineSCB_AIRCR_PRIGROUP_Pos8U#defineSCB_AIRCR_PRIGROUP_Msk(7UL<<SCB_AIRCR_PRIGROUP_Pos)#defineSCB_AIRCR_SYSRESETREQS_Pos3U#defineSCB_AIRCR_SYSRESETREQS_Msk(1UL<<SCB_AIRCR_SYSRESETREQS_Pos)#defineSCB_AIRCR_SYSRESETREQ_Pos2U#defineSCB_AIRCR_SYSRESETREQ_Msk(1UL<<SCB_AIRCR_SYSRESETREQ_Pos)#defineSCB_AIRCR_VECTCLRACTIVE_Pos1U#defineSCB_AIRCR_VECTCLRACTIVE_Msk(1UL<<SCB_AIRCR_VECTCLRACTIVE_Pos)#defineSCB_SCR_SEVONPEND_Pos4U#defineSCB_SCR_SEVONPEND_Msk(1UL<<SCB_SCR_SEVONPEND_Pos)#defineSCB_SCR_SLEEPDEEPS_Pos3U#defineSCB_SCR_SLEEPDEEPS_Msk(1UL<<SCB_SCR_SLEEPDEEPS_Pos)#defineSCB_SCR_SLEEPDEEP_Pos2U#defineSCB_SCR_SLEEPDEEP_Msk(1UL<<SCB_SCR_SLEEPDEEP_Pos)#defineSCB_SCR_SLEEPONEXIT_Pos1U#defineSCB_SCR_SLEEPONEXIT_Msk(1UL<<SCB_SCR_SLEEPONEXIT_Pos)#defineSCB_CCR_BP_Pos18U#defineSCB_CCR_BP_Msk(1UL<<SCB_CCR_BP_Pos)#defineSCB_CCR_IC_Pos17U#defineSCB_CCR_IC_Msk(1UL<<SCB_CCR_IC_Pos)#defineSCB_CCR_DC_Pos16U#defineSCB_CCR_DC_Msk(1UL<<SCB_CCR_DC_Pos)#defineSCB_CCR_STKOFHFNMIGN_Pos10U#defineSCB_CCR_STKOFHFNMIGN_Msk(1UL<<SCB_CCR_STKOFHFNMIGN_Pos)#defineSCB_CCR_BFHFNMIGN_Pos8U#defineSCB_CCR_BFHFNMIGN_Msk(1UL<<SCB_CCR_BFHFNMIGN_Pos)#defineSCB_CCR_DIV_0_TRP_Pos4U#defineSCB_CCR_DIV_0_TRP_Msk(1UL<<SCB_CCR_DIV_0_TRP_Pos)#defineSCB_CCR_UNALIGN_TRP_Pos3U#defineSCB_CCR_UNALIGN_TRP_Msk(1UL<<SCB_CCR_UNALIGN_TRP_Pos)#defineSCB_CCR_USERSETMPEND_Pos1U#defineSCB_CCR_USERSETMPEND_Msk(1UL<<SCB_CCR_USERSETMPEND_Pos)#defineSCB_SHCSR_HARDFAULTPENDED_Pos21U#defineSCB_SHCSR_HARDFAULTPENDED_Msk(1UL<<SCB_SHCSR_HARDFAULTPENDED_Pos)#defineSCB_SHCSR_SECUREFAULTPENDED_Pos20U#defineSCB_SHCSR_SECUREFAULTPENDED_Msk(1UL<<SCB_SHCSR_SECUREFAULTPENDED_Pos)#defineSCB_SHCSR_SECUREFAULTENA_Pos19U#defineSCB_SHCSR_SECUREFAULTENA_Msk(1UL<<SCB_SHCSR_SECUREFAULTENA_Pos)#defineSCB_SHCSR_USGFAULTENA_Pos18U#defineSCB_SHCSR_USGFAULTENA_Msk(1UL<<SCB_SHCSR_USGFAULTENA_Pos)#defineSCB_SHCSR_BUSFAULTENA_Pos17U#defineSCB_SHCSR_BUSFAULTENA_Msk(1UL<<SCB_SHCSR_BUSFAULTENA_Pos)#defineSCB_SHCSR_MEMFAULTENA_Pos16U#defineSCB_SHCSR_MEMFAULTENA_Msk(1UL<<SCB_SHCSR_MEMFAULTENA_Pos)#defineSCB_SHCSR_SVCALLPENDED_Pos15U#defineSCB_SHCSR_SVCALLPENDED_Msk(1UL<<SCB_SHCSR_SVCALLPENDED_Pos)#defineSCB_SHCSR_BUSFAULTPENDED_Pos14U#defineSCB_SHCSR_BUSFAULTPENDED_Msk(1UL<<SCB_SHCSR_BUSFAULTPENDED_Pos)#defineSCB_SHCSR_MEMFAULTPENDED_Pos13U#defineSCB_SHCSR_MEMFAULTPENDED_Msk(1UL<<SCB_SHCSR_MEMFAULTPENDED_Pos)#defineSCB_SHCSR_USGFAULTPENDED_Pos12U#defineSCB_SHCSR_USGFAULTPENDED_Msk(1UL<<SCB_SHCSR_USGFAULTPENDED_Pos)#defineSCB_SHCSR_SYSTICKACT_Pos11U#defineSCB_SHCSR_SYSTICKACT_Msk(1UL<<SCB_SHCSR_SYSTICKACT_Pos)#defineSCB_SHCSR_PENDSVACT_Pos10U#defineSCB_SHCSR_PENDSVACT_Msk(1UL<<SCB_SHCSR_PENDSVACT_Pos)#defineSCB_SHCSR_MONITORACT_Pos8U#defineSCB_SHCSR_MONITORACT_Msk(1UL<<SCB_SHCSR_MONITORACT_Pos)#defineSCB_SHCSR_SVCALLACT_Pos7U#defineSCB_SHCSR_SVCALLACT_Msk(1UL<<SCB_SHCSR_SVCALLACT_Pos)#defineSCB_SHCSR_NMIACT_Pos5U#defineSCB_SHCSR_NMIACT_Msk(1UL<<SCB_SHCSR_NMIACT_Pos)#defineSCB_SHCSR_SECUREFAULTACT_Pos4U#defineSCB_SHCSR_SECUREFAULTACT_Msk(1UL<<SCB_SHCSR_SECUREFAULTACT_Pos)#defineSCB_SHCSR_USGFAULTACT_Pos3U#defineSCB_SHCSR_USGFAULTACT_Msk(1UL<<SCB_SHCSR_USGFAULTACT_Pos)#defineSCB_SHCSR_HARDFAULTACT_Pos2U#defineSCB_SHCSR_HARDFAULTACT_Msk(1UL<<SCB_SHCSR_HARDFAULTACT_Pos)#defineSCB_SHCSR_BUSFAULTACT_Pos1U#defineSCB_SHCSR_BUSFAULTACT_Msk(1UL<<SCB_SHCSR_BUSFAULTACT_Pos)#defineSCB_SHCSR_MEMFAULTACT_Pos0U#defineSCB_SHCSR_MEMFAULTACT_Msk(1UL)#defineSCB_CFSR_USGFAULTSR_Pos16U#defineSCB_CFSR_USGFAULTSR_Msk(0xFFFFUL<<SCB_CFSR_USGFAULTSR_Pos)#defineSCB_CFSR_BUSFAULTSR_Pos8U#defineSCB_CFSR_BUSFAULTSR_Msk(0xFFUL<<SCB_CFSR_BUSFAULTSR_Pos)#defineSCB_CFSR_MEMFAULTSR_Pos0U#defineSCB_CFSR_MEMFAULTSR_Msk(0xFFUL)#defineSCB_CFSR_MMARVALID_Pos(SCB_SHCSR_MEMFAULTACT_Pos+7U)#defineSCB_CFSR_MMARVALID_Msk(1UL<<SCB_CFSR_MMARVALID_Pos)#defineSCB_CFSR_MLSPERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos+5U)#defineSCB_CFSR_MLSPERR_Msk(1UL<<SCB_CFSR_MLSPERR_Pos)#defineSCB_CFSR_MSTKERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos+4U)#defineSCB_CFSR_MSTKERR_Msk(1UL<<SCB_CFSR_MSTKERR_Pos)#defineSCB_CFSR_MUNSTKERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos+3U)#defineSCB_CFSR_MUNSTKERR_Msk(1UL<<SCB_CFSR_MUNSTKERR_Pos)#defineSCB_CFSR_DACCVIOL_Pos(SCB_SHCSR_MEMFAULTACT_Pos+1U)#defineSCB_CFSR_DACCVIOL_Msk(1UL<<SCB_CFSR_DACCVIOL_Pos)#defineSCB_CFSR_IACCVIOL_Pos(SCB_SHCSR_MEMFAULTACT_Pos+0U)#defineSCB_CFSR_IACCVIOL_Msk(1UL)#defineSCB_CFSR_BFARVALID_Pos(SCB_CFSR_BUSFAULTSR_Pos+7U)#defineSCB_CFSR_BFARVALID_Msk(1UL<<SCB_CFSR_BFARVALID_Pos)#defineSCB_CFSR_LSPERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+5U)#defineSCB_CFSR_LSPERR_Msk(1UL<<SCB_CFSR_LSPERR_Pos)#defineSCB_CFSR_STKERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+4U)#defineSCB_CFSR_STKERR_Msk(1UL<<SCB_CFSR_STKERR_Pos)#defineSCB_CFSR_UNSTKERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+3U)#defineSCB_CFSR_UNSTKERR_Msk(1UL<<SCB_CFSR_UNSTKERR_Pos)#defineSCB_CFSR_IMPRECISERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+2U)#defineSCB_CFSR_IMPRECISERR_Msk(1UL<<SCB_CFSR_IMPRECISERR_Pos)#defineSCB_CFSR_PRECISERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+1U)#defineSCB_CFSR_PRECISERR_Msk(1UL<<SCB_CFSR_PRECISERR_Pos)#defineSCB_CFSR_IBUSERR_Pos(SCB_CFSR_BUSFAULTSR_Pos+0U)#defineSCB_CFSR_IBUSERR_Msk(1UL<<SCB_CFSR_IBUSERR_Pos)#defineSCB_CFSR_DIVBYZERO_Pos(SCB_CFSR_USGFAULTSR_Pos+9U)#defineSCB_CFSR_DIVBYZERO_Msk(1UL<<SCB_CFSR_DIVBYZERO_Pos)#defineSCB_CFSR_UNALIGNED_Pos(SCB_CFSR_USGFAULTSR_Pos+8U)#defineSCB_CFSR_UNALIGNED_Msk(1UL<<SCB_CFSR_UNALIGNED_Pos)#defineSCB_CFSR_STKOF_Pos(SCB_CFSR_USGFAULTSR_Pos+4U)#defineSCB_CFSR_STKOF_Msk(1UL<<SCB_CFSR_STKOF_Pos)#defineSCB_CFSR_NOCP_Pos(SCB_CFSR_USGFAULTSR_Pos+3U)#defineSCB_CFSR_NOCP_Msk(1UL<<SCB_CFSR_NOCP_Pos)#defineSCB_CFSR_INVPC_Pos(SCB_CFSR_USGFAULTSR_Pos+2U)#defineSCB_CFSR_INVPC_Msk(1UL<<SCB_CFSR_INVPC_Pos)#defineSCB_CFSR_INVSTATE_Pos(SCB_CFSR_USGFAULTSR_Pos+1U)#defineSCB_CFSR_INVSTATE_Msk(1UL<<SCB_CFSR_INVSTATE_Pos)#defineSCB_CFSR_UNDEFINSTR_Pos(SCB_CFSR_USGFAULTSR_Pos+0U)#defineSCB_CFSR_UNDEFINSTR_Msk(1UL<<SCB_CFSR_UNDEFINSTR_Pos)#defineSCB_HFSR_DEBUGEVT_Pos31U#defineSCB_HFSR_DEBUGEVT_Msk(1UL<<SCB_HFSR_DEBUGEVT_Pos)#defineSCB_HFSR_FORCED_Pos30U#defineSCB_HFSR_FORCED_Msk(1UL<<SCB_HFSR_FORCED_Pos)#defineSCB_HFSR_VECTTBL_Pos1U#defineSCB_HFSR_VECTTBL_Msk(1UL<<SCB_HFSR_VECTTBL_Pos)#defineSCB_DFSR_EXTERNAL_Pos4U#defineSCB_DFSR_EXTERNAL_Msk(1UL<<SCB_DFSR_EXTERNAL_Pos)#defineSCB_DFSR_VCATCH_Pos3U#defineSCB_DFSR_VCATCH_Msk(1UL<<SCB_DFSR_VCATCH_Pos)#defineSCB_DFSR_DWTTRAP_Pos2U#defineSCB_DFSR_DWTTRAP_Msk(1UL<<SCB_DFSR_DWTTRAP_Pos)#defineSCB_DFSR_BKPT_Pos1U#defineSCB_DFSR_BKPT_Msk(1UL<<SCB_DFSR_BKPT_Pos)#defineSCB_DFSR_HALTED_Pos0U#defineSCB_DFSR_HALTED_Msk(1UL)#defineSCB_NSACR_CP11_Pos11U#defineSCB_NSACR_CP11_Msk(1UL<<SCB_NSACR_CP11_Pos)#defineSCB_NSACR_CP10_Pos10U#defineSCB_NSACR_CP10_Msk(1UL<<SCB_NSACR_CP10_Pos)#defineSCB_NSACR_CPn_Pos0U#defineSCB_NSACR_CPn_Msk(1UL)#defineSCB_CLIDR_LOUU_Pos27U#defineSCB_CLIDR_LOUU_Msk(7UL<<SCB_CLIDR_LOUU_Pos)#defineSCB_CLIDR_LOC_Pos24U#defineSCB_CLIDR_LOC_Msk(7UL<<SCB_CLIDR_LOC_Pos)#defineSCB_CTR_FORMAT_Pos29U#defineSCB_CTR_FORMAT_Msk(7UL<<SCB_CTR_FORMAT_Pos)#defineSCB_CTR_CWG_Pos24U#defineSCB_CTR_CWG_Msk(0xFUL<<SCB_CTR_CWG_Pos)#defineSCB_CTR_ERG_Pos20U#defineSCB_CTR_ERG_Msk(0xFUL<<SCB_CTR_ERG_Pos)#defineSCB_CTR_DMINLINE_Pos16U#defineSCB_CTR_DMINLINE_Msk(0xFUL<<SCB_CTR_DMINLINE_Pos)#defineSCB_CTR_IMINLINE_Pos0U#defineSCB_CTR_IMINLINE_Msk(0xFUL)#defineSCB_CCSIDR_WT_Pos31U#defineSCB_CCSIDR_WT_Msk(1UL<<SCB_CCSIDR_WT_Pos)#defineSCB_CCSIDR_WB_Pos30U#defineSCB_CCSIDR_WB_Msk(1UL<<SCB_CCSIDR_WB_Pos)#defineSCB_CCSIDR_RA_Pos29U#defineSCB_CCSIDR_RA_Msk(1UL<<SCB_CCSIDR_RA_Pos)#defineSCB_CCSIDR_WA_Pos28U#defineSCB_CCSIDR_WA_Msk(1UL<<SCB_CCSIDR_WA_Pos)#defineSCB_CCSIDR_NUMSETS_Pos13U#defineSCB_CCSIDR_NUMSETS_Msk(0x7FFFUL<<SCB_CCSIDR_NUMSETS_Pos)#defineSCB_CCSIDR_ASSOCIATIVITY_Pos3U#defineSCB_CCSIDR_ASSOCIATIVITY_Msk(0x3FFUL<<SCB_CCSIDR_ASSOCIATIVITY_Pos)#defineSCB_CCSIDR_LINESIZE_Pos0U#defineSCB_CCSIDR_LINESIZE_Msk(7UL)#defineSCB_CSSELR_LEVEL_Pos1U#defineSCB_CSSELR_LEVEL_Msk(7UL<<SCB_CSSELR_LEVEL_Pos)#defineSCB_CSSELR_IND_Pos0U#defineSCB_CSSELR_IND_Msk(1UL)#defineSCB_STIR_INTID_Pos0U#defineSCB_STIR_INTID_Msk(0x1FFUL)#defineSCB_DCISW_WAY_Pos30U#defineSCB_DCISW_WAY_Msk(3UL<<SCB_DCISW_WAY_Pos)#defineSCB_DCISW_SET_Pos5U#defineSCB_DCISW_SET_Msk(0x1FFUL<<SCB_DCISW_SET_Pos)#defineSCB_DCCSW_WAY_Pos30U#defineSCB_DCCSW_WAY_Msk(3UL<<SCB_DCCSW_WAY_Pos)#defineSCB_DCCSW_SET_Pos5U#defineSCB_DCCSW_SET_Msk(0x1FFUL<<SCB_DCCSW_SET_Pos)#defineSCB_DCCISW_WAY_Pos30U#defineSCB_DCCISW_WAY_Msk(3UL<<SCB_DCCISW_WAY_Pos)#defineSCB_DCCISW_SET_Pos5U#defineSCB_DCCISW_SET_Msk(0x1FFUL<<SCB_DCCISW_SET_Pos)typedefstruct{uint32_tRESERVED0[1U];__IMuint32_tICTR;__IOMuint32_tACTLR;__IOMuint32_tCPPWR;}SCnSCB_Type;#defineSCnSCB_ICTR_INTLINESNUM_Pos0U#defineSCnSCB_ICTR_INTLINESNUM_Msk(0xFUL)typedefstruct{__IOMuint32_tCTRL;__IOMuint32_tLOAD;__IOMuint32_tVAL;__IMuint32_tCALIB;}SysTick_Type;#defineSysTick_CTRL_COUNTFLAG_Pos16U#defineSysTick_CTRL_COUNTFLAG_Msk(1UL<<SysTick_CTRL_COUNTFLAG_Pos)#defineSysTick_CTRL_CLKSOURCE_Pos2U#defineSysTick_CTRL_CLKSOURCE_Msk(1UL<<SysTick_CTRL_CLKSOURCE_Pos)#defineSysTick_CTRL_TICKINT_Pos1U#defineSysTick_CTRL_TICKINT_Msk(1UL<<SysTick_CTRL_TICKINT_Pos)#defineSysTick_CTRL_ENABLE_Pos0U#defineSysTick_CTRL_ENABLE_Msk(1UL)#defineSysTick_LOAD_RELOAD_Pos0U#defineSysTick_LOAD_RELOAD_Msk(0xFFFFFFUL)#defineSysTick_VAL_CURRENT_Pos0U#defineSysTick_VAL_CURRENT_Msk(0xFFFFFFUL)#defineSysTick_CALIB_NOREF_Pos31U#defineSysTick_CALIB_NOREF_Msk(1UL<<SysTick_CALIB_NOREF_Pos)#defineSysTick_CALIB_SKEW_Pos30U#defineSysTick_CALIB_SKEW_Msk(1UL<<SysTick_CALIB_SKEW_Pos)#defineSysTick_CALIB_TENMS_Pos0U#defineSysTick_CALIB_TENMS_Msk(0xFFFFFFUL)typedefstruct{__OMunion{__OMuint8_tu8;__OMuint16_tu16;__OMuint32_tu32;}PORT[32U];uint32_tRESERVED0[864U];__IOMuint32_tTER;uint32_tRESERVED1[15U];__IOMuint32_tTPR;uint32_tRESERVED2[15U];__IOMuint32_tTCR;uint32_tRESERVED3[32U];uint32_tRESERVED4[43U];__OMuint32_tLAR;__IMuint32_tLSR;uint32_tRESERVED5[1U];__IMuint32_tDEVARCH;uint32_tRESERVED6[4U];__IMuint32_tPID4;__IMuint32_tPID5;__IMuint32_tPID6;__IMuint32_tPID7;__IMuint32_tPID0;__IMuint32_tPID1;__IMuint32_tPID2;__IMuint32_tPID3;__IMuint32_tCID0;__IMuint32_tCID1;__IMuint32_tCID2;__IMuint32_tCID3;}ITM_Type;#defineITM_STIM_DISABLED_Pos1U#defineITM_STIM_DISABLED_Msk(0x1UL<<ITM_STIM_DISABLED_Pos)#defineITM_STIM_FIFOREADY_Pos0U#defineITM_STIM_FIFOREADY_Msk(0x1UL)#defineITM_TPR_PRIVMASK_Pos0U#defineITM_TPR_PRIVMASK_Msk(0xFFFFFFFFUL)#defineITM_TCR_BUSY_Pos23U#defineITM_TCR_BUSY_Msk(1UL<<ITM_TCR_BUSY_Pos)#defineITM_TCR_TRACEBUSID_Pos16U#defineITM_TCR_TRACEBUSID_Msk(0x7FUL<<ITM_TCR_TRACEBUSID_Pos)#defineITM_TCR_GTSFREQ_Pos10U#defineITM_TCR_GTSFREQ_Msk(3UL<<ITM_TCR_GTSFREQ_Pos)#defineITM_TCR_TSPRESCALE_Pos8U#defineITM_TCR_TSPRESCALE_Msk(3UL<<ITM_TCR_TSPRESCALE_Pos)#defineITM_TCR_STALLENA_Pos5U#defineITM_TCR_STALLENA_Msk(1UL<<ITM_TCR_STALLENA_Pos)#defineITM_TCR_SWOENA_Pos4U#defineITM_TCR_SWOENA_Msk(1UL<<ITM_TCR_SWOENA_Pos)#defineITM_TCR_DWTENA_Pos3U#defineITM_TCR_DWTENA_Msk(1UL<<ITM_TCR_DWTENA_Pos)#defineITM_TCR_SYNCENA_Pos2U#defineITM_TCR_SYNCENA_Msk(1UL<<ITM_TCR_SYNCENA_Pos)#defineITM_TCR_TSENA_Pos1U#defineITM_TCR_TSENA_Msk(1UL<<ITM_TCR_TSENA_Pos)#defineITM_TCR_ITMENA_Pos0U#defineITM_TCR_ITMENA_Msk(1UL)#defineITM_LSR_ByteAcc_Pos2U#defineITM_LSR_ByteAcc_Msk(1UL<<ITM_LSR_ByteAcc_Pos)#defineITM_LSR_Access_Pos1U#defineITM_LSR_Access_Msk(1UL<<ITM_LSR_Access_Pos)#defineITM_LSR_Present_Pos0U#defineITM_LSR_Present_Msk(1UL)typedefstruct{__IOMuint32_tCTRL;__IOMuint32_tCYCCNT;__IOMuint32_tCPICNT;__IOMuint32_tEXCCNT;__IOMuint32_tSLEEPCNT;__IOMuint32_tLSUCNT;__IOMuint32_tFOLDCNT;__IMuint32_tPCSR;__IOMuint32_tCOMP0;uint32_tRESERVED1[1U];__IOMuint32_tFUNCTION0;uint32_tRESERVED2[1U];__IOMuint32_tCOMP1;uint32_tRESERVED3[1U];__IOMuint32_tFUNCTION1;uint32_tRESERVED4[1U];__IOMuint32_tCOMP2;uint32_tRESERVED5[1U];__IOMuint32_tFUNCTION2;uint32_tRESERVED6[1U];__IOMuint32_tCOMP3;uint32_tRESERVED7[1U];__IOMuint32_tFUNCTION3;uint32_tRESERVED8[1U];__IOMuint32_tCOMP4;uint32_tRESERVED9[1U];__IOMuint32_tFUNCTION4;uint32_tRESERVED10[1U];__IOMuint32_tCOMP5;uint32_tRESERVED11[1U];__IOMuint32_tFUNCTION5;uint32_tRESERVED12[1U];__IOMuint32_tCOMP6;uint32_tRESERVED13[1U];__IOMuint32_tFUNCTION6;uint32_tRESERVED14[1U];__IOMuint32_tCOMP7;uint32_tRESERVED15[1U];__IOMuint32_tFUNCTION7;uint32_tRESERVED16[1U];__IOMuint32_tCOMP8;uint32_tRESERVED17[1U];__IOMuint32_tFUNCTION8;uint32_tRESERVED18[1U];__IOMuint32_tCOMP9;uint32_tRESERVED19[1U];__IOMuint32_tFUNCTION9;uint32_tRESERVED20[1U];__IOMuint32_tCOMP10;uint32_tRESERVED21[1U];__IOMuint32_tFUNCTION10;uint32_tRESERVED22[1U];__IOMuint32_tCOMP11;uint32_tRESERVED23[1U];__IOMuint32_tFUNCTION11;uint32_tRESERVED24[1U];__IOMuint32_tCOMP12;uint32_tRESERVED25[1U];__IOMuint32_tFUNCTION12;uint32_tRESERVED26[1U];__IOMuint32_tCOMP13;uint32_tRESERVED27[1U];__IOMuint32_tFUNCTION13;uint32_tRESERVED28[1U];__IOMuint32_tCOMP14;uint32_tRESERVED29[1U];__IOMuint32_tFUNCTION14;uint32_tRESERVED30[1U];__IOMuint32_tCOMP15;uint32_tRESERVED31[1U];__IOMuint32_tFUNCTION15;uint32_tRESERVED32[934U];__IMuint32_tLSR;uint32_tRESERVED33[1U];__IMuint32_tDEVARCH;}DWT_Type;#defineDWT_CTRL_NUMCOMP_Pos28U#defineDWT_CTRL_NUMCOMP_Msk(0xFUL<<DWT_CTRL_NUMCOMP_Pos)#defineDWT_CTRL_NOTRCPKT_Pos27U#defineDWT_CTRL_NOTRCPKT_Msk(0x1UL<<DWT_CTRL_NOTRCPKT_Pos)#defineDWT_CTRL_NOEXTTRIG_Pos26U#defineDWT_CTRL_NOEXTTRIG_Msk(0x1UL<<DWT_CTRL_NOEXTTRIG_Pos)#defineDWT_CTRL_NOCYCCNT_Pos25U#defineDWT_CTRL_NOCYCCNT_Msk(0x1UL<<DWT_CTRL_NOCYCCNT_Pos)#defineDWT_CTRL_NOPRFCNT_Pos24U#defineDWT_CTRL_NOPRFCNT_Msk(0x1UL<<DWT_CTRL_NOPRFCNT_Pos)#defineDWT_CTRL_CYCDISS_Pos23U#defineDWT_CTRL_CYCDISS_Msk(0x1UL<<DWT_CTRL_CYCDISS_Pos)#defineDWT_CTRL_CYCEVTENA_Pos22U#defineDWT_CTRL_CYCEVTENA_Msk(0x1UL<<DWT_CTRL_CYCEVTENA_Pos)#defineDWT_CTRL_FOLDEVTENA_Pos21U#defineDWT_CTRL_FOLDEVTENA_Msk(0x1UL<<DWT_CTRL_FOLDEVTENA_Pos)#defineDWT_CTRL_LSUEVTENA_Pos20U#defineDWT_CTRL_LSUEVTENA_Msk(0x1UL<<DWT_CTRL_LSUEVTENA_Pos)#defineDWT_CTRL_SLEEPEVTENA_Pos19U#defineDWT_CTRL_SLEEPEVTENA_Msk(0x1UL<<DWT_CTRL_SLEEPEVTENA_Pos)#defineDWT_CTRL_EXCEVTENA_Pos18U#defineDWT_CTRL_EXCEVTENA_Msk(0x1UL<<DWT_CTRL_EXCEVTENA_Pos)#defineDWT_CTRL_CPIEVTENA_Pos17U#defineDWT_CTRL_CPIEVTENA_Msk(0x1UL<<DWT_CTRL_CPIEVTENA_Pos)#defineDWT_CTRL_EXCTRCENA_Pos16U#defineDWT_CTRL_EXCTRCENA_Msk(0x1UL<<DWT_CTRL_EXCTRCENA_Pos)#defineDWT_CTRL_PCSAMPLENA_Pos12U#defineDWT_CTRL_PCSAMPLENA_Msk(0x1UL<<DWT_CTRL_PCSAMPLENA_Pos)#defineDWT_CTRL_SYNCTAP_Pos10U#defineDWT_CTRL_SYNCTAP_Msk(0x3UL<<DWT_CTRL_SYNCTAP_Pos)#defineDWT_CTRL_CYCTAP_Pos9U#defineDWT_CTRL_CYCTAP_Msk(0x1UL<<DWT_CTRL_CYCTAP_Pos)#defineDWT_CTRL_POSTINIT_Pos5U#defineDWT_CTRL_POSTINIT_Msk(0xFUL<<DWT_CTRL_POSTINIT_Pos)#defineDWT_CTRL_POSTPRESET_Pos1U#defineDWT_CTRL_POSTPRESET_Msk(0xFUL<<DWT_CTRL_POSTPRESET_Pos)#defineDWT_CTRL_CYCCNTENA_Pos0U#defineDWT_CTRL_CYCCNTENA_Msk(0x1UL)#defineDWT_CPICNT_CPICNT_Pos0U#defineDWT_CPICNT_CPICNT_Msk(0xFFUL)#defineDWT_EXCCNT_EXCCNT_Pos0U#defineDWT_EXCCNT_EXCCNT_Msk(0xFFUL)#defineDWT_SLEEPCNT_SLEEPCNT_Pos0U#defineDWT_SLEEPCNT_SLEEPCNT_Msk(0xFFUL)#defineDWT_LSUCNT_LSUCNT_Pos0U#defineDWT_LSUCNT_LSUCNT_Msk(0xFFUL)#defineDWT_FOLDCNT_FOLDCNT_Pos0U#defineDWT_FOLDCNT_FOLDCNT_Msk(0xFFUL)#defineDWT_FUNCTION_ID_Pos27U#defineDWT_FUNCTION_ID_Msk(0x1FUL<<DWT_FUNCTION_ID_Pos)#defineDWT_FUNCTION_MATCHED_Pos24U#defineDWT_FUNCTION_MATCHED_Msk(0x1UL<<DWT_FUNCTION_MATCHED_Pos)#defineDWT_FUNCTION_DATAVSIZE_Pos10U#defineDWT_FUNCTION_DATAVSIZE_Msk(0x3UL<<DWT_FUNCTION_DATAVSIZE_Pos)#defineDWT_FUNCTION_ACTION_Pos4U#defineDWT_FUNCTION_ACTION_Msk(0x1UL<<DWT_FUNCTION_ACTION_Pos)#defineDWT_FUNCTION_MATCH_Pos0U#defineDWT_FUNCTION_MATCH_Msk(0xFUL)typedefstruct{__IMuint32_tSSPSR;__IOMuint32_tCSPSR;uint32_tRESERVED0[2U];__IOMuint32_tACPR;uint32_tRESERVED1[55U];__IOMuint32_tSPPR;uint32_tRESERVED2[131U];__IMuint32_tFFSR;__IOMuint32_tFFCR;__IOMuint32_tPSCR;uint32_tRESERVED3[759U];__IMuint32_tTRIGGER;__IMuint32_tITFTTD0;__IOMuint32_tITATBCTR2;uint32_tRESERVED4[1U];__IMuint32_tITATBCTR0;__IMuint32_tITFTTD1;__IOMuint32_tITCTRL;uint32_tRESERVED5[39U];__IOMuint32_tCLAIMSET;__IOMuint32_tCLAIMCLR;uint32_tRESERVED7[8U];__IMuint32_tDEVID;__IMuint32_tDEVTYPE;}TPI_Type;#defineTPI_ACPR_PRESCALER_Pos0U#defineTPI_ACPR_PRESCALER_Msk(0x1FFFUL)#defineTPI_SPPR_TXMODE_Pos0U#defineTPI_SPPR_TXMODE_Msk(0x3UL)#defineTPI_FFSR_FtNonStop_Pos3U#defineTPI_FFSR_FtNonStop_Msk(0x1UL<<TPI_FFSR_FtNonStop_Pos)#defineTPI_FFSR_TCPresent_Pos2U#defineTPI_FFSR_TCPresent_Msk(0x1UL<<TPI_FFSR_TCPresent_Pos)#defineTPI_FFSR_FtStopped_Pos1U#defineTPI_FFSR_FtStopped_Msk(0x1UL<<TPI_FFSR_FtStopped_Pos)#defineTPI_FFSR_FlInProg_Pos0U#defineTPI_FFSR_FlInProg_Msk(0x1UL)#defineTPI_FFCR_TrigIn_Pos8U#defineTPI_FFCR_TrigIn_Msk(0x1UL<<TPI_FFCR_TrigIn_Pos)#defineTPI_FFCR_FOnMan_Pos6U#defineTPI_FFCR_FOnMan_Msk(0x1UL<<TPI_FFCR_FOnMan_Pos)#defineTPI_FFCR_EnFCont_Pos1U#defineTPI_FFCR_EnFCont_Msk(0x1UL<<TPI_FFCR_EnFCont_Pos)#defineTPI_TRIGGER_TRIGGER_Pos0U#defineTPI_TRIGGER_TRIGGER_Msk(0x1UL)#defineTPI_ITFTTD0_ATB_IF2_ATVALID_Pos29U#defineTPI_ITFTTD0_ATB_IF2_ATVALID_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)#defineTPI_ITFTTD0_ATB_IF2_bytecount_Pos27U#defineTPI_ITFTTD0_ATB_IF2_bytecount_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF2_bytecount_Pos)#defineTPI_ITFTTD0_ATB_IF1_ATVALID_Pos26U#defineTPI_ITFTTD0_ATB_IF1_ATVALID_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)#defineTPI_ITFTTD0_ATB_IF1_bytecount_Pos24U#defineTPI_ITFTTD0_ATB_IF1_bytecount_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF1_bytecount_Pos)#defineTPI_ITFTTD0_ATB_IF1_data2_Pos16U#defineTPI_ITFTTD0_ATB_IF1_data2_Msk(0xFFUL<<TPI_ITFTTD0_ATB_IF1_data1_Pos)#defineTPI_ITFTTD0_ATB_IF1_data1_Pos8U#defineTPI_ITFTTD0_ATB_IF1_data1_Msk(0xFFUL<<TPI_ITFTTD0_ATB_IF1_data1_Pos)#defineTPI_ITFTTD0_ATB_IF1_data0_Pos0U#defineTPI_ITFTTD0_ATB_IF1_data0_Msk(0xFFUL)#defineTPI_ITATBCTR2_AFVALID2S_Pos1U#defineTPI_ITATBCTR2_AFVALID2S_Msk(0x1UL<<TPI_ITATBCTR2_AFVALID2S_Pos)#defineTPI_ITATBCTR2_AFVALID1S_Pos1U#defineTPI_ITATBCTR2_AFVALID1S_Msk(0x1UL<<TPI_ITATBCTR2_AFVALID1S_Pos)#defineTPI_ITATBCTR2_ATREADY2S_Pos0U#defineTPI_ITATBCTR2_ATREADY2S_Msk(0x1UL)#defineTPI_ITATBCTR2_ATREADY1S_Pos0U#defineTPI_ITATBCTR2_ATREADY1S_Msk(0x1UL)#defineTPI_ITFTTD1_ATB_IF2_ATVALID_Pos29U#defineTPI_ITFTTD1_ATB_IF2_ATVALID_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)#defineTPI_ITFTTD1_ATB_IF2_bytecount_Pos27U#defineTPI_ITFTTD1_ATB_IF2_bytecount_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF2_bytecount_Pos)#defineTPI_ITFTTD1_ATB_IF1_ATVALID_Pos26U#defineTPI_ITFTTD1_ATB_IF1_ATVALID_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)#defineTPI_ITFTTD1_ATB_IF1_bytecount_Pos24U#defineTPI_ITFTTD1_ATB_IF1_bytecount_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF1_bytecount_Pos)#defineTPI_ITFTTD1_ATB_IF2_data2_Pos16U#defineTPI_ITFTTD1_ATB_IF2_data2_Msk(0xFFUL<<TPI_ITFTTD1_ATB_IF2_data1_Pos)#defineTPI_ITFTTD1_ATB_IF2_data1_Pos8U#defineTPI_ITFTTD1_ATB_IF2_data1_Msk(0xFFUL<<TPI_ITFTTD1_ATB_IF2_data1_Pos)#defineTPI_ITFTTD1_ATB_IF2_data0_Pos0U#defineTPI_ITFTTD1_ATB_IF2_data0_Msk(0xFFUL)#defineTPI_ITATBCTR0_AFVALID2S_Pos1U#defineTPI_ITATBCTR0_AFVALID2S_Msk(0x1UL<<TPI_ITATBCTR0_AFVALID2S_Pos)#defineTPI_ITATBCTR0_AFVALID1S_Pos1U#defineTPI_ITATBCTR0_AFVALID1S_Msk(0x1UL<<TPI_ITATBCTR0_AFVALID1S_Pos)#defineTPI_ITATBCTR0_ATREADY2S_Pos0U#defineTPI_ITATBCTR0_ATREADY2S_Msk(0x1UL)#defineTPI_ITATBCTR0_ATREADY1S_Pos0U#defineTPI_ITATBCTR0_ATREADY1S_Msk(0x1UL)#defineTPI_ITCTRL_Mode_Pos0U#defineTPI_ITCTRL_Mode_Msk(0x3UL)#defineTPI_DEVID_NRZVALID_Pos11U#defineTPI_DEVID_NRZVALID_Msk(0x1UL<<TPI_DEVID_NRZVALID_Pos)#defineTPI_DEVID_MANCVALID_Pos10U#defineTPI_DEVID_MANCVALID_Msk(0x1UL<<TPI_DEVID_MANCVALID_Pos)#defineTPI_DEVID_PTINVALID_Pos9U#defineTPI_DEVID_PTINVALID_Msk(0x1UL<<TPI_DEVID_PTINVALID_Pos)#defineTPI_DEVID_FIFOSZ_Pos6U#defineTPI_DEVID_FIFOSZ_Msk(0x7UL<<TPI_DEVID_FIFOSZ_Pos)#defineTPI_DEVID_NrTraceInput_Pos0U#defineTPI_DEVID_NrTraceInput_Msk(0x3FUL)#defineTPI_DEVTYPE_SubType_Pos4U#defineTPI_DEVTYPE_SubType_Msk(0xFUL)#defineTPI_DEVTYPE_MajorType_Pos0U#defineTPI_DEVTYPE_MajorType_Msk(0xFUL<<TPI_DEVTYPE_MajorType_Pos)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)typedefstruct{__IMuint32_tTYPE;__IOMuint32_tCTRL;__IOMuint32_tRNR;__IOMuint32_tRBAR;__IOMuint32_tRLAR;__IOMuint32_tRBAR_A1;__IOMuint32_tRLAR_A1;__IOMuint32_tRBAR_A2;__IOMuint32_tRLAR_A2;__IOMuint32_tRBAR_A3;__IOMuint32_tRLAR_A3;uint32_tRESERVED0[1];union{__IOMuint32_tMAIR[2];struct{__IOMuint32_tMAIR0;__IOMuint32_tMAIR1;};};}MPU_Type;#defineMPU_TYPE_RALIASES4U#defineMPU_TYPE_IREGION_Pos16U#defineMPU_TYPE_IREGION_Msk(0xFFUL<<MPU_TYPE_IREGION_Pos)#defineMPU_TYPE_DREGION_Pos8U#defineMPU_TYPE_DREGION_Msk(0xFFUL<<MPU_TYPE_DREGION_Pos)#defineMPU_TYPE_SEPARATE_Pos0U#defineMPU_TYPE_SEPARATE_Msk(1UL)#defineMPU_CTRL_PRIVDEFENA_Pos2U#defineMPU_CTRL_PRIVDEFENA_Msk(1UL<<MPU_CTRL_PRIVDEFENA_Pos)#defineMPU_CTRL_HFNMIENA_Pos1U#defineMPU_CTRL_HFNMIENA_Msk(1UL<<MPU_CTRL_HFNMIENA_Pos)#defineMPU_CTRL_ENABLE_Pos0U#defineMPU_CTRL_ENABLE_Msk(1UL)#defineMPU_RNR_REGION_Pos0U#defineMPU_RNR_REGION_Msk(0xFFUL)#defineMPU_RBAR_BASE_Pos5U#defineMPU_RBAR_BASE_Msk(0x7FFFFFFUL<<MPU_RBAR_BASE_Pos)#defineMPU_RBAR_SH_Pos3U#defineMPU_RBAR_SH_Msk(0x3UL<<MPU_RBAR_SH_Pos)#defineMPU_RBAR_AP_Pos1U#defineMPU_RBAR_AP_Msk(0x3UL<<MPU_RBAR_AP_Pos)#defineMPU_RBAR_XN_Pos0U#defineMPU_RBAR_XN_Msk(01UL)#defineMPU_RLAR_LIMIT_Pos5U#defineMPU_RLAR_LIMIT_Msk(0x7FFFFFFUL<<MPU_RLAR_LIMIT_Pos)#defineMPU_RLAR_AttrIndx_Pos1U#defineMPU_RLAR_AttrIndx_Msk(0x7UL<<MPU_RLAR_AttrIndx_Pos)#defineMPU_RLAR_EN_Pos0U#defineMPU_RLAR_EN_Msk(1UL)#defineMPU_MAIR0_Attr3_Pos24U#defineMPU_MAIR0_Attr3_Msk(0xFFUL<<MPU_MAIR0_Attr3_Pos)#defineMPU_MAIR0_Attr2_Pos16U#defineMPU_MAIR0_Attr2_Msk(0xFFUL<<MPU_MAIR0_Attr2_Pos)#defineMPU_MAIR0_Attr1_Pos8U#defineMPU_MAIR0_Attr1_Msk(0xFFUL<<MPU_MAIR0_Attr1_Pos)#defineMPU_MAIR0_Attr0_Pos0U#defineMPU_MAIR0_Attr0_Msk(0xFFUL)#defineMPU_MAIR1_Attr7_Pos24U#defineMPU_MAIR1_Attr7_Msk(0xFFUL<<MPU_MAIR1_Attr7_Pos)#defineMPU_MAIR1_Attr6_Pos16U#defineMPU_MAIR1_Attr6_Msk(0xFFUL<<MPU_MAIR1_Attr6_Pos)#defineMPU_MAIR1_Attr5_Pos8U#defineMPU_MAIR1_Attr5_Msk(0xFFUL<<MPU_MAIR1_Attr5_Pos)#defineMPU_MAIR1_Attr4_Pos0U#defineMPU_MAIR1_Attr4_Msk(0xFFUL)#endif#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)typedefstruct{__IOMuint32_tCTRL;__IMuint32_tTYPE;#ifdefined(__SAUREGION_PRESENT)&&(__SAUREGION_PRESENT==1U)__IOMuint32_tRNR;__IOMuint32_tRBAR;__IOMuint32_tRLAR;#elseuint32_tRESERVED0[3];#endif__IOMuint32_tSFSR;__IOMuint32_tSFAR;}SAU_Type;#defineSAU_CTRL_ALLNS_Pos1U#defineSAU_CTRL_ALLNS_Msk(1UL<<SAU_CTRL_ALLNS_Pos)#defineSAU_CTRL_ENABLE_Pos0U#defineSAU_CTRL_ENABLE_Msk(1UL)#defineSAU_TYPE_SREGION_Pos0U#defineSAU_TYPE_SREGION_Msk(0xFFUL)#ifdefined(__SAUREGION_PRESENT)&&(__SAUREGION_PRESENT==1U)#defineSAU_RNR_REGION_Pos0U#defineSAU_RNR_REGION_Msk(0xFFUL)#defineSAU_RBAR_BADDR_Pos5U#defineSAU_RBAR_BADDR_Msk(0x7FFFFFFUL<<SAU_RBAR_BADDR_Pos)#defineSAU_RLAR_LADDR_Pos5U#defineSAU_RLAR_LADDR_Msk(0x7FFFFFFUL<<SAU_RLAR_LADDR_Pos)#defineSAU_RLAR_NSC_Pos1U#defineSAU_RLAR_NSC_Msk(1UL<<SAU_RLAR_NSC_Pos)#defineSAU_RLAR_ENABLE_Pos0U#defineSAU_RLAR_ENABLE_Msk(1UL)#endif#defineSAU_SFSR_LSERR_Pos7U#defineSAU_SFSR_LSERR_Msk(1UL<<SAU_SFSR_LSERR_Pos)#defineSAU_SFSR_SFARVALID_Pos6U#defineSAU_SFSR_SFARVALID_Msk(1UL<<SAU_SFSR_SFARVALID_Pos)#defineSAU_SFSR_LSPERR_Pos5U#defineSAU_SFSR_LSPERR_Msk(1UL<<SAU_SFSR_LSPERR_Pos)#defineSAU_SFSR_INVTRAN_Pos4U#defineSAU_SFSR_INVTRAN_Msk(1UL<<SAU_SFSR_INVTRAN_Pos)#defineSAU_SFSR_AUVIOL_Pos3U#defineSAU_SFSR_AUVIOL_Msk(1UL<<SAU_SFSR_AUVIOL_Pos)#defineSAU_SFSR_INVER_Pos2U#defineSAU_SFSR_INVER_Msk(1UL<<SAU_SFSR_INVER_Pos)#defineSAU_SFSR_INVIS_Pos1U#defineSAU_SFSR_INVIS_Msk(1UL<<SAU_SFSR_INVIS_Pos)#defineSAU_SFSR_INVEP_Pos0U#defineSAU_SFSR_INVEP_Msk(1UL)#endiftypedefstruct{uint32_tRESERVED0[1U];__IOMuint32_tFPCCR;__IOMuint32_tFPCAR;__IOMuint32_tFPDSCR;__IMuint32_tMVFR0;__IMuint32_tMVFR1;}FPU_Type;#defineFPU_FPCCR_ASPEN_Pos31U#defineFPU_FPCCR_ASPEN_Msk(1UL<<FPU_FPCCR_ASPEN_Pos)#defineFPU_FPCCR_LSPEN_Pos30U#defineFPU_FPCCR_LSPEN_Msk(1UL<<FPU_FPCCR_LSPEN_Pos)#defineFPU_FPCCR_LSPENS_Pos29U#defineFPU_FPCCR_LSPENS_Msk(1UL<<FPU_FPCCR_LSPENS_Pos)#defineFPU_FPCCR_CLRONRET_Pos28U#defineFPU_FPCCR_CLRONRET_Msk(1UL<<FPU_FPCCR_CLRONRET_Pos)#defineFPU_FPCCR_CLRONRETS_Pos27U#defineFPU_FPCCR_CLRONRETS_Msk(1UL<<FPU_FPCCR_CLRONRETS_Pos)#defineFPU_FPCCR_TS_Pos26U#defineFPU_FPCCR_TS_Msk(1UL<<FPU_FPCCR_TS_Pos)#defineFPU_FPCCR_UFRDY_Pos10U#defineFPU_FPCCR_UFRDY_Msk(1UL<<FPU_FPCCR_UFRDY_Pos)#defineFPU_FPCCR_SPLIMVIOL_Pos9U#defineFPU_FPCCR_SPLIMVIOL_Msk(1UL<<FPU_FPCCR_SPLIMVIOL_Pos)#defineFPU_FPCCR_MONRDY_Pos8U#defineFPU_FPCCR_MONRDY_Msk(1UL<<FPU_FPCCR_MONRDY_Pos)#defineFPU_FPCCR_SFRDY_Pos7U#defineFPU_FPCCR_SFRDY_Msk(1UL<<FPU_FPCCR_SFRDY_Pos)#defineFPU_FPCCR_BFRDY_Pos6U#defineFPU_FPCCR_BFRDY_Msk(1UL<<FPU_FPCCR_BFRDY_Pos)#defineFPU_FPCCR_MMRDY_Pos5U#defineFPU_FPCCR_MMRDY_Msk(1UL<<FPU_FPCCR_MMRDY_Pos)#defineFPU_FPCCR_HFRDY_Pos4U#defineFPU_FPCCR_HFRDY_Msk(1UL<<FPU_FPCCR_HFRDY_Pos)#defineFPU_FPCCR_THREAD_Pos3U#defineFPU_FPCCR_THREAD_Msk(1UL<<FPU_FPCCR_THREAD_Pos)#defineFPU_FPCCR_S_Pos2U#defineFPU_FPCCR_S_Msk(1UL<<FPU_FPCCR_S_Pos)#defineFPU_FPCCR_USER_Pos1U#defineFPU_FPCCR_USER_Msk(1UL<<FPU_FPCCR_USER_Pos)#defineFPU_FPCCR_LSPACT_Pos0U#defineFPU_FPCCR_LSPACT_Msk(1UL)#defineFPU_FPCAR_ADDRESS_Pos3U#defineFPU_FPCAR_ADDRESS_Msk(0x1FFFFFFFUL<<FPU_FPCAR_ADDRESS_Pos)#defineFPU_FPDSCR_AHP_Pos26U#defineFPU_FPDSCR_AHP_Msk(1UL<<FPU_FPDSCR_AHP_Pos)#defineFPU_FPDSCR_DN_Pos25U#defineFPU_FPDSCR_DN_Msk(1UL<<FPU_FPDSCR_DN_Pos)#defineFPU_FPDSCR_FZ_Pos24U#defineFPU_FPDSCR_FZ_Msk(1UL<<FPU_FPDSCR_FZ_Pos)#defineFPU_FPDSCR_RMode_Pos22U#defineFPU_FPDSCR_RMode_Msk(3UL<<FPU_FPDSCR_RMode_Pos)#defineFPU_MVFR0_FP_rounding_modes_Pos28U#defineFPU_MVFR0_FP_rounding_modes_Msk(0xFUL<<FPU_MVFR0_FP_rounding_modes_Pos)#defineFPU_MVFR0_Short_vectors_Pos24U#defineFPU_MVFR0_Short_vectors_Msk(0xFUL<<FPU_MVFR0_Short_vectors_Pos)#defineFPU_MVFR0_Square_root_Pos20U#defineFPU_MVFR0_Square_root_Msk(0xFUL<<FPU_MVFR0_Square_root_Pos)#defineFPU_MVFR0_Divide_Pos16U#defineFPU_MVFR0_Divide_Msk(0xFUL<<FPU_MVFR0_Divide_Pos)#defineFPU_MVFR0_FP_excep_trapping_Pos12U#defineFPU_MVFR0_FP_excep_trapping_Msk(0xFUL<<FPU_MVFR0_FP_excep_trapping_Pos)#defineFPU_MVFR0_Double_precision_Pos8U#defineFPU_MVFR0_Double_precision_Msk(0xFUL<<FPU_MVFR0_Double_precision_Pos)#defineFPU_MVFR0_Single_precision_Pos4U#defineFPU_MVFR0_Single_precision_Msk(0xFUL<<FPU_MVFR0_Single_precision_Pos)#defineFPU_MVFR0_A_SIMD_registers_Pos0U#defineFPU_MVFR0_A_SIMD_registers_Msk(0xFUL)#defineFPU_MVFR1_FP_fused_MAC_Pos28U#defineFPU_MVFR1_FP_fused_MAC_Msk(0xFUL<<FPU_MVFR1_FP_fused_MAC_Pos)#defineFPU_MVFR1_FP_HPFP_Pos24U#defineFPU_MVFR1_FP_HPFP_Msk(0xFUL<<FPU_MVFR1_FP_HPFP_Pos)#defineFPU_MVFR1_D_NaN_mode_Pos4U#defineFPU_MVFR1_D_NaN_mode_Msk(0xFUL<<FPU_MVFR1_D_NaN_mode_Pos)#defineFPU_MVFR1_FtZ_mode_Pos0U#defineFPU_MVFR1_FtZ_mode_Msk(0xFUL)typedefstruct{__IOMuint32_tDHCSR;__OMuint32_tDCRSR;__IOMuint32_tDCRDR;__IOMuint32_tDEMCR;uint32_tRESERVED4[1U];__IOMuint32_tDAUTHCTRL;__IOMuint32_tDSCSR;}CoreDebug_Type;#defineCoreDebug_DHCSR_DBGKEY_Pos16U#defineCoreDebug_DHCSR_DBGKEY_Msk(0xFFFFUL<<CoreDebug_DHCSR_DBGKEY_Pos)#defineCoreDebug_DHCSR_S_RESTART_ST_Pos26U#defineCoreDebug_DHCSR_S_RESTART_ST_Msk(1UL<<CoreDebug_DHCSR_S_RESTART_ST_Pos)#defineCoreDebug_DHCSR_S_RESET_ST_Pos25U#defineCoreDebug_DHCSR_S_RESET_ST_Msk(1UL<<CoreDebug_DHCSR_S_RESET_ST_Pos)#defineCoreDebug_DHCSR_S_RETIRE_ST_Pos24U#defineCoreDebug_DHCSR_S_RETIRE_ST_Msk(1UL<<CoreDebug_DHCSR_S_RETIRE_ST_Pos)#defineCoreDebug_DHCSR_S_LOCKUP_Pos19U#defineCoreDebug_DHCSR_S_LOCKUP_Msk(1UL<<CoreDebug_DHCSR_S_LOCKUP_Pos)#defineCoreDebug_DHCSR_S_SLEEP_Pos18U#defineCoreDebug_DHCSR_S_SLEEP_Msk(1UL<<CoreDebug_DHCSR_S_SLEEP_Pos)#defineCoreDebug_DHCSR_S_HALT_Pos17U#defineCoreDebug_DHCSR_S_HALT_Msk(1UL<<CoreDebug_DHCSR_S_HALT_Pos)#defineCoreDebug_DHCSR_S_REGRDY_Pos16U#defineCoreDebug_DHCSR_S_REGRDY_Msk(1UL<<CoreDebug_DHCSR_S_REGRDY_Pos)#defineCoreDebug_DHCSR_C_SNAPSTALL_Pos5U#defineCoreDebug_DHCSR_C_SNAPSTALL_Msk(1UL<<CoreDebug_DHCSR_C_SNAPSTALL_Pos)#defineCoreDebug_DHCSR_C_MASKINTS_Pos3U#defineCoreDebug_DHCSR_C_MASKINTS_Msk(1UL<<CoreDebug_DHCSR_C_MASKINTS_Pos)#defineCoreDebug_DHCSR_C_STEP_Pos2U#defineCoreDebug_DHCSR_C_STEP_Msk(1UL<<CoreDebug_DHCSR_C_STEP_Pos)#defineCoreDebug_DHCSR_C_HALT_Pos1U#defineCoreDebug_DHCSR_C_HALT_Msk(1UL<<CoreDebug_DHCSR_C_HALT_Pos)#defineCoreDebug_DHCSR_C_DEBUGEN_Pos0U#defineCoreDebug_DHCSR_C_DEBUGEN_Msk(1UL)#defineCoreDebug_DCRSR_REGWnR_Pos16U#defineCoreDebug_DCRSR_REGWnR_Msk(1UL<<CoreDebug_DCRSR_REGWnR_Pos)#defineCoreDebug_DCRSR_REGSEL_Pos0U#defineCoreDebug_DCRSR_REGSEL_Msk(0x1FUL)#defineCoreDebug_DEMCR_TRCENA_Pos24U#defineCoreDebug_DEMCR_TRCENA_Msk(1UL<<CoreDebug_DEMCR_TRCENA_Pos)#defineCoreDebug_DEMCR_MON_REQ_Pos19U#defineCoreDebug_DEMCR_MON_REQ_Msk(1UL<<CoreDebug_DEMCR_MON_REQ_Pos)#defineCoreDebug_DEMCR_MON_STEP_Pos18U#defineCoreDebug_DEMCR_MON_STEP_Msk(1UL<<CoreDebug_DEMCR_MON_STEP_Pos)#defineCoreDebug_DEMCR_MON_PEND_Pos17U#defineCoreDebug_DEMCR_MON_PEND_Msk(1UL<<CoreDebug_DEMCR_MON_PEND_Pos)#defineCoreDebug_DEMCR_MON_EN_Pos16U#defineCoreDebug_DEMCR_MON_EN_Msk(1UL<<CoreDebug_DEMCR_MON_EN_Pos)#defineCoreDebug_DEMCR_VC_HARDERR_Pos10U#defineCoreDebug_DEMCR_VC_HARDERR_Msk(1UL<<CoreDebug_DEMCR_VC_HARDERR_Pos)#defineCoreDebug_DEMCR_VC_INTERR_Pos9U#defineCoreDebug_DEMCR_VC_INTERR_Msk(1UL<<CoreDebug_DEMCR_VC_INTERR_Pos)#defineCoreDebug_DEMCR_VC_BUSERR_Pos8U#defineCoreDebug_DEMCR_VC_BUSERR_Msk(1UL<<CoreDebug_DEMCR_VC_BUSERR_Pos)#defineCoreDebug_DEMCR_VC_STATERR_Pos7U#defineCoreDebug_DEMCR_VC_STATERR_Msk(1UL<<CoreDebug_DEMCR_VC_STATERR_Pos)#defineCoreDebug_DEMCR_VC_CHKERR_Pos6U#defineCoreDebug_DEMCR_VC_CHKERR_Msk(1UL<<CoreDebug_DEMCR_VC_CHKERR_Pos)#defineCoreDebug_DEMCR_VC_NOCPERR_Pos5U#defineCoreDebug_DEMCR_VC_NOCPERR_Msk(1UL<<CoreDebug_DEMCR_VC_NOCPERR_Pos)#defineCoreDebug_DEMCR_VC_MMERR_Pos4U#defineCoreDebug_DEMCR_VC_MMERR_Msk(1UL<<CoreDebug_DEMCR_VC_MMERR_Pos)#defineCoreDebug_DEMCR_VC_CORERESET_Pos0U#defineCoreDebug_DEMCR_VC_CORERESET_Msk(1UL)#defineCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos3U#defineCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk(1UL<<CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)#defineCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos2U#defineCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk(1UL<<CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)#defineCoreDebug_DAUTHCTRL_INTSPIDEN_Pos1U#defineCoreDebug_DAUTHCTRL_INTSPIDEN_Msk(1UL<<CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)#defineCoreDebug_DAUTHCTRL_SPIDENSEL_Pos0U#defineCoreDebug_DAUTHCTRL_SPIDENSEL_Msk(1UL)#defineCoreDebug_DSCSR_CDS_Pos16U#defineCoreDebug_DSCSR_CDS_Msk(1UL<<CoreDebug_DSCSR_CDS_Pos)#defineCoreDebug_DSCSR_SBRSEL_Pos1U#defineCoreDebug_DSCSR_SBRSEL_Msk(1UL<<CoreDebug_DSCSR_SBRSEL_Pos)#defineCoreDebug_DSCSR_SBRSELEN_Pos0U#defineCoreDebug_DSCSR_SBRSELEN_Msk(1UL)#define_VAL2FLD(field,value)(((uint32_t)(value)<<field##_Pos)&field##_Msk)#define_FLD2VAL(field,value)(((uint32_t)(value)&field##_Msk)>>field##_Pos)#defineSCS_BASE(0xE000E000UL)#defineITM_BASE(0xE0000000UL)#defineDWT_BASE(0xE0001000UL)#defineTPI_BASE(0xE0040000UL)#defineCoreDebug_BASE(0xE000EDF0UL)#defineSysTick_BASE(SCS_BASE+0x0010UL)#defineNVIC_BASE(SCS_BASE+0x0100UL)#defineSCB_BASE(SCS_BASE+0x0D00UL)#defineSCnSCB((SCnSCB_Type*)SCS_BASE)#defineSCB((SCB_Type*)SCB_BASE)#defineSysTick((SysTick_Type*)SysTick_BASE)#defineNVIC((NVIC_Type*)NVIC_BASE)#defineITM((ITM_Type*)ITM_BASE)#defineDWT((DWT_Type*)DWT_BASE)#defineTPI((TPI_Type*)TPI_BASE)#defineCoreDebug((CoreDebug_Type*)CoreDebug_BASE)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#defineMPU_BASE(SCS_BASE+0x0D90UL)#defineMPU((MPU_Type*)MPU_BASE)#endif#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineSAU_BASE(SCS_BASE+0x0DD0UL)#defineSAU((SAU_Type*)SAU_BASE)#endif#defineFPU_BASE(SCS_BASE+0x0F30UL)#defineFPU((FPU_Type*)FPU_BASE)#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineSCS_BASE_NS(0xE002E000UL)#defineCoreDebug_BASE_NS(0xE002EDF0UL)#defineSysTick_BASE_NS(SCS_BASE_NS+0x0010UL)#defineNVIC_BASE_NS(SCS_BASE_NS+0x0100UL)#defineSCB_BASE_NS(SCS_BASE_NS+0x0D00UL)#defineSCnSCB_NS((SCnSCB_Type*)SCS_BASE_NS)#defineSCB_NS((SCB_Type*)SCB_BASE_NS)#defineSysTick_NS((SysTick_Type*)SysTick_BASE_NS)#defineNVIC_NS((NVIC_Type*)NVIC_BASE_NS)#defineCoreDebug_NS((CoreDebug_Type*)CoreDebug_BASE_NS)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#defineMPU_BASE_NS(SCS_BASE_NS+0x0D90UL)#defineMPU_NS((MPU_Type*)MPU_BASE_NS)#endif#defineFPU_BASE_NS(SCS_BASE_NS+0x0F30UL)#defineFPU_NS((FPU_Type*)FPU_BASE_NS)#endif#ifdefCMSIS_NVIC_VIRTUAL#ifndefCMSIS_NVIC_VIRTUAL_HEADER_FILE#defineCMSIS_NVIC_VIRTUAL_HEADER_FILE"cmsis_nvic_virtual.h"#endif#includeCMSIS_NVIC_VIRTUAL_HEADER_FILE#else#defineNVIC_SetPriorityGrouping__NVIC_SetPriorityGrouping#defineNVIC_GetPriorityGrouping__NVIC_GetPriorityGrouping#defineNVIC_EnableIRQ__NVIC_EnableIRQ#defineNVIC_GetEnableIRQ__NVIC_GetEnableIRQ#defineNVIC_DisableIRQ__NVIC_DisableIRQ#defineNVIC_GetPendingIRQ__NVIC_GetPendingIRQ#defineNVIC_SetPendingIRQ__NVIC_SetPendingIRQ#defineNVIC_ClearPendingIRQ__NVIC_ClearPendingIRQ#defineNVIC_GetActive__NVIC_GetActive#defineNVIC_SetPriority__NVIC_SetPriority#defineNVIC_GetPriority__NVIC_GetPriority#defineNVIC_SystemReset__NVIC_SystemReset#endif#ifdefCMSIS_VECTAB_VIRTUAL#ifndefCMSIS_VECTAB_VIRTUAL_HEADER_FILE#defineCMSIS_VECTAB_VIRTUAL_HEADER_FILE"cmsis_vectab_virtual.h"#endif#includeCMSIS_VECTAB_VIRTUAL_HEADER_FILE#else#defineNVIC_SetVector__NVIC_SetVector#defineNVIC_GetVector__NVIC_GetVector#endif#defineNVIC_USER_IRQ_OFFSET16#defineFNC_RETURN(0xFEFFFFFFUL)#defineEXC_RETURN_PREFIX(0xFF000000UL)#defineEXC_RETURN_S(0x00000040UL)#defineEXC_RETURN_DCRS(0x00000020UL)#defineEXC_RETURN_FTYPE(0x00000010UL)#defineEXC_RETURN_MODE(0x00000008UL)#defineEXC_RETURN_SPSEL(0x00000004UL)#defineEXC_RETURN_ES(0x00000001UL)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#defineEXC_INTEGRITY_SIGNATURE(0xFEFA125AUL)#else#defineEXC_INTEGRITY_SIGNATURE(0xFEFA125BUL)#endif__STATIC_INLINEvoid__NVIC_SetPriorityGrouping(uint32_tPriorityGroup){uint32_treg_value;uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);reg_value=SCB->AIRCR;reg_value&=~((uint32_t)(SCB_AIRCR_VECTKEY_Msk|SCB_AIRCR_PRIGROUP_Msk));reg_value=(reg_value|((uint32_t)0x5FAUL<<SCB_AIRCR_VECTKEY_Pos)|(PriorityGroupTmp<<SCB_AIRCR_PRIGROUP_Pos));SCB->AIRCR=reg_value;}__STATIC_INLINEuint32_t__NVIC_GetPriorityGrouping(void){return((uint32_t)((SCB->AIRCR&SCB_AIRCR_PRIGROUP_Msk)>>SCB_AIRCR_PRIGROUP_Pos));}__STATIC_INLINEvoid__NVIC_EnableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){__COMPILER_BARRIER();NVIC->ISER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));__COMPILER_BARRIER();}}__STATIC_INLINEuint32_t__NVIC_GetEnableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoid__NVIC_DisableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ICER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));__DSB();__ISB();}}__STATIC_INLINEuint32_t__NVIC_GetPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoid__NVIC_SetPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ISPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEvoid__NVIC_ClearPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ICPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_t__NVIC_GetActive(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEuint32_tNVIC_GetTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEuint32_tNVIC_SetTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]|=((uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL)));return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEuint32_tNVIC_ClearTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&=~((uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL)));return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}#endif__STATIC_INLINEvoid__NVIC_SetPriority(IRQn_TypeIRQn,uint32_tpriority){if((int32_t)(IRQn)>=0){NVIC->IPR[((uint32_t)IRQn)]=(uint8_t)((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL);}else{SCB->SHPR[(((uint32_t)IRQn)&0xFUL)-4UL]=(uint8_t)((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL);}}__STATIC_INLINEuint32_t__NVIC_GetPriority(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]>>(8U-__NVIC_PRIO_BITS)));}else{return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn)&0xFUL)-4UL]>>(8U-__NVIC_PRIO_BITS)));}}__STATIC_INLINEuint32_tNVIC_EncodePriority(uint32_tPriorityGroup,uint32_tPreemptPriority,uint32_tSubPriority){uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);uint32_tPreemptPriorityBits;uint32_tSubPriorityBits;PreemptPriorityBits=((7UL-PriorityGroupTmp)>(uint32_t)(__NVIC_PRIO_BITS))?(uint32_t)(__NVIC_PRIO_BITS):(uint32_t)(7UL-PriorityGroupTmp);SubPriorityBits=((PriorityGroupTmp+(uint32_t)(__NVIC_PRIO_BITS))<(uint32_t)7UL)?(uint32_t)0UL:(uint32_t)((PriorityGroupTmp-7UL)+(uint32_t)(__NVIC_PRIO_BITS));return(((PreemptPriority&(uint32_t)((1UL<<(PreemptPriorityBits))-1UL))<<SubPriorityBits)|((SubPriority&(uint32_t)((1UL<<(SubPriorityBits))-1UL))));}__STATIC_INLINEvoidNVIC_DecodePriority(uint32_tPriority,uint32_tPriorityGroup,uint32_t*constpPreemptPriority,uint32_t*constpSubPriority){uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);uint32_tPreemptPriorityBits;uint32_tSubPriorityBits;PreemptPriorityBits=((7UL-PriorityGroupTmp)>(uint32_t)(__NVIC_PRIO_BITS))?(uint32_t)(__NVIC_PRIO_BITS):(uint32_t)(7UL-PriorityGroupTmp);SubPriorityBits=((PriorityGroupTmp+(uint32_t)(__NVIC_PRIO_BITS))<(uint32_t)7UL)?(uint32_t)0UL:(uint32_t)((PriorityGroupTmp-7UL)+(uint32_t)(__NVIC_PRIO_BITS));*pPreemptPriority=(Priority>>SubPriorityBits)&(uint32_t)((1UL<<(PreemptPriorityBits))-1UL);*pSubPriority=(Priority)&(uint32_t)((1UL<<(SubPriorityBits))-1UL);}__STATIC_INLINEvoid__NVIC_SetVector(IRQn_TypeIRQn,uint32_tvector){uint32_t*vectors=(uint32_t*)SCB->VTOR;vectors[(int32_t)IRQn+NVIC_USER_IRQ_OFFSET]=vector;__DSB();}__STATIC_INLINEuint32_t__NVIC_GetVector(IRQn_TypeIRQn){uint32_t*vectors=(uint32_t*)SCB->VTOR;returnvectors[(int32_t)IRQn+NVIC_USER_IRQ_OFFSET];}__NO_RETURN__STATIC_INLINEvoid__NVIC_SystemReset(void){__DSB();SCB->AIRCR=(uint32_t)((0x5FAUL<<SCB_AIRCR_VECTKEY_Pos)|(SCB->AIRCR&SCB_AIRCR_PRIGROUP_Msk)|SCB_AIRCR_SYSRESETREQ_Msk);__DSB();for(;;){__NOP();}}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEvoidTZ_NVIC_SetPriorityGrouping_NS(uint32_tPriorityGroup){uint32_treg_value;uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);reg_value=SCB_NS->AIRCR;reg_value&=~((uint32_t)(SCB_AIRCR_VECTKEY_Msk|SCB_AIRCR_PRIGROUP_Msk));reg_value=(reg_value|((uint32_t)0x5FAUL<<SCB_AIRCR_VECTKEY_Pos)|(PriorityGroupTmp<<SCB_AIRCR_PRIGROUP_Pos));SCB_NS->AIRCR=reg_value;}__STATIC_INLINEuint32_tTZ_NVIC_GetPriorityGrouping_NS(void){return((uint32_t)((SCB_NS->AIRCR&SCB_AIRCR_PRIGROUP_Msk)>>SCB_AIRCR_PRIGROUP_Pos));}__STATIC_INLINEvoidTZ_NVIC_EnableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ISER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetEnableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_DisableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ICER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_SetPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ISPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEvoidTZ_NVIC_ClearPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ICPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetActive_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_SetPriority_NS(IRQn_TypeIRQn,uint32_tpriority){if((int32_t)(IRQn)>=0){NVIC_NS->IPR[((uint32_t)IRQn)]=(uint8_t)((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL);}else{SCB_NS->SHPR[(((uint32_t)IRQn)&0xFUL)-4UL]=(uint8_t)((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL);}}__STATIC_INLINEuint32_tTZ_NVIC_GetPriority_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]>>(8U-__NVIC_PRIO_BITS)));}else{return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn)&0xFUL)-4UL]>>(8U-__NVIC_PRIO_BITS)));}}#endif#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#include"mpu_armv8.h"#endif__STATIC_INLINEuint32_tSCB_GetFPUType(void){uint32_tmvfr0;mvfr0=FPU->MVFR0;if((mvfr0&(FPU_MVFR0_Single_precision_Msk|FPU_MVFR0_Double_precision_Msk))==0x220U){return2U;}elseif((mvfr0&(FPU_MVFR0_Single_precision_Msk|FPU_MVFR0_Double_precision_Msk))==0x020U){return1U;}else{return0U;}}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEvoidTZ_SAU_Enable(void){SAU->CTRL|=(SAU_CTRL_ENABLE_Msk);}__STATIC_INLINEvoidTZ_SAU_Disable(void){SAU->CTRL&=~(SAU_CTRL_ENABLE_Msk);}#endif#ifdefined(__Vendor_SysTickConfig)&&(__Vendor_SysTickConfig==0U)__STATIC_INLINEuint32_tSysTick_Config(uint32_tticks){if((ticks-1UL)>SysTick_LOAD_RELOAD_Msk){return(1UL);}SysTick->LOAD=(uint32_t)(ticks-1UL);NVIC_SetPriority(SysTick_IRQn,(1UL<<__NVIC_PRIO_BITS)-1UL);SysTick->VAL=0UL;SysTick->CTRL=SysTick_CTRL_CLKSOURCE_Msk|SysTick_CTRL_TICKINT_Msk|SysTick_CTRL_ENABLE_Msk;return(0UL);}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEuint32_tTZ_SysTick_Config_NS(uint32_tticks){if((ticks-1UL)>SysTick_LOAD_RELOAD_Msk){return(1UL);}SysTick_NS->LOAD=(uint32_t)(ticks-1UL);TZ_NVIC_SetPriority_NS(SysTick_IRQn,(1UL<<__NVIC_PRIO_BITS)-1UL);SysTick_NS->VAL=0UL;SysTick_NS->CTRL=SysTick_CTRL_CLKSOURCE_Msk|SysTick_CTRL_TICKINT_Msk|SysTick_CTRL_ENABLE_Msk;return(0UL);}#endif#endifexternvolatileint32_tITM_RxBuffer;#defineITM_RXBUFFER_EMPTY((int32_t)0x5AA55AA5U)__STATIC_INLINEuint32_tITM_SendChar(uint32_tch){if(((ITM->TCR&ITM_TCR_ITMENA_Msk)!=0UL)&&((ITM->TER&1UL)!=0UL)){while(ITM->PORT[0U].u32==0UL){__NOP();}ITM->PORT[0U].u8=(uint8_t)ch;}return(ch);}__STATIC_INLINEint32_tITM_ReceiveChar(void){int32_tch=-1;if(ITM_RxBuffer!=ITM_RXBUFFER_EMPTY){ch=ITM_RxBuffer;ITM_RxBuffer=ITM_RXBUFFER_EMPTY;}return(ch);}__STATIC_INLINEint32_tITM_CheckChar(void){if(ITM_RxBuffer==ITM_RXBUFFER_EMPTY){return(0);}else{return(1);}}#ifdef__cplusplus}#endif#endif#endif