$date
	Fri May 30 16:57:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! dout [15:0] $end
$var parameter 32 " W $end
$var reg 1 # clk $end
$var reg 16 $ din [15:0] $end
$var reg 1 % resetn $end
$scope module fb $end
$var wire 1 # clk $end
$var wire 16 & din [15:0] $end
$var wire 16 ' dout [15:0] $end
$var wire 1 % resetn $end
$var parameter 32 ( W $end
$var reg 16 ) a [15:0] $end
$var reg 16 * b [15:0] $end
$var reg 16 + c [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 (
b10000 "
$end
#0
$dumpvars
bx +
bx *
bx )
bx '
bx &
1%
bx $
0#
bx !
$end
#2000
1#
#4000
0#
0%
#6000
b1 !
b1 '
b1 +
b1 *
b10 )
1#
#8000
0#
1%
#10000
b11 )
b10 *
1#
#12000
0#
#14000
b101 )
b11 *
b10 !
b10 '
b10 +
1#
#16000
0#
#18000
b1000 )
b101 *
b11 !
b11 '
b11 +
1#
#20000
0#
#22000
b1101 )
b1000 *
b101 !
b101 '
b101 +
1#
#24000
0#
#26000
b10101 )
b1101 *
b1000 !
b1000 '
b1000 +
1#
#28000
0#
