

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Sat May  9 23:49:19 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     1920|     1920|        15|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        2|        2|         2|          1|          1|     2|    yes   |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        2|        2|         2|          1|          1|     2|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1375|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       36|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     188|    -|
|Register         |        -|      -|     120|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       36|      0|     120|    1563|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |prod_U         |matrix_mul_1_prod     |        2|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U         |matrix_mul_1_temp     |        2|  0|   0|    0|     64|   32|     1|         2048|
    |temp_matrix_U  |matrix_mul_1_tempeOg  |       32|  0|   0|    0|  10752|   32|     1|       344064|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                      |       36|  0|   0|    0|  10880|   96|     3|       348160|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln130_fu_430_p2      |     +    |      0|  0|   12|           2|           3|
    |add_ln133_fu_374_p2      |     +    |      0|  0|   16|           9|           9|
    |add_ln134_1_fu_420_p2    |     +    |      0|  0|   21|          14|          14|
    |add_ln134_fu_388_p2      |     +    |      0|  0|   21|          14|          14|
    |add_ln139_fu_1005_p2     |     +    |      0|  0|   12|           2|           3|
    |add_ln68_fu_719_p2       |     +    |      0|  0|   15|           3|           6|
    |i_1_fu_461_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_338_p2              |     +    |      0|  0|   15|           8|           1|
    |sub_ln68_1_fu_761_p2     |     -    |      0|  0|   15|           6|           6|
    |sub_ln68_2_fu_791_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_3_fu_903_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_fu_749_p2       |     -    |      0|  0|   15|           6|           6|
    |and_ln68_1_fu_817_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln68_2_fu_956_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln68_fu_854_p2       |    and   |      0|  0|    8|           8|           8|
    |prod_d0                  |    and   |      0|  0|   32|          32|          32|
    |prod_d1                  |    and   |      0|  0|   32|          32|          32|
    |temp_d0                  |    and   |      0|  0|   32|          32|          32|
    |icmp_ln129_fu_332_p2     |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln130_fu_360_p2     |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln139_fu_979_p2     |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln68_1_fu_866_p2    |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln68_fu_729_p2      |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln87_fu_455_p2      |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln68_1_fu_811_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_2_fu_950_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_fu_805_p2      |   lshr   |      0|  0|  101|          32|          32|
    |or_ln130_fu_398_p2       |    or    |      0|  0|    2|           2|           1|
    |or_ln139_fu_994_p2       |    or    |      0|  0|    2|           2|           1|
    |or_ln68_fu_860_p2        |    or    |      0|  0|    8|           8|           8|
    |select_ln68_1_fu_775_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_2_fu_783_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_3_fu_884_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_4_fu_890_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_5_fu_896_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_6_fu_937_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_fu_767_p3    |  select  |      0|  0|    6|           1|           6|
    |shl_ln68_1_fu_848_p2     |    shl   |      0|  0|   19|           8|           8|
    |shl_ln68_2_fu_921_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln68_3_fu_944_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln68_4_fu_972_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln68_fu_836_p2       |    shl   |      0|  0|   19|           1|           8|
    |ap_enable_pp0            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|    2|           2|           1|
    |x_1_fu_492_p2            |    xor   |      0|  0|   32|          32|          32|
    |xor_ln100_1_fu_676_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_2_fu_682_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_3_fu_688_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_4_fu_694_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln100_fu_670_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln68_1_fu_842_p2     |    xor   |      0|  0|    8|           8|           2|
    |xor_ln68_2_fu_755_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_3_fu_878_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_fu_827_p2       |    xor   |      0|  0|    3|           3|           2|
    |xor_ln96_fu_566_p2       |    xor   |      0|  0|   24|          24|          24|
    |xor_ln97_2_fu_632_p2     |    xor   |      0|  0|   24|          24|          24|
    |xor_ln97_fu_610_p2       |    xor   |      0|  0|   24|          24|          24|
    |y_1_fu_582_p2            |    xor   |      0|  0|   32|          32|          32|
    |y_2_fu_626_p2            |    xor   |      0|  0|   32|          32|          32|
    |y_3_fu_656_p2            |    xor   |      0|  0|   24|          24|          24|
    |y_fu_538_p2              |    xor   |      0|  0|   32|          32|          32|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1375|         747|         925|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |bitNumber_assign_reg_277  |   9|          2|    8|         16|
    |i_0_i_reg_310             |   9|          2|    3|          6|
    |j_0_0_reg_289             |   9|          2|    3|          6|
    |loop_0_0_reg_321          |   9|          2|    3|          6|
    |prod_address0             |  15|          3|    6|         18|
    |prod_address1             |  15|          3|    6|         18|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_300             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 188|         40|   74|        184|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln68_reg_1124         |   3|   0|    6|          3|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |bitNumber_assign_reg_277  |   8|   0|    8|          0|
    |i_0_i_reg_310             |   3|   0|    3|          0|
    |i_1_reg_1098              |   3|   0|    3|          0|
    |i_reg_1026                |   8|   0|    8|          0|
    |icmp_ln130_reg_1046       |   1|   0|    1|          0|
    |icmp_ln139_reg_1143       |   1|   0|    1|          0|
    |icmp_ln68_1_reg_1135      |   1|   0|    1|          0|
    |j_0_0_reg_289             |   3|   0|    3|          0|
    |loop_0_0_reg_321          |   3|   0|    3|          0|
    |or_ln68_reg_1130          |   8|   0|    8|          0|
    |shl_ln_reg_1041           |   7|   0|    9|          2|
    |temp_addr_9_reg_1109      |   2|   0|    6|          4|
    |tmp_8_reg_1103            |   2|   0|    2|          0|
    |trunc_ln129_reg_1031      |   3|   0|    3|          0|
    |trunc_ln133_reg_1036      |   7|   0|    7|          0|
    |x_0_i_reg_300             |  32|   0|   32|          0|
    |zext_ln134_1_reg_1065     |   1|   0|   64|         63|
    |zext_ln134_reg_1050       |   3|   0|   64|         61|
    |zext_ln142_1_reg_1157     |   1|   0|   64|         63|
    |zext_ln142_reg_1147       |   3|   0|   64|         61|
    |zext_ln68_cast_reg_1119   |   2|   0|    5|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 120|   0|  380|        260|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_address1  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d1        | out |   32|  ap_memory |    output_r   |     array    |
|state_address0     | out |    3|  ap_memory |     state     |     array    |
|state_ce0          | out |    1|  ap_memory |     state     |     array    |
|state_q0           |  in |   32|  ap_memory |     state     |     array    |
|state_address1     | out |    3|  ap_memory |     state     |     array    |
|state_ce1          | out |    1|  ap_memory |     state     |     array    |
|state_q1           |  in |   32|  ap_memory |     state     |     array    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

