// Seed: 2799425813
`define pp_2 0
module module_0 (
    input logic id_0,
    input id_1
);
  assign #1 id_2 = 1;
  assign id_3 = id_2;
  always @(posedge 1) id_3 = id_1;
endmodule
