/*****************************************************************************
 *
 * Freescale Confidential Proprietary
 *
 * Copyright (c) 2017 Freescale Semiconductor;
 * All Rights Reserved
 *
 *****************************************************************************
 *
 * THIS SOFTWARE IS PROVIDED BY FREESCALE "AS IS" AND ANY EXPRESSED OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL FREESCALE OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

#ifdef  __cplusplus
extern "C" {
#endif

#include "ov10640_default_c.h"
#include "iofiles.h"
#ifndef S32DS_BUILD
#include "kmem.c"
#endif
#include "kmem_sym.h"
// *** forwards needed for cross-linking ***

static SEQ_FdmaCfg_t FastDMA;
static SEQ_MipiCfg_t OV_QUAD;
static SEQ_IpuCfg_t Debayer0;
static SEQ_IpuCfg_t RGB2Y0;
static SEQ_IpuCfg_t LUT4K0;
static SEQ_IpuCfg_t COMPRESS0;
static SEQ_IpuCfg_t Debayer1;
static SEQ_IpuCfg_t RGB2Y1;
static SEQ_IpuCfg_t LUT4K1;
static SEQ_IpuCfg_t COMPRESS1;
static SEQ_IpuCfg_t Histogram;
static SEQ_IpuCfg_t HDR;
static SEQ_IpuCfg_t DENOISEY2_0;
static SEQ_IpuCfg_t DENOISEY2_1;
static SEQ_IpuCfg_t DENOISE_UV;
static SEQ_IpuCfg_t Decompress;
static SEQ_Load_t sCodedebayer_even_Debayer0;
static SEQ_Load_t sCodergb2y_RGB2Y0;
static SEQ_Load_t sCodelut4k_LUT4K0;
static SEQ_Load_t sCodergb_compress_y_uv_ccm_COMPRESS0;
static SEQ_Load_t sCodedebayer_odd_Debayer1;
static SEQ_Load_t sCodergb2y_RGB2Y1;
static SEQ_Load_t sCodelut4k_hist_LUT4K1;
static SEQ_Load_t sCodergb_compress_y_uv_ccm_COMPRESS1;
static SEQ_Load_t sCodehistogram_Histogram;
static SEQ_Load_t sCodecopy_1to1_ipus_HDR;
static SEQ_Load_t sCodedenoise_median_DENOISEY2_0;
static SEQ_Load_t sCodedenoise_median_DENOISEY2_1;
static SEQ_Load_t sCodedenoise4x4_uv_DENOISE_UV;
static SEQ_Load_t sCodelut4k_Decompress;

/*** Buffers ****************************************************************/

SEQ_Buf_t HDR_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  5,				// *** number of lines fitting into output buffer (wrap) ***
  5136 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 2944 /*HDR*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 124 /* Debayer0.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 124 /* Debayer0.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 124 /* Debayer0.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      3,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 1380 /* Debayer1.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 1380 /* Debayer1.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      3,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 1380 /* Debayer1.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      4,				// *** number of lines required for processing ***
      5136 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      2,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // HDR_Buffer_0

SEQ_Buf_t DENOISEY2_0_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  BUF_ALIGN(5120),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 3244 /*DENOISEY2_0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // DENOISEY2_0_Buffer_0

SEQ_Buf_t Debayer0_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 124 /*Debayer0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 448 /* RGB2Y0.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer0_Buffer_0

SEQ_Buf_t Debayer0_Buffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 124 /*Debayer0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 448 /* RGB2Y0.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer0_Buffer_1

SEQ_Buf_t Debayer0_Buffer_2 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 124 /*Debayer0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 448 /* RGB2Y0.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer0_Buffer_2

SEQ_Buf_t Debayer1_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1380 /*Debayer1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 1704 /* RGB2Y1.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer1_Buffer_0

SEQ_Buf_t Debayer1_Buffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1380 /*Debayer1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 1704 /* RGB2Y1.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer1_Buffer_1

SEQ_Buf_t Debayer1_Buffer_2 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10272),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1380 /*Debayer1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 1704 /* RGB2Y1.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Debayer1_Buffer_2

SEQ_Buf_t DENOISEY2_1_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  BUF_ALIGN(5120),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 3552 /*DENOISEY2_1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // DENOISEY2_1_Buffer_0

SEQ_Buf_t RGB2Y0_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  3,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10240),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 448 /*RGB2Y0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 756 /* LUT4K0.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,	// *** offset to consumers (node) configuration header ***
      4,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // RGB2Y0_Buffer_0

SEQ_Buf_t LUT4K0_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  3,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10256),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 756 /*LUT4K0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,	// *** offset to consumers (node) configuration header ***
      3,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // LUT4K0_Buffer_0

SEQ_Buf_t RGB2Y1_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  3,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10256),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1704 /*RGB2Y1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 2012 /* LUT4K1.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,	// *** offset to consumers (node) configuration header ***
      4,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // RGB2Y1_Buffer_0

SEQ_Buf_t LUT4K1_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  3,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10256),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 2012 /*LUT4K1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,	// *** offset to consumers (node) configuration header ***
      3,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // LUT4K1_Buffer_0

SEQ_Buf_t COMPRESS0_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  4,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10240),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1048 /*COMPRESS0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 3860 /* DENOISE_UV.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5120 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 3860 /* DENOISE_UV.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5120 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // COMPRESS0_Buffer_0

SEQ_Buf_t COMPRESS1_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  4,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10240),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 2304 /*COMPRESS1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 3860 /* DENOISE_UV.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5120 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 3860 /* DENOISE_UV.mHead */,	// *** offset to consumers (node) configuration header ***
      3,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5120 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // COMPRESS1_Buffer_0

SEQ_Buf_t COMPRESS1_Buffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  4,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10256),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 2304 /*COMPRESS1*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 3244 /* DENOISEY2_0.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 3552 /* DENOISEY2_1.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 3552 /* DENOISEY2_1.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // COMPRESS1_Buffer_1

SEQ_Buf_t COMPRESS0_Buffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  4,				// *** number of lines fitting into output buffer (wrap) ***
  5128 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10256),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 1048 /*COMPRESS0*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 3244 /* DENOISEY2_0.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 3244 /* DENOISEY2_0.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 3552 /* DENOISEY2_1.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5128 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // COMPRESS0_Buffer_1

SEQ_Buf_t DENOISE_UV_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  6,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  BUF_ALIGN(5120),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 3860 /*DENOISE_UV*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // DENOISE_UV_Buffer_0

SEQ_Buf_t Decompress_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  9,				// *** number of lines fitting into output buffer (wrap) ***
  5152 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(10304),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4176 /*Decompress*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 2944 /* HDR.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 2944 /* HDR.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      2,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 2636 /* Histogram.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      4,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      4,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 2636 /* Histogram.mHead */,	// *** offset to consumers (node) configuration header ***
      1,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      4,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      4,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 2636 /* Histogram.mHead */,	// *** offset to consumers (node) configuration header ***
      2,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      4,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      4,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      3,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      5152 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // Decompress_Buffer_0

SEQ_Buf_t OV_QUAD_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 0,		// *** pointer to output buffer ***
  10,				// *** number of lines fitting into output buffer (wrap) ***
  1288 * 2,				// *** number of bytes per line ***
  BUF_ALIGN(2576),				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4468 /*OV_QUAD*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 4176 /* Decompress.mHead */,	// *** offset to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      3,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      4,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      1,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 4504 /* FastDMA.mHead */,	// *** offset to consumers (node) configuration header ***
      5,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      731,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // OV_QUAD_Buffer_0

SEQ_Buf_t FastDMA_Buffer_0 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  360,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  5120,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_0

SEQ_Buf_t FastDMA_Buffer_1 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  360,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  5120,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_1

SEQ_Buf_t FastDMA_Buffer_2 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  360,				// *** number of lines fitting into output buffer (wrap) ***
  5120 * 1,				// *** number of bytes per line ***
  5120,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      5120 * 1,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_2

SEQ_Buf_t FastDMA_Buffer_3 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  724,				// *** number of lines fitting into output buffer (wrap) ***
  1288 * 2,				// *** number of bytes per line ***
  2592,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_3

SEQ_Buf_t FastDMA_Buffer_4 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  2,				// *** number of lines fitting into output buffer (wrap) ***
  1288 * 2,				// *** number of bytes per line ***
  2592,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_4

SEQ_Buf_t FastDMA_Buffer_5 = {

  // *** buffer ***
  (SEQ_Mem_Ptr_t) 1,		// *** pointer to output buffer ***
  2,				// *** number of lines fitting into output buffer (wrap) ***
  1288 * 2,				// *** number of bytes per line ***
  2592,				// *** number of bytes to next line begin ***

  // *** producer/write ***
  0,				// *** buffers status ***
  (SEQ_Head_Ptr_t) 4504 /*FastDMA*/,		// *** offset to producers (node) configuration header ***
  0,				// *** current relative index into output buffer (write) ***
  1,				// *** increment of current relative index ***
  0,				// *** total lines written to buffer ***
  0,				// *** pad alignment ***

  {
    // *** consumer/read #0 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      1288 * 2,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      1,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #1 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #2 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #3 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #4 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #5 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #6 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },
    // *** consumer/read #7 ***
    {
      (SEQ_Head_Ptr_t) 0,		// *** pointer to consumers (node) configuration header ***
      0,				// *** the devices channel used ***
      0,				// *** number of lines to skip at frame begin ***
      0,				// *** number of lines required for processing ***
      0,				// *** number of bytes per line to read ***
      0,				// *** current relative index into source buffer (read) ***
      0,				// *** increment of current relative index ***
      0,				// *** total lines read from buffer ***
      0,				// *** buffer is ready to be read by this consumer ***
      0,				// *** maximum difference between read and write ***
      0,				// *** pad aligment ***
    },

  }
}; // FastDMA_Buffer_5


static SEQ_CfgPara_t Debayer0Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (DEBAYER_OUTPIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000700 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH1_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH2_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t RGB2Y0Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (RGB2YUV_PIX << 16) | 0x0 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t LUT4K0Para [] = {
 { D_IPUS_SYN_HOST_XCFG_OFF, (RGB2YUV_PIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000100 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t COMPRESS0Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (COMPRESS_PIX << 16) | 0x0 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00001f00 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000300 | OUT_SHIFT },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00051000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x0005e000 },
    { D_IPUS_SYN_S_CH0_CFG_INB_OFF, 0x00050100 },
    { D_IPUS_SYN_S_CH1_CFG_INB_OFF, 0x0005ffff },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH1_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t Debayer1Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (DEBAYER_OUTPIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000700 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00150000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH1_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH2_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t RGB2Y1Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (RGB2YUV_PIX << 16) | 0x0 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t LUT4K1Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (RGB2YUV_PIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000100 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t COMPRESS1Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (COMPRESS_PIX << 16) | 0x0 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00001f00 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000300 | OUT_SHIFT },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00051000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00058000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x0005e000 },
    { D_IPUS_SYN_S_CH0_CFG_INB_OFF, 0x00050100 },
    { D_IPUS_SYN_S_CH1_CFG_INB_OFF, 0x0005ffff },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH1_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t HistogramPara [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (HIST_PROC << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000000 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t HDRPara [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (HDR_PROC << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000300 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_CfgPara_t DENOISEY2_0Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (DENOISE_OUTPIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 | OUT_SHIFT },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x10000000 },
};

static SEQ_CfgPara_t DENOISEY2_1Para [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (DENOISE_OUTPIX << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000700 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 | OUT_SHIFT },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00158000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x10000000 },
};

static SEQ_CfgPara_t DENOISE_UVPara [] = {
       { D_IPUV_SYN_HOST_XCFG_OFF, (COMPRESS_PIX << 16) | 0x0 },
    { D_IPUV_SYN_HOST_INACFG_OFF, 0x00000f00 },
    { D_IPUV_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUV_SYN_S_CH0_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH1_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH2_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH0_CFG_INB_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x10000000 },
};

static SEQ_CfgPara_t DecompressPara [] = {
    { D_IPUS_SYN_HOST_XCFG_OFF, (CAM_PIXELS << 16) | 0x1 },
    { D_IPUS_SYN_HOST_INACFG_OFF, 0x00000100 },
    { D_IPUS_SYN_HOST_OUTCFG_OFF, 0x00000100 },
    { D_IPUS_SYN_S_CH0_CFG_INA_OFF, 0x00050000 },
    { D_IPUS_SYN_S_CH0_CFG_OUT_OFF, 0x00000000 },
};

static SEQ_MipiCfg_t OV_QUAD = {
      {
        SEQ_NODE_OTHER,			// *** type of engine ***
        ISP_IO_DEV_BASE+ISP_OFFS_FILEIO,	// *** address of hardware device ***
        SEQ_OTHRIX_MIPICSI0,			// *** index of requested engine ***
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
    
      // *** output buffers ***
      {
        (SEQ_Buf_Ptr_t) 8816 /*OV_QUAD_Buffer_0*/,			// *** pointer to output buffer ***
    
        (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
    
        (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
    
        (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
    
      },
      732,			// *** number of input image lines ***
      0				// *** pad alignment ***
    }; // OV_QUAD

static SEQ_IpuCfg_t Debayer0 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 1*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        1,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5144 /* Debayer0_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5360 /* Debayer0_Buffer_1 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5576 /* Debayer0_Buffer_2 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            2,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          2,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 348 /*Debayer0Para */,	// *** pointer to configuration parameters ***
      9,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t RGB2Y0 = {
      {
        SEQ_NODE_VECTOR,			// *** type of engine ***
        D_IPUV_SYN_BASEADDRESS,		// *** address of hardware device ***
        0,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6656 /* RGB2Y0_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5576 /* Debayer0_Buffer_2 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5144 /* Debayer0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5360 /* Debayer0_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 672 /*RGB2Y0Para */,	// *** pointer to configuration parameters ***
      7,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t LUT4K0 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        3,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000040,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6872 /* LUT4K0_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6656 /* RGB2Y0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 980 /*LUT4K0Para */,	// *** pointer to configuration parameters ***
      5,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t COMPRESS0 = {
      {
        SEQ_NODE_VECTOR,			// *** type of engine ***
        D_IPUV_SYN_BASEADDRESS + 1*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        1,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7520 /* COMPRESS0_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8168 /* COMPRESS0_Buffer_1 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5576 /* Debayer0_Buffer_2 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5144 /* Debayer0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5360 /* Debayer0_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6872 /* LUT4K0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE3_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6656 /* RGB2Y0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE4_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 1272 /*COMPRESS0Para */,	// *** pointer to configuration parameters ***
      10,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t Debayer1 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 4*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        4,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5792 /* Debayer1_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6008 /* Debayer1_Buffer_1 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6224 /* Debayer1_Buffer_2 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          3,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            2,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          4,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            3,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
          5,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 1604 /*Debayer1Para */,	// *** pointer to configuration parameters ***
      9,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t RGB2Y1 = {
      {
        SEQ_NODE_VECTOR,			// *** type of engine ***
        D_IPUV_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        3,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7088 /* RGB2Y1_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6224 /* Debayer1_Buffer_2 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5792 /* Debayer1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6008 /* Debayer1_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 1928 /*RGB2Y1Para */,	// *** pointer to configuration parameters ***
      7,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t LUT4K1 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        3,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7304 /* LUT4K1_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7088 /* RGB2Y1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 2236 /*LUT4K1Para */,	// *** pointer to configuration parameters ***
      5,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t COMPRESS1 = {
      {
        SEQ_NODE_VECTOR,			// *** type of engine ***
        D_IPUV_SYN_BASEADDRESS + 2*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        2,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      361,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7736 /* COMPRESS1_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7952 /* COMPRESS1_Buffer_1 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6224 /* Debayer1_Buffer_2 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 5792 /* Debayer1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6008 /* Debayer1_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7304 /* LUT4K1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE3_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7088 /* RGB2Y1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE4_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 2528 /*COMPRESS1Para */,	// *** pointer to configuration parameters ***
      10,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t Histogram = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS,		// *** address of hardware device ***
        0,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      180,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5152,					// *** number of pixels to transfer ***
          },
          2,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5152,					// *** number of pixels to transfer ***
          },
          3,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            3,					// *** number of first line to be used ***
            1 * 2,					// *** number of bytes to first pixel in line ***
            5152,					// *** number of pixels to transfer ***
          },
          4,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 2860 /*HistogramPara */,	// *** pointer to configuration parameters ***
      7,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t HDR = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 7*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        7,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      724,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4712 /* HDR_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5136,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5152,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5152,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 3168 /*HDRPara */,	// *** pointer to configuration parameters ***
      6,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t DENOISEY2_0 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 5*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        5,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      360,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 4928 /* DENOISEY2_0_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8168 /* COMPRESS0_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7952 /* COMPRESS1_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8168 /* COMPRESS0_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 3468 /*DENOISEY2_0Para */,	// *** pointer to configuration parameters ***
      7,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t DENOISEY2_1 = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 6*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        6,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      360,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 6440 /* DENOISEY2_1_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7952 /* COMPRESS1_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8168 /* COMPRESS0_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          2,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7952 /* COMPRESS1_Buffer_1 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5128,					// *** number of pixels to transfer ***
          },
          2,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 3776 /*DENOISEY2_1Para */,	// *** pointer to configuration parameters ***
      7,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t DENOISE_UV = {
      {
        SEQ_NODE_VECTOR,			// *** type of engine ***
        D_IPUV_SYN_BASEADDRESS,		// *** address of hardware device ***
        0,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000080,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      360,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8384 /* DENOISE_UV_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7520 /* COMPRESS0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7736 /* COMPRESS1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE1_LEN_INA_OFF,				// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7520 /* COMPRESS0_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE2_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 7736 /* COMPRESS1_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUV_SYN_S_LINE3_LEN_INA_OFF,				// *** offset to SDMA's register ***
            1,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            5120,					// *** number of pixels to transfer ***
          },
          1,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 4084 /*DENOISE_UVPara */,	// *** pointer to configuration parameters ***
      8,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_IpuCfg_t Decompress = {
      {
        SEQ_NODE_SCALAR,			// *** type of engine ***
        D_IPUS_SYN_BASEADDRESS + 2*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
        2,			// *** index of requested engine *** (TODO resolve for -1)
        0,					// *** engine is running ***
        0,					// *** engine is done for this frame ***
        0,					// *** engine got some update ***
      },
    
      0x00000000,			// *** code entry address *** (TODO)
    
      0,					// *** current processing steps ***
      724,					// *** number of processing steps per frame ***
    
      {
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,			// *** pointer to output buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_OUT_OFF,	// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            1288,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
        // *** output buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,			// *** pointer to output buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
        },
      },	// output buffer structs
    
      {
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 8816 /* OV_QUAD_Buffer_0 */,			// *** pointer to input buffer ***
          {
            D_IPUS_SYN_S_LINE0_LEN_INA_OFF,				// *** offset to SDMA's register ***
            2,					// *** number of first line to be used ***
            3 * 2,					// *** number of bytes to first pixel in line ***
            1288,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
        // *** input buffer # ***
        {
          (SEQ_Buf_Ptr_t) 0,				// *** pointer to input buffer ***
          {
            0,					// *** offset to SDMA's register ***
            0,					// *** number of first line to be used ***
            0,					// *** number of bytes to first pixel in line ***
            0,					// *** number of pixels to transfer ***
          },
          0,				// *** our index in buffers consumer array ***
          0,				// *** pad alignment ***
        },
      },	// input buffer structs
      (SEQ_CfgPara_CPtr_t) 4400 /*DecompressPara */,	// *** pointer to configuration parameters ***
      5,					// *** number of configuration parameters following ***
      0,				// *** pad alignment ***
    };

static SEQ_FdmaCfg_t FastDMA = {
  {
    SEQ_NODE_OTHER,			// *** type of engine ***
    (Addr_t)(uintptr_t)&FDMA,	// *** address of hardware device ***
    SEQ_OTHRIX_FDMA,			// *** index of requested engine ***
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  {
    // *** output buffer #0 ***
    {
      (SEQ_Buf_Ptr_t) 9032 /* FastDMA_Buffer_0 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #1 ***
    {
      (SEQ_Buf_Ptr_t) 9248 /* FastDMA_Buffer_1 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #2 ***
    {
      (SEQ_Buf_Ptr_t) 9464 /* FastDMA_Buffer_2 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #3 ***
    {
      (SEQ_Buf_Ptr_t) 9680 /* FastDMA_Buffer_3 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #4 ***
    {
      (SEQ_Buf_Ptr_t) 9896 /* FastDMA_Buffer_4 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #5 ***
    {
      (SEQ_Buf_Ptr_t) 10112 /* FastDMA_Buffer_5 */,	// *** offset to destination buffer ***
    },

    // *** output buffer #6 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #7 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #8 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #9 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #10 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #11 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #12 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #13 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #14 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

    // *** output buffer #15 ***
    {
      (SEQ_Buf_Ptr_t) 0,			// *** pointer to destination buffer ***
    },

  },

  // ### inputs ###############################################################

  {
    {
      // *** input buffer #0 ***
      (SEQ_Buf_Ptr_t) 4928 /* DENOISEY2_0_Buffer_0 */,	// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #1 ***
      (SEQ_Buf_Ptr_t) 6440 /* DENOISEY2_1_Buffer_0 */,	// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #2 ***
      (SEQ_Buf_Ptr_t) 8384 /* DENOISE_UV_Buffer_0 */,	// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #3 ***
      (SEQ_Buf_Ptr_t) 8600 /* Decompress_Buffer_0 */,	// *** input buffer ***
      5, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #4 ***
      (SEQ_Buf_Ptr_t) 8816 /* OV_QUAD_Buffer_0 */,	// *** input buffer ***
      1, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #5 ***
      (SEQ_Buf_Ptr_t) 8816 /* OV_QUAD_Buffer_0 */,	// *** input buffer ***
      2, 					// *** index into buffers consumer array ***
      730, 				// *** line offset ***
    },

    {
      // *** input buffer #6 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #7 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #8 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #9 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #10 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #11 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #12 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #13 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #14 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

    {
      // *** input buffer #15 ***
      (SEQ_Buf_Ptr_t) 0,			// *** input buffer ***
      0, 					// *** index into buffers consumer array ***
      0, 				// *** line offset ***
    },

  },
}; // FastDMA

static SEQ_Load_t sCodedebayer_even_Debayer0 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 1*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    1,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  debayer_even_start,		// *** Kernel address in KMEM *** 
  debayer_even_end - debayer_even_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 124 /* Debayer0.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodergb2y_RGB2Y0 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUV_SYN_BASEADDRESS,		// *** address of hardware device ***
    0,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  rgb2y_start,		// *** Kernel address in KMEM *** 
  rgb2y_end - rgb2y_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 448 /* RGB2Y0.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodelut4k_LUT4K0 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    3,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  lut4k_start,		// *** Kernel address in KMEM *** 
  lut4k_end - lut4k_start,	// *** Kernel length in bytes ***
  0x10,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 756 /* LUT4K0.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodergb_compress_y_uv_ccm_COMPRESS0 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUV_SYN_BASEADDRESS + 1*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    1,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  rgb_compress_y_uv_ccm_start,		// *** Kernel address in KMEM *** 
  rgb_compress_y_uv_ccm_end - rgb_compress_y_uv_ccm_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 1048 /* COMPRESS0.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodedebayer_odd_Debayer1 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 4*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    4,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  debayer_odd_start,		// *** Kernel address in KMEM *** 
  debayer_odd_end - debayer_odd_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 1380 /* Debayer1.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodergb2y_RGB2Y1 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUV_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    3,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  rgb2y_start,		// *** Kernel address in KMEM *** 
  rgb2y_end - rgb2y_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 1704 /* RGB2Y1.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodelut4k_hist_LUT4K1 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 3*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    3,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  lut4k_hist_start,		// *** Kernel address in KMEM *** 
  lut4k_hist_end - lut4k_hist_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 2012 /* LUT4K1.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodergb_compress_y_uv_ccm_COMPRESS1 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUV_SYN_BASEADDRESS + 2*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    2,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  rgb_compress_y_uv_ccm_start,		// *** Kernel address in KMEM *** 
  rgb_compress_y_uv_ccm_end - rgb_compress_y_uv_ccm_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 2304 /* COMPRESS1.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodehistogram_Histogram = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS,		// *** address of hardware device ***
    0,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  histogram_start,		// *** Kernel address in KMEM *** 
  histogram_end - histogram_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 2636 /* Histogram.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodecopy_1to1_ipus_HDR = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 7*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    7,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  copy_1to1_ipus_start,		// *** Kernel address in KMEM *** 
  copy_1to1_ipus_end - copy_1to1_ipus_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 2944 /* HDR.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodedenoise_median_DENOISEY2_0 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 5*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    5,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  denoise_median_start,		// *** Kernel address in KMEM *** 
  denoise_median_end - denoise_median_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 3244 /* DENOISEY2_0.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodedenoise_median_DENOISEY2_1 = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 6*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    6,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  denoise_median_start,		// *** Kernel address in KMEM *** 
  denoise_median_end - denoise_median_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 3552 /* DENOISEY2_1.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodedenoise4x4_uv_DENOISE_UV = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUV_SYN_BASEADDRESS,		// *** address of hardware device ***
    0,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  denoise4x4_uv_start,		// *** Kernel address in KMEM *** 
  denoise4x4_uv_end - denoise4x4_uv_start,	// *** Kernel length in bytes ***
  0x20,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 3860 /* DENOISE_UV.mHead */,			// *** pointer to IPU node to start ***
};

static SEQ_Load_t sCodelut4k_Decompress = {
  {
    SEQ_NODE_FWLOAD,			// *** type of engine ***
    D_IPUS_SYN_BASEADDRESS + 2*ISP_IO_DEV_SPACE,		// *** address of hardware device ***
    2,			// *** index of requested engine *** (TODO resolve for -1)
    0,					// *** engine is running ***
    0,					// *** engine is done for this frame ***
    0,					// *** engine got some update ***
  },

  lut4k_start,		// *** Kernel address in KMEM *** 
  lut4k_end - lut4k_start,	// *** Kernel length in bytes ***
  0,						// *** Kernel address in IPU instruction mem *** (ASSUMING 1 KERNEL = 1 IPU - FOR NOW!)
  0,				// *** pad alignment ***
  (SEQ_Head_Ptr_t) 4176 /* Decompress.mHead */,			// *** pointer to IPU node to start ***
};


/*****************************************************************************
* exported data
*****************************************************************************/

// *** graph ***

SEQ_Head_Ptr_t gpGraph[] = {
  (SEQ_Head_Ptr_t) 4504, // FastDMA
  (SEQ_Head_Ptr_t) 4468, // OV_QUAD
  (SEQ_Head_Ptr_t) 124, // Debayer0
  (SEQ_Head_Ptr_t) 448, // RGB2Y0
  (SEQ_Head_Ptr_t) 756, // LUT4K0
  (SEQ_Head_Ptr_t) 1048, // COMPRESS0
  (SEQ_Head_Ptr_t) 1380, // Debayer1
  (SEQ_Head_Ptr_t) 1704, // RGB2Y1
  (SEQ_Head_Ptr_t) 2012, // LUT4K1
  (SEQ_Head_Ptr_t) 2304, // COMPRESS1
  (SEQ_Head_Ptr_t) 2636, // Histogram
  (SEQ_Head_Ptr_t) 2944, // HDR
  (SEQ_Head_Ptr_t) 3244, // DENOISEY2_0
  (SEQ_Head_Ptr_t) 3552, // DENOISEY2_1
  (SEQ_Head_Ptr_t) 3860, // DENOISE_UV
  (SEQ_Head_Ptr_t) 4176, // Decompress
  (SEQ_Head_Ptr_t) 420, // sCodedebayer_even_Debayer0
  (SEQ_Head_Ptr_t) 728, // sCodergb2y_RGB2Y0
  (SEQ_Head_Ptr_t) 1020, // sCodelut4k_LUT4K0
  (SEQ_Head_Ptr_t) 1352, // sCodergb_compress_y_uv_ccm_COMPRESS0
  (SEQ_Head_Ptr_t) 1676, // sCodedebayer_odd_Debayer1
  (SEQ_Head_Ptr_t) 1984, // sCodergb2y_RGB2Y1
  (SEQ_Head_Ptr_t) 2276, // sCodelut4k_hist_LUT4K1
  (SEQ_Head_Ptr_t) 2608, // sCodergb_compress_y_uv_ccm_COMPRESS1
  (SEQ_Head_Ptr_t) 2916, // sCodehistogram_Histogram
  (SEQ_Head_Ptr_t) 3216, // sCodecopy_1to1_ipus_HDR
  (SEQ_Head_Ptr_t) 3524, // sCodedenoise_median_DENOISEY2_0
  (SEQ_Head_Ptr_t) 3832, // sCodedenoise_median_DENOISEY2_1
  (SEQ_Head_Ptr_t) 4148, // sCodedenoise4x4_uv_DENOISE_UV
  (SEQ_Head_Ptr_t) 4440, // sCodelut4k_Decompress
  (SEQ_Head_Ptr_t) 0		// ** END ***
};

// *** Graph parsing metadata ***

static Object_t sObjectList[71] = {
  { &gpGraph,	124,	0 },
  { &Debayer0,	224,	124 },
  { &Debayer0Para,	72,	348 },
  { &sCodedebayer_even_Debayer0,	28,	420 },
  { &RGB2Y0,	224,	448 },
  { &RGB2Y0Para,	56,	672 },
  { &sCodergb2y_RGB2Y0,	28,	728 },
  { &LUT4K0,	224,	756 },
  { &LUT4K0Para,	40,	980 },
  { &sCodelut4k_LUT4K0,	28,	1020 },
  { &COMPRESS0,	224,	1048 },
  { &COMPRESS0Para,	80,	1272 },
  { &sCodergb_compress_y_uv_ccm_COMPRESS0,	28,	1352 },
  { &Debayer1,	224,	1380 },
  { &Debayer1Para,	72,	1604 },
  { &sCodedebayer_odd_Debayer1,	28,	1676 },
  { &RGB2Y1,	224,	1704 },
  { &RGB2Y1Para,	56,	1928 },
  { &sCodergb2y_RGB2Y1,	28,	1984 },
  { &LUT4K1,	224,	2012 },
  { &LUT4K1Para,	40,	2236 },
  { &sCodelut4k_hist_LUT4K1,	28,	2276 },
  { &COMPRESS1,	224,	2304 },
  { &COMPRESS1Para,	80,	2528 },
  { &sCodergb_compress_y_uv_ccm_COMPRESS1,	28,	2608 },
  { &Histogram,	224,	2636 },
  { &HistogramPara,	56,	2860 },
  { &sCodehistogram_Histogram,	28,	2916 },
  { &HDR,	224,	2944 },
  { &HDRPara,	48,	3168 },
  { &sCodecopy_1to1_ipus_HDR,	28,	3216 },
  { &DENOISEY2_0,	224,	3244 },
  { &DENOISEY2_0Para,	56,	3468 },
  { &sCodedenoise_median_DENOISEY2_0,	28,	3524 },
  { &DENOISEY2_1,	224,	3552 },
  { &DENOISEY2_1Para,	56,	3776 },
  { &sCodedenoise_median_DENOISEY2_1,	28,	3832 },
  { &DENOISE_UV,	224,	3860 },
  { &DENOISE_UVPara,	64,	4084 },
  { &sCodedenoise4x4_uv_DENOISE_UV,	28,	4148 },
  { &Decompress,	224,	4176 },
  { &DecompressPara,	40,	4400 },
  { &sCodelut4k_Decompress,	28,	4440 },
  { &OV_QUAD,	36,	4468 },
  { &FastDMA,	208,	4504 },
  { &HDR_Buffer_0,	216,	4712 },
  { &DENOISEY2_0_Buffer_0,	216,	4928 },
  { &Debayer0_Buffer_0,	216,	5144 },
  { &Debayer0_Buffer_1,	216,	5360 },
  { &Debayer0_Buffer_2,	216,	5576 },
  { &Debayer1_Buffer_0,	216,	5792 },
  { &Debayer1_Buffer_1,	216,	6008 },
  { &Debayer1_Buffer_2,	216,	6224 },
  { &DENOISEY2_1_Buffer_0,	216,	6440 },
  { &RGB2Y0_Buffer_0,	216,	6656 },
  { &LUT4K0_Buffer_0,	216,	6872 },
  { &RGB2Y1_Buffer_0,	216,	7088 },
  { &LUT4K1_Buffer_0,	216,	7304 },
  { &COMPRESS0_Buffer_0,	216,	7520 },
  { &COMPRESS1_Buffer_0,	216,	7736 },
  { &COMPRESS1_Buffer_1,	216,	7952 },
  { &COMPRESS0_Buffer_1,	216,	8168 },
  { &DENOISE_UV_Buffer_0,	216,	8384 },
  { &Decompress_Buffer_0,	216,	8600 },
  { &OV_QUAD_Buffer_0,	216,	8816 },
  { &FastDMA_Buffer_0,	216,	9032 },
  { &FastDMA_Buffer_1,	216,	9248 },
  { &FastDMA_Buffer_2,	216,	9464 },
  { &FastDMA_Buffer_3,	216,	9680 },
  { &FastDMA_Buffer_4,	216,	9896 },
  { &FastDMA_Buffer_5,	216,	10112 },
};

static uint32_t sPointerList[] = {
  0, /* gpGraph: pointer to FastDMA */
  4, /* gpGraph: pointer to OV_QUAD */
  8, /* gpGraph: pointer to Debayer0 */
  12, /* gpGraph: pointer to RGB2Y0 */
  16, /* gpGraph: pointer to LUT4K0 */
  20, /* gpGraph: pointer to COMPRESS0 */
  24, /* gpGraph: pointer to Debayer1 */
  28, /* gpGraph: pointer to RGB2Y1 */
  32, /* gpGraph: pointer to LUT4K1 */
  36, /* gpGraph: pointer to COMPRESS1 */
  40, /* gpGraph: pointer to Histogram */
  44, /* gpGraph: pointer to HDR */
  48, /* gpGraph: pointer to DENOISEY2_0 */
  52, /* gpGraph: pointer to DENOISEY2_1 */
  56, /* gpGraph: pointer to DENOISE_UV */
  60, /* gpGraph: pointer to Decompress */
  64, /* gpGraph: pointer to sCodedebayer_even_Debayer0 */
  68, /* gpGraph: pointer to sCodergb2y_RGB2Y0 */
  72, /* gpGraph: pointer to sCodelut4k_LUT4K0 */
  76, /* gpGraph: pointer to sCodergb_compress_y_uv_ccm_COMPRESS0 */
  80, /* gpGraph: pointer to sCodedebayer_odd_Debayer1 */
  84, /* gpGraph: pointer to sCodergb2y_RGB2Y1 */
  88, /* gpGraph: pointer to sCodelut4k_hist_LUT4K1 */
  92, /* gpGraph: pointer to sCodergb_compress_y_uv_ccm_COMPRESS1 */
  96, /* gpGraph: pointer to sCodehistogram_Histogram */
  100, /* gpGraph: pointer to sCodecopy_1to1_ipus_HDR */
  104, /* gpGraph: pointer to sCodedenoise_median_DENOISEY2_0 */
  108, /* gpGraph: pointer to sCodedenoise_median_DENOISEY2_1 */
  112, /* gpGraph: pointer to sCodedenoise4x4_uv_DENOISE_UV */
  116, /* gpGraph: pointer to sCodelut4k_Decompress */
  148, /* Debayer0: pointer to OUTput buffer */
  160, /* Debayer0: pointer to OUTput buffer */
  172, /* Debayer0: pointer to OUTput buffer */
  196, /* Debayer0: pointer to INput buffer */
  212, /* Debayer0: pointer to INput buffer */
  228, /* Debayer0: pointer to INput buffer */
  340, /* Debayer0: pointer to config parameters */
  444, /* sCodedebayer_even_Debayer0: pointer to Debayer0.mHead */
  472, /* RGB2Y0: pointer to OUTput buffer */
  520, /* RGB2Y0: pointer to INput buffer */
  536, /* RGB2Y0: pointer to INput buffer */
  552, /* RGB2Y0: pointer to INput buffer */
  664, /* RGB2Y0: pointer to config parameters */
  752, /* sCodergb2y_RGB2Y0: pointer to RGB2Y0.mHead */
  780, /* LUT4K0: pointer to OUTput buffer */
  828, /* LUT4K0: pointer to INput buffer */
  972, /* LUT4K0: pointer to config parameters */
  1044, /* sCodelut4k_LUT4K0: pointer to LUT4K0.mHead */
  1072, /* COMPRESS0: pointer to OUTput buffer */
  1084, /* COMPRESS0: pointer to OUTput buffer */
  1120, /* COMPRESS0: pointer to INput buffer */
  1136, /* COMPRESS0: pointer to INput buffer */
  1152, /* COMPRESS0: pointer to INput buffer */
  1168, /* COMPRESS0: pointer to INput buffer */
  1184, /* COMPRESS0: pointer to INput buffer */
  1264, /* COMPRESS0: pointer to config parameters */
  1376, /* sCodergb_compress_y_uv_ccm_COMPRESS0: pointer to COMPRESS0.mHead */
  1404, /* Debayer1: pointer to OUTput buffer */
  1416, /* Debayer1: pointer to OUTput buffer */
  1428, /* Debayer1: pointer to OUTput buffer */
  1452, /* Debayer1: pointer to INput buffer */
  1468, /* Debayer1: pointer to INput buffer */
  1484, /* Debayer1: pointer to INput buffer */
  1596, /* Debayer1: pointer to config parameters */
  1700, /* sCodedebayer_odd_Debayer1: pointer to Debayer1.mHead */
  1728, /* RGB2Y1: pointer to OUTput buffer */
  1776, /* RGB2Y1: pointer to INput buffer */
  1792, /* RGB2Y1: pointer to INput buffer */
  1808, /* RGB2Y1: pointer to INput buffer */
  1920, /* RGB2Y1: pointer to config parameters */
  2008, /* sCodergb2y_RGB2Y1: pointer to RGB2Y1.mHead */
  2036, /* LUT4K1: pointer to OUTput buffer */
  2084, /* LUT4K1: pointer to INput buffer */
  2228, /* LUT4K1: pointer to config parameters */
  2300, /* sCodelut4k_hist_LUT4K1: pointer to LUT4K1.mHead */
  2328, /* COMPRESS1: pointer to OUTput buffer */
  2340, /* COMPRESS1: pointer to OUTput buffer */
  2376, /* COMPRESS1: pointer to INput buffer */
  2392, /* COMPRESS1: pointer to INput buffer */
  2408, /* COMPRESS1: pointer to INput buffer */
  2424, /* COMPRESS1: pointer to INput buffer */
  2440, /* COMPRESS1: pointer to INput buffer */
  2520, /* COMPRESS1: pointer to config parameters */
  2632, /* sCodergb_compress_y_uv_ccm_COMPRESS1: pointer to COMPRESS1.mHead */
  2708, /* Histogram: pointer to INput buffer */
  2724, /* Histogram: pointer to INput buffer */
  2740, /* Histogram: pointer to INput buffer */
  2852, /* Histogram: pointer to config parameters */
  2940, /* sCodehistogram_Histogram: pointer to Histogram.mHead */
  2968, /* HDR: pointer to OUTput buffer */
  3016, /* HDR: pointer to INput buffer */
  3032, /* HDR: pointer to INput buffer */
  3160, /* HDR: pointer to config parameters */
  3240, /* sCodecopy_1to1_ipus_HDR: pointer to HDR.mHead */
  3268, /* DENOISEY2_0: pointer to OUTput buffer */
  3316, /* DENOISEY2_0: pointer to INput buffer */
  3332, /* DENOISEY2_0: pointer to INput buffer */
  3348, /* DENOISEY2_0: pointer to INput buffer */
  3460, /* DENOISEY2_0: pointer to config parameters */
  3548, /* sCodedenoise_median_DENOISEY2_0: pointer to DENOISEY2_0.mHead */
  3576, /* DENOISEY2_1: pointer to OUTput buffer */
  3624, /* DENOISEY2_1: pointer to INput buffer */
  3640, /* DENOISEY2_1: pointer to INput buffer */
  3656, /* DENOISEY2_1: pointer to INput buffer */
  3768, /* DENOISEY2_1: pointer to config parameters */
  3856, /* sCodedenoise_median_DENOISEY2_1: pointer to DENOISEY2_1.mHead */
  3884, /* DENOISE_UV: pointer to OUTput buffer */
  3932, /* DENOISE_UV: pointer to INput buffer */
  3948, /* DENOISE_UV: pointer to INput buffer */
  3964, /* DENOISE_UV: pointer to INput buffer */
  3980, /* DENOISE_UV: pointer to INput buffer */
  4076, /* DENOISE_UV: pointer to config parameters */
  4172, /* sCodedenoise4x4_uv_DENOISE_UV: pointer to DENOISE_UV.mHead */
  4200, /* Decompress: pointer to OUTput buffer */
  4248, /* Decompress: pointer to INput buffer */
  4392, /* Decompress: pointer to config parameters */
  4464, /* sCodelut4k_Decompress: pointer to Decompress.mHead */
  4484, /* OV_QUAD: pointer to OUTput buffer */
  4724, /* HDR_Buffer_0: pointer to producer */
  4736, /* HDR_Buffer_0: pointer to consumer */
  4760, /* HDR_Buffer_0: pointer to consumer */
  4784, /* HDR_Buffer_0: pointer to consumer */
  4808, /* HDR_Buffer_0: pointer to consumer */
  4832, /* HDR_Buffer_0: pointer to consumer */
  4856, /* HDR_Buffer_0: pointer to consumer */
  4940, /* DENOISEY2_0_Buffer_0: pointer to producer */
  4952, /* DENOISEY2_0_Buffer_0: pointer to consumer */
  5156, /* Debayer0_Buffer_0: pointer to producer */
  5168, /* Debayer0_Buffer_0: pointer to consumer */
  5192, /* Debayer0_Buffer_0: pointer to consumer */
  5372, /* Debayer0_Buffer_1: pointer to producer */
  5384, /* Debayer0_Buffer_1: pointer to consumer */
  5408, /* Debayer0_Buffer_1: pointer to consumer */
  5588, /* Debayer0_Buffer_2: pointer to producer */
  5600, /* Debayer0_Buffer_2: pointer to consumer */
  5624, /* Debayer0_Buffer_2: pointer to consumer */
  5804, /* Debayer1_Buffer_0: pointer to producer */
  5816, /* Debayer1_Buffer_0: pointer to consumer */
  5840, /* Debayer1_Buffer_0: pointer to consumer */
  6020, /* Debayer1_Buffer_1: pointer to producer */
  6032, /* Debayer1_Buffer_1: pointer to consumer */
  6056, /* Debayer1_Buffer_1: pointer to consumer */
  6236, /* Debayer1_Buffer_2: pointer to producer */
  6248, /* Debayer1_Buffer_2: pointer to consumer */
  6272, /* Debayer1_Buffer_2: pointer to consumer */
  6452, /* DENOISEY2_1_Buffer_0: pointer to producer */
  6464, /* DENOISEY2_1_Buffer_0: pointer to consumer */
  6668, /* RGB2Y0_Buffer_0: pointer to producer */
  6680, /* RGB2Y0_Buffer_0: pointer to consumer */
  6704, /* RGB2Y0_Buffer_0: pointer to consumer */
  6884, /* LUT4K0_Buffer_0: pointer to producer */
  6896, /* LUT4K0_Buffer_0: pointer to consumer */
  7100, /* RGB2Y1_Buffer_0: pointer to producer */
  7112, /* RGB2Y1_Buffer_0: pointer to consumer */
  7136, /* RGB2Y1_Buffer_0: pointer to consumer */
  7316, /* LUT4K1_Buffer_0: pointer to producer */
  7328, /* LUT4K1_Buffer_0: pointer to consumer */
  7532, /* COMPRESS0_Buffer_0: pointer to producer */
  7544, /* COMPRESS0_Buffer_0: pointer to consumer */
  7568, /* COMPRESS0_Buffer_0: pointer to consumer */
  7748, /* COMPRESS1_Buffer_0: pointer to producer */
  7760, /* COMPRESS1_Buffer_0: pointer to consumer */
  7784, /* COMPRESS1_Buffer_0: pointer to consumer */
  7964, /* COMPRESS1_Buffer_1: pointer to producer */
  7976, /* COMPRESS1_Buffer_1: pointer to consumer */
  8000, /* COMPRESS1_Buffer_1: pointer to consumer */
  8024, /* COMPRESS1_Buffer_1: pointer to consumer */
  8180, /* COMPRESS0_Buffer_1: pointer to producer */
  8192, /* COMPRESS0_Buffer_1: pointer to consumer */
  8216, /* COMPRESS0_Buffer_1: pointer to consumer */
  8240, /* COMPRESS0_Buffer_1: pointer to consumer */
  8396, /* DENOISE_UV_Buffer_0: pointer to producer */
  8408, /* DENOISE_UV_Buffer_0: pointer to consumer */
  8612, /* Decompress_Buffer_0: pointer to producer */
  8624, /* Decompress_Buffer_0: pointer to consumer */
  8648, /* Decompress_Buffer_0: pointer to consumer */
  8672, /* Decompress_Buffer_0: pointer to consumer */
  8696, /* Decompress_Buffer_0: pointer to consumer */
  8720, /* Decompress_Buffer_0: pointer to consumer */
  8744, /* Decompress_Buffer_0: pointer to consumer */
  8828, /* OV_QUAD_Buffer_0: pointer to producer */
  8840, /* OV_QUAD_Buffer_0: pointer to consumer */
  8864, /* OV_QUAD_Buffer_0: pointer to consumer */
  8888, /* OV_QUAD_Buffer_0: pointer to consumer */
  9044, /* FastDMA_Buffer_0: pointer to producer */
  9260, /* FastDMA_Buffer_1: pointer to producer */
  9476, /* FastDMA_Buffer_2: pointer to producer */
  9692, /* FastDMA_Buffer_3: pointer to producer */
  9908, /* FastDMA_Buffer_4: pointer to producer */
  10124, /* FastDMA_Buffer_5: pointer to producer */
};

static uint32_t sBufferList[] = {
  4712, /* HDR_Buffer_0 */
  4928, /* DENOISEY2_0_Buffer_0 */
  5144, /* Debayer0_Buffer_0 */
  5360, /* Debayer0_Buffer_1 */
  5576, /* Debayer0_Buffer_2 */
  5792, /* Debayer1_Buffer_0 */
  6008, /* Debayer1_Buffer_1 */
  6224, /* Debayer1_Buffer_2 */
  6440, /* DENOISEY2_1_Buffer_0 */
  6656, /* RGB2Y0_Buffer_0 */
  6872, /* LUT4K0_Buffer_0 */
  7088, /* RGB2Y1_Buffer_0 */
  7304, /* LUT4K1_Buffer_0 */
  7520, /* COMPRESS0_Buffer_0 */
  7736, /* COMPRESS1_Buffer_0 */
  7952, /* COMPRESS1_Buffer_1 */
  8168, /* COMPRESS0_Buffer_1 */
  8384, /* DENOISE_UV_Buffer_0 */
  8600, /* Decompress_Buffer_0 */
  8816, /* OV_QUAD_Buffer_0 */
  9032, /* FastDMA_Buffer_0 */
  9248, /* FastDMA_Buffer_1 */
  9464, /* FastDMA_Buffer_2 */
  9680, /* FastDMA_Buffer_3 */
  9896, /* FastDMA_Buffer_4 */
  10112, /* FastDMA_Buffer_5 */
};

static const char* scppFdmaChannelNames[] = {
  "ISP_OUTPUT0",
  "ISP_OUTPUT1",
  "ISP_OUTPUT_UV0",
  "CAM_OUTPUT",
  "EMBD_REGS",
  "EMBD_STATS",
};

static const char* scppBufferNames[] = {
  "HDR_Buffer_0",
  "DENOISEY2_0_Buffer_0",
  "Debayer0_Buffer_0",
  "Debayer0_Buffer_1",
  "Debayer0_Buffer_2",
  "Debayer1_Buffer_0",
  "Debayer1_Buffer_1",
  "Debayer1_Buffer_2",
  "DENOISEY2_1_Buffer_0",
  "RGB2Y0_Buffer_0",
  "LUT4K0_Buffer_0",
  "RGB2Y1_Buffer_0",
  "LUT4K1_Buffer_0",
  "COMPRESS0_Buffer_0",
  "COMPRESS1_Buffer_0",
  "COMPRESS1_Buffer_1",
  "COMPRESS0_Buffer_1",
  "DENOISE_UV_Buffer_0",
  "Decompress_Buffer_0",
  "OV_QUAD_Buffer_0",
  "FastDMA_Buffer_0",
  "FastDMA_Buffer_1",
  "FastDMA_Buffer_2",
  "FastDMA_Buffer_3",
  "FastDMA_Buffer_4",
  "FastDMA_Buffer_5",
};

GraphMetadata_t gGraphMetadata = {
  8,		// *** max number of buffer consumers
  10328,		// *** graph size [bytes]
  (const Object_t*) &sObjectList,	// *** object list pointer
  71,		// *** object count
  (const uint32_t*) &sPointerList,	// *** pointer list pointer
  190,		// *** pointer count
  (const uint32_t*) &sBufferList,	// *** buffer list pointer
  26,		// *** buffer count
  {
    0
  },
  { // MIPI-CSI metadata
    { // node OV_QUAD
      CSI_OV10640, 1,
      {
        0, 0, 0, 0,
      },
      {
        1288 * 2, 0 * 0, 0 * 0, 0 * 0, 
      }
    },
    { // node not used
      CSI_NONE, 0, {0}, {0}
    },
  },
  { // VIU Lite metadata
    { // node not used
      VIU_NONE, 0, 0
    },
    { // node not used
      VIU_NONE, 0, 0
    },
  },
  scppFdmaChannelNames,
  scppBufferNames
};

#ifdef  __cplusplus
}
#endif

/*EOF*/
