
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ac0  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000de80  08012cb0  08012cb0  00022cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020b30  08020b30  000402b4  2**0
                  CONTENTS
  4 .ARM          00000000  08020b30  08020b30  000402b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08020b30  08020b30  000402b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020b30  08020b30  00030b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020b34  08020b34  00030b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  08020b38  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004834  200002b8  08020dec  000402b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004aec  08020dec  00044aec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000402b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00065121  00000000  00000000  000402dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000a4d2  00000000  00000000  000a53fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002a20  00000000  00000000  000af8d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002590  00000000  00000000  000b22f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003cacc  00000000  00000000  000b4880  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00038a00  00000000  00000000  000f134c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00129980  00000000  00000000  00129d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  002536cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b1c4  00000000  00000000  00253748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002b8 	.word	0x200002b8
 800020c:	00000000 	.word	0x00000000
 8000210:	08012c98 	.word	0x08012c98

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002bc 	.word	0x200002bc
 800022c:	08012c98 	.word	0x08012c98

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000b68:	4b20      	ldr	r3, [pc, #128]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b6a:	4a21      	ldr	r2, [pc, #132]	; (8000bf0 <MX_ADC1_Init+0x98>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b82:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b84:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000b90:	4b16      	ldr	r3, [pc, #88]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b92:	2202      	movs	r2, #2
 8000b94:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b96:	4815      	ldr	r0, [pc, #84]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b98:	f001 f9d4 	bl	8001f44 <HAL_ADC_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000ba2:	f000 fcdd 	bl	8001560 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ba6:	230e      	movs	r3, #14
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480d      	ldr	r0, [pc, #52]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bb8:	f001 fc74 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bc2:	f000 fccd 	bl	8001560 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bd4:	f001 fc66 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bde:	f000 fcbf 	bl	8001560 <Error_Handler>
  }

}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200028f0 	.word	0x200028f0
 8000bf0:	40012400 	.word	0x40012400

08000bf4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a2c      	ldr	r2, [pc, #176]	; (8000cc0 <HAL_ADC_MspInit+0xcc>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d151      	bne.n	8000cb8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c14:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	4a2a      	ldr	r2, [pc, #168]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c1e:	6193      	str	r3, [r2, #24]
 8000c20:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2c:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a24      	ldr	r2, [pc, #144]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	f043 0310 	orr.w	r3, r3, #16
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0310 	and.w	r3, r3, #16
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|BAT_AD_CHECK_Pin;
 8000c44:	2330      	movs	r3, #48	; 0x30
 8000c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4c:	f107 0310 	add.w	r3, r7, #16
 8000c50:	4619      	mov	r1, r3
 8000c52:	481d      	ldr	r0, [pc, #116]	; (8000cc8 <HAL_ADC_MspInit+0xd4>)
 8000c54:	f002 fad6 	bl	8003204 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c58:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c5a:	4a1d      	ldr	r2, [pc, #116]	; (8000cd0 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c5e:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c64:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c6a:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c70:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c7e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c82:	2220      	movs	r2, #32
 8000c84:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c8c:	480f      	ldr	r0, [pc, #60]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c8e:	f001 ff79 	bl	8002b84 <HAL_DMA_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c98:	f000 fc62 	bl	8001560 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca0:	621a      	str	r2, [r3, #32]
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2105      	movs	r1, #5
 8000cac:	2012      	movs	r0, #18
 8000cae:	f001 ff3e 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cb2:	2012      	movs	r0, #18
 8000cb4:	f001 ff57 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40012400 	.word	0x40012400
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40011000 	.word	0x40011000
 8000ccc:	20002920 	.word	0x20002920
 8000cd0:	40020008 	.word	0x40020008

08000cd4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <MX_DMA_Init+0x38>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	4a0b      	ldr	r2, [pc, #44]	; (8000d0c <MX_DMA_Init+0x38>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6153      	str	r3, [r2, #20]
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <MX_DMA_Init+0x38>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	200b      	movs	r0, #11
 8000cf8:	f001 ff19 	bl	8002b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cfc:	200b      	movs	r0, #11
 8000cfe:	f001 ff32 	bl	8002b66 <HAL_NVIC_EnableIRQ>

}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000

08000d10 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000d14:	4b03      	ldr	r3, [pc, #12]	; (8000d24 <configureTimerForRunTimeStats+0x14>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20002974 	.word	0x20002974

08000d28 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000d2c:	4b02      	ldr	r3, [pc, #8]	; (8000d38 <getRunTimeCounterValue+0x10>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	20002974 	.word	0x20002974

08000d3c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <vApplicationGetIdleTaskMemory+0x28>)
 8000d4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2280      	movs	r2, #128	; 0x80
 8000d58:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr
 8000d64:	200002d4 	.word	0x200002d4
 8000d68:	20000334 	.word	0x20000334

08000d6c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d6c:	b5b0      	push	{r4, r5, r7, lr}
 8000d6e:	b0b2      	sub	sp, #200	; 0xc8
 8000d70:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d72:	4b43      	ldr	r3, [pc, #268]	; (8000e80 <MX_FREERTOS_Init+0x114>)
 8000d74:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000d78:	461d      	mov	r5, r3
 8000d7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d7e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d86:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f007 fd49 	bl	8008824 <osThreadCreate>
 8000d92:	4602      	mov	r2, r0
 8000d94:	4b3b      	ldr	r3, [pc, #236]	; (8000e84 <MX_FREERTOS_Init+0x118>)
 8000d96:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000d98:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <MX_FREERTOS_Init+0x11c>)
 8000d9a:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000d9e:	461d      	mov	r5, r3
 8000da0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000dac:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f007 fd36 	bl	8008824 <osThreadCreate>
 8000db8:	4602      	mov	r2, r0
 8000dba:	4b34      	ldr	r3, [pc, #208]	; (8000e8c <MX_FREERTOS_Init+0x120>)
 8000dbc:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 256);
 8000dbe:	4b34      	ldr	r3, [pc, #208]	; (8000e90 <MX_FREERTOS_Init+0x124>)
 8000dc0:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000dc4:	461d      	mov	r5, r3
 8000dc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000dd2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f007 fd23 	bl	8008824 <osThreadCreate>
 8000dde:	4602      	mov	r2, r0
 8000de0:	4b2c      	ldr	r3, [pc, #176]	; (8000e94 <MX_FREERTOS_Init+0x128>)
 8000de2:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityIdle, 0, 256);
 8000de4:	4b2c      	ldr	r3, [pc, #176]	; (8000e98 <MX_FREERTOS_Init+0x12c>)
 8000de6:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000dea:	461d      	mov	r5, r3
 8000dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000df8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f007 fd10 	bl	8008824 <osThreadCreate>
 8000e04:	4602      	mov	r2, r0
 8000e06:	4b25      	ldr	r3, [pc, #148]	; (8000e9c <MX_FREERTOS_Init+0x130>)
 8000e08:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityIdle, 0, 256);
 8000e0a:	4b25      	ldr	r3, [pc, #148]	; (8000ea0 <MX_FREERTOS_Init+0x134>)
 8000e0c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000e10:	461d      	mov	r5, r3
 8000e12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000e1e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f007 fcfd 	bl	8008824 <osThreadCreate>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	; (8000ea4 <MX_FREERTOS_Init+0x138>)
 8000e2e:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityIdle, 0, 256);
 8000e30:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <MX_FREERTOS_Init+0x13c>)
 8000e32:	f107 0420 	add.w	r4, r7, #32
 8000e36:	461d      	mov	r5, r3
 8000e38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000e44:	f107 0320 	add.w	r3, r7, #32
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f007 fcea 	bl	8008824 <osThreadCreate>
 8000e50:	4602      	mov	r2, r0
 8000e52:	4b16      	ldr	r3, [pc, #88]	; (8000eac <MX_FREERTOS_Init+0x140>)
 8000e54:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityIdle, 0, 256);
 8000e56:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <MX_FREERTOS_Init+0x144>)
 8000e58:	1d3c      	adds	r4, r7, #4
 8000e5a:	461d      	mov	r5, r3
 8000e5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f007 fcd9 	bl	8008824 <osThreadCreate>
 8000e72:	4602      	mov	r2, r0
 8000e74:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <MX_FREERTOS_Init+0x148>)
 8000e76:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000e78:	bf00      	nop
 8000e7a:	37c8      	adds	r7, #200	; 0xc8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8000e80:	08012cbc 	.word	0x08012cbc
 8000e84:	20002968 	.word	0x20002968
 8000e88:	08012ce4 	.word	0x08012ce4
 8000e8c:	200029c8 	.word	0x200029c8
 8000e90:	08012d10 	.word	0x08012d10
 8000e94:	20002964 	.word	0x20002964
 8000e98:	08012d3c 	.word	0x08012d3c
 8000e9c:	2000296c 	.word	0x2000296c
 8000ea0:	08012d68 	.word	0x08012d68
 8000ea4:	2000297c 	.word	0x2000297c
 8000ea8:	08012d94 	.word	0x08012d94
 8000eac:	20002978 	.word	0x20002978
 8000eb0:	08012dc0 	.word	0x08012dc0
 8000eb4:	200029c4 	.word	0x200029c4

08000eb8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000ec0:	f00e fb96 	bl	800f5f0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
	SPI_FLASH_ReadDeviceID();
 8000ec4:	f00e f922 	bl	800f10c <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000ec8:	20c8      	movs	r0, #200	; 0xc8
 8000eca:	f007 ff4f 	bl	8008d6c <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	4807      	ldr	r0, [pc, #28]	; (8000ef0 <StartDefaultTask+0x38>)
 8000ed4:	f002 fb00 	bl	80034d8 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000ed8:	20c8      	movs	r0, #200	; 0xc8
 8000eda:	f007 ff47 	bl	8008d6c <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2108      	movs	r1, #8
 8000ee2:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <StartDefaultTask+0x38>)
 8000ee4:	f002 faf8 	bl	80034d8 <HAL_GPIO_WritePin>
    osDelay(1);
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f007 fce7 	bl	80088bc <osDelay>
	SPI_FLASH_ReadDeviceID();
 8000eee:	e7e9      	b.n	8000ec4 <StartDefaultTask+0xc>
 8000ef0:	40011000 	.word	0x40011000

08000ef4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
		//printf("Task3 -- Software Version : %s \r\n", MCU_VERSION);
		//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
		//USB SEND BUFF
		//USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
		//HAL_Delay(1000);
	  vTaskDelay(200);
 8000efc:	20c8      	movs	r0, #200	; 0xc8
 8000efe:	f007 ff35 	bl	8008d6c <vTaskDelay>
	  //HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
	  //vTaskDelay(200);
	  //HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
	  osDelay(1);
 8000f02:	2001      	movs	r0, #1
 8000f04:	f007 fcda 	bl	80088bc <osDelay>
	  vTaskDelay(200);
 8000f08:	e7f8      	b.n	8000efc <StartTask03+0x8>

08000f0a <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	6018      	str	r0, [r3, #0]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
	printf("%s\r\n", pcWriteBuffer);


#endif
    vTaskDelay(20);
 8000f16:	2014      	movs	r0, #20
 8000f18:	f007 ff28 	bl	8008d6c <vTaskDelay>
    osDelay(1);
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f007 fccd 	bl	80088bc <osDelay>
    vTaskDelay(20);
 8000f22:	e7f8      	b.n	8000f16 <PrintfTask+0xc>

08000f24 <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8000f2c:	f00d fe8a 	bl	800ec44 <Task_4ms_Pro>
    osDelay(1);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f007 fcc3 	bl	80088bc <osDelay>
  {
 8000f36:	e7f9      	b.n	8000f2c <StartTask_4ms_Pro+0x8>

08000f38 <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 8000f40:	f00d fe86 	bl	800ec50 <Task_8ms_Pro>
    osDelay(1);
 8000f44:	2001      	movs	r0, #1
 8000f46:	f007 fcb9 	bl	80088bc <osDelay>
  {
 8000f4a:	e7f9      	b.n	8000f40 <StartTask_8ms_Pro+0x8>

08000f4c <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 8000f54:	f00d fe8c 	bl	800ec70 <Task_16ms_Pro>
    osDelay(1);
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f007 fcaf 	bl	80088bc <osDelay>
  {
 8000f5e:	e7f9      	b.n	8000f54 <StartTask_16ms_Pro+0x8>

08000f60 <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8000f68:	f00d fe88 	bl	800ec7c <Task_100ms_Pro>
    osDelay(1);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f007 fca5 	bl	80088bc <osDelay>
  {
 8000f72:	e7f9      	b.n	8000f68 <StartTask_100ms_Pro+0x8>

08000f74 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	; 0x28
 8000f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f88:	4bab      	ldr	r3, [pc, #684]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4aaa      	ldr	r2, [pc, #680]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4ba8      	ldr	r3, [pc, #672]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa0:	4ba5      	ldr	r3, [pc, #660]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4aa4      	ldr	r2, [pc, #656]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fa6:	f043 0310 	orr.w	r3, r3, #16
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4ba2      	ldr	r3, [pc, #648]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0310 	and.w	r3, r3, #16
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb8:	4b9f      	ldr	r3, [pc, #636]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4a9e      	ldr	r2, [pc, #632]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b9c      	ldr	r3, [pc, #624]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f003 0304 	and.w	r3, r3, #4
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd0:	4b99      	ldr	r3, [pc, #612]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a98      	ldr	r2, [pc, #608]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b96      	ldr	r3, [pc, #600]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe8:	4b93      	ldr	r3, [pc, #588]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	4a92      	ldr	r2, [pc, #584]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000fee:	f043 0320 	orr.w	r3, r3, #32
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b90      	ldr	r3, [pc, #576]	; (8001238 <MX_GPIO_Init+0x2c4>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0320 	and.w	r3, r3, #32
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	2150      	movs	r1, #80	; 0x50
 8001004:	488d      	ldr	r0, [pc, #564]	; (800123c <MX_GPIO_Init+0x2c8>)
 8001006:	f002 fa67 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin 
 800100a:	2200      	movs	r2, #0
 800100c:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 8001010:	488b      	ldr	r0, [pc, #556]	; (8001240 <MX_GPIO_Init+0x2cc>)
 8001012:	f002 fa61 	bl	80034d8 <HAL_GPIO_WritePin>
                          |MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	2110      	movs	r1, #16
 800101a:	488a      	ldr	r0, [pc, #552]	; (8001244 <MX_GPIO_Init+0x2d0>)
 800101c:	f002 fa5c 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001026:	4888      	ldr	r0, [pc, #544]	; (8001248 <MX_GPIO_Init+0x2d4>)
 8001028:	f002 fa56 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001032:	4884      	ldr	r0, [pc, #528]	; (8001244 <MX_GPIO_Init+0x2d0>)
 8001034:	f002 fa50 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800103e:	4883      	ldr	r0, [pc, #524]	; (800124c <MX_GPIO_Init+0x2d8>)
 8001040:	f002 fa4a 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE12 
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_12 
 8001044:	f24f 430e 	movw	r3, #62478	; 0xf40e
 8001048:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104a:	2303      	movs	r3, #3
 800104c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	4879      	ldr	r0, [pc, #484]	; (800123c <MX_GPIO_Init+0x2c8>)
 8001056:	f002 f8d5 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 800105a:	2350      	movs	r3, #80	; 0x50
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2302      	movs	r3, #2
 8001068:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	4872      	ldr	r0, [pc, #456]	; (800123c <MX_GPIO_Init+0x2c8>)
 8001072:	f002 f8c7 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_0;
 8001076:	2321      	movs	r3, #33	; 0x21
 8001078:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800107a:	4b75      	ldr	r3, [pc, #468]	; (8001250 <MX_GPIO_Init+0x2dc>)
 800107c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	486c      	ldr	r0, [pc, #432]	; (800123c <MX_GPIO_Init+0x2c8>)
 800108a:	f002 f8bb 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 800108e:	f643 4307 	movw	r3, #15367	; 0x3c07
 8001092:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001094:	2303      	movs	r3, #3
 8001096:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	4868      	ldr	r0, [pc, #416]	; (8001240 <MX_GPIO_Init+0x2cc>)
 80010a0:	f002 f8b0 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80010a4:	2308      	movs	r3, #8
 80010a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	4861      	ldr	r0, [pc, #388]	; (8001240 <MX_GPIO_Init+0x2cc>)
 80010bc:	f002 f8a2 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 80010c0:	2301      	movs	r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	4619      	mov	r1, r3
 80010d2:	485c      	ldr	r0, [pc, #368]	; (8001244 <MX_GPIO_Init+0x2d0>)
 80010d4:	f002 f896 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80010d8:	230e      	movs	r3, #14
 80010da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010dc:	2303      	movs	r3, #3
 80010de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4857      	ldr	r0, [pc, #348]	; (8001244 <MX_GPIO_Init+0x2d0>)
 80010e8:	f002 f88c 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80010ec:	2310      	movs	r3, #16
 80010ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f4:	2301      	movs	r3, #1
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f8:	2303      	movs	r3, #3
 80010fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4850      	ldr	r0, [pc, #320]	; (8001244 <MX_GPIO_Init+0x2d0>)
 8001104:	f002 f87e 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8001108:	2307      	movs	r3, #7
 800110a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	4619      	mov	r1, r3
 800111a:	484c      	ldr	r0, [pc, #304]	; (800124c <MX_GPIO_Init+0x2d8>)
 800111c:	f002 f872 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PE11 */
  GPIO_InitStruct.Pin = PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin|GPIO_PIN_11;
 8001120:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4841      	ldr	r0, [pc, #260]	; (800123c <MX_GPIO_Init+0x2c8>)
 8001136:	f002 f865 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 800113a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	2302      	movs	r3, #2
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	483e      	ldr	r0, [pc, #248]	; (8001248 <MX_GPIO_Init+0x2d4>)
 8001150:	f002 f858 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 8001154:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	4837      	ldr	r0, [pc, #220]	; (8001248 <MX_GPIO_Init+0x2d4>)
 800116a:	f002 f84b 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 800116e:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 8001172:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	2303      	movs	r3, #3
 8001176:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4832      	ldr	r0, [pc, #200]	; (8001248 <MX_GPIO_Init+0x2d4>)
 8001180:	f002 f840 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8001184:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001188:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001192:	2302      	movs	r3, #2
 8001194:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	482a      	ldr	r0, [pc, #168]	; (8001248 <MX_GPIO_Init+0x2d4>)
 800119e:	f002 f831 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 80011a2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80011a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2302      	movs	r3, #2
 80011b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	4821      	ldr	r0, [pc, #132]	; (8001240 <MX_GPIO_Init+0x2cc>)
 80011bc:	f002 f822 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 80011c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c6:	2301      	movs	r3, #1
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2302      	movs	r3, #2
 80011d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	481a      	ldr	r0, [pc, #104]	; (8001244 <MX_GPIO_Init+0x2d0>)
 80011da:	f002 f813 	bl	8003204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2302      	movs	r3, #2
 80011ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4815      	ldr	r0, [pc, #84]	; (800124c <MX_GPIO_Init+0x2d8>)
 80011f8:	f002 f804 	bl	8003204 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 80011fc:	4b15      	ldr	r3, [pc, #84]	; (8001254 <MX_GPIO_Init+0x2e0>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
 8001212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001214:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
 800121a:	4a0e      	ldr	r2, [pc, #56]	; (8001254 <MX_GPIO_Init+0x2e0>)
 800121c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121e:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001220:	2200      	movs	r2, #0
 8001222:	2105      	movs	r1, #5
 8001224:	2017      	movs	r0, #23
 8001226:	f001 fc82 	bl	8002b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800122a:	2017      	movs	r0, #23
 800122c:	f001 fc9b 	bl	8002b66 <HAL_NVIC_EnableIRQ>

}
 8001230:	bf00      	nop
 8001232:	3728      	adds	r7, #40	; 0x28
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40021000 	.word	0x40021000
 800123c:	40011800 	.word	0x40011800
 8001240:	40011000 	.word	0x40011000
 8001244:	40010800 	.word	0x40010800
 8001248:	40011400 	.word	0x40011400
 800124c:	40010c00 	.word	0x40010c00
 8001250:	10210000 	.word	0x10210000
 8001254:	40010000 	.word	0x40010000

08001258 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_I2C1_Init+0x50>)
 800125e:	4a13      	ldr	r2, [pc, #76]	; (80012ac <MX_I2C1_Init+0x54>)
 8001260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001264:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <MX_I2C1_Init+0x58>)
 8001266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001276:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800127a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <MX_I2C1_Init+0x50>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001294:	4804      	ldr	r0, [pc, #16]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001296:	f002 f959 	bl	800354c <HAL_I2C_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a0:	f000 f95e 	bl	8001560 <Error_Handler>
  }

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	200029cc 	.word	0x200029cc
 80012ac:	40005400 	.word	0x40005400
 80012b0:	000186a0 	.word	0x000186a0

080012b4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <MX_I2C2_Init+0x50>)
 80012ba:	4a13      	ldr	r2, [pc, #76]	; (8001308 <MX_I2C2_Init+0x54>)
 80012bc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012be:	4b11      	ldr	r3, [pc, #68]	; (8001304 <MX_I2C2_Init+0x50>)
 80012c0:	4a12      	ldr	r2, [pc, #72]	; (800130c <MX_I2C2_Init+0x58>)
 80012c2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_I2C2_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <MX_I2C2_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_I2C2_Init+0x50>)
 80012d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012d6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <MX_I2C2_Init+0x50>)
 80012da:	2200      	movs	r2, #0
 80012dc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_I2C2_Init+0x50>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <MX_I2C2_Init+0x50>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_I2C2_Init+0x50>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <MX_I2C2_Init+0x50>)
 80012f2:	f002 f92b 	bl	800354c <HAL_I2C_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80012fc:	f000 f930 	bl	8001560 <Error_Handler>
  }

}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20002a20 	.word	0x20002a20
 8001308:	40005800 	.word	0x40005800
 800130c:	000186a0 	.word	0x000186a0

08001310 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0318 	add.w	r3, r7, #24
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a2b      	ldr	r2, [pc, #172]	; (80013d8 <HAL_I2C_MspInit+0xc8>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d124      	bne.n	800137a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001330:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	4a29      	ldr	r2, [pc, #164]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001336:	f043 0308 	orr.w	r3, r3, #8
 800133a:	6193      	str	r3, [r2, #24]
 800133c:	4b27      	ldr	r3, [pc, #156]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	f003 0308 	and.w	r3, r3, #8
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001348:	23c0      	movs	r3, #192	; 0xc0
 800134a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800134c:	2312      	movs	r3, #18
 800134e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001354:	f107 0318 	add.w	r3, r7, #24
 8001358:	4619      	mov	r1, r3
 800135a:	4821      	ldr	r0, [pc, #132]	; (80013e0 <HAL_I2C_MspInit+0xd0>)
 800135c:	f001 ff52 	bl	8003204 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001360:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	4a1d      	ldr	r2, [pc, #116]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001366:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800136a:	61d3      	str	r3, [r2, #28]
 800136c:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 800136e:	69db      	ldr	r3, [r3, #28]
 8001370:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001378:	e029      	b.n	80013ce <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a19      	ldr	r2, [pc, #100]	; (80013e4 <HAL_I2C_MspInit+0xd4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d124      	bne.n	80013ce <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	4b15      	ldr	r3, [pc, #84]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a14      	ldr	r2, [pc, #80]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 800138a:	f043 0308 	orr.w	r3, r3, #8
 800138e:	6193      	str	r3, [r2, #24]
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	f003 0308 	and.w	r3, r3, #8
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800139c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a2:	2312      	movs	r3, #18
 80013a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013a6:	2303      	movs	r3, #3
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013aa:	f107 0318 	add.w	r3, r7, #24
 80013ae:	4619      	mov	r1, r3
 80013b0:	480b      	ldr	r0, [pc, #44]	; (80013e0 <HAL_I2C_MspInit+0xd0>)
 80013b2:	f001 ff27 	bl	8003204 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	4a08      	ldr	r2, [pc, #32]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 80013bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013c0:	61d3      	str	r3, [r2, #28]
 80013c2:	4b06      	ldr	r3, [pc, #24]	; (80013dc <HAL_I2C_MspInit+0xcc>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	; 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40005400 	.word	0x40005400
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40010c00 	.word	0x40010c00
 80013e4:	40005800 	.word	0x40005800

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f000 fd78 	bl	8001ee0 <HAL_Init>
  //SysHardware_Init();
  //SysSoftware_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f0:	f000 f844 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f4:	f7ff fdbe 	bl	8000f74 <MX_GPIO_Init>
  MX_DMA_Init();
 80013f8:	f7ff fc6c 	bl	8000cd4 <MX_DMA_Init>
  MX_I2C1_Init();
 80013fc:	f7ff ff2c 	bl	8001258 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001400:	f7ff ff58 	bl	80012b4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001404:	f000 f8b2 	bl	800156c <MX_SPI1_Init>
  MX_SPI2_Init();
 8001408:	f000 f8e6 	bl	80015d8 <MX_SPI2_Init>
  MX_SPI3_Init();
 800140c:	f000 f91a 	bl	8001644 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001410:	f000 fcb2 	bl	8001d78 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8001414:	f000 fc3c 	bl	8001c90 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001418:	f7ff fb9e 	bl	8000b58 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 800141c:	480e      	ldr	r0, [pc, #56]	; (8001458 <main+0x70>)
 800141e:	f001 fa2b 	bl	8002878 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&AD_DMA,2); //DMAADCAD_DMA 0~3 ADC 0~3
 8001422:	2202      	movs	r2, #2
 8001424:	490d      	ldr	r1, [pc, #52]	; (800145c <main+0x74>)
 8001426:	480c      	ldr	r0, [pc, #48]	; (8001458 <main+0x70>)
 8001428:	f000 fe76 	bl	8002118 <HAL_ADC_Start_DMA>



  HAL_TIM_Base_Start_IT(&htim5);
 800142c:	480c      	ldr	r0, [pc, #48]	; (8001460 <main+0x78>)
 800142e:	f004 f923 	bl	8005678 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001432:	2201      	movs	r2, #1
 8001434:	2110      	movs	r1, #16
 8001436:	480b      	ldr	r0, [pc, #44]	; (8001464 <main+0x7c>)
 8001438:	f002 f84e 	bl	80034d8 <HAL_GPIO_WritePin>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 800143c:	490a      	ldr	r1, [pc, #40]	; (8001468 <main+0x80>)
 800143e:	480b      	ldr	r0, [pc, #44]	; (800146c <main+0x84>)
 8001440:	f00e fd0a 	bl	800fe58 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 8001444:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <main+0x88>)
 8001446:	490b      	ldr	r1, [pc, #44]	; (8001474 <main+0x8c>)
 8001448:	480b      	ldr	r0, [pc, #44]	; (8001478 <main+0x90>)
 800144a:	f00e fd05 	bl	800fe58 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 800144e:	f7ff fc8d 	bl	8000d6c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001452:	f007 f9e0 	bl	8008816 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001456:	e7fe      	b.n	8001456 <main+0x6e>
 8001458:	200028f0 	.word	0x200028f0
 800145c:	20002ab4 	.word	0x20002ab4
 8001460:	20002c48 	.word	0x20002c48
 8001464:	40010800 	.word	0x40010800
 8001468:	08012ddc 	.word	0x08012ddc
 800146c:	08012de8 	.word	0x08012de8
 8001470:	08012e10 	.word	0x08012e10
 8001474:	08012e1c 	.word	0x08012e1c
 8001478:	08012e28 	.word	0x08012e28

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b096      	sub	sp, #88	; 0x58
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001486:	2228      	movs	r2, #40	; 0x28
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f00e fcdc 	bl	800fe48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]
 80014ae:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b0:	2301      	movs	r3, #1
 80014b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014be:	2301      	movs	r3, #1
 80014c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c2:	2302      	movs	r3, #2
 80014c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 f82e 	bl	8004538 <HAL_RCC_OscConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80014e2:	f000 f83d 	bl	8001560 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e6:	230f      	movs	r3, #15
 80014e8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ea:	2302      	movs	r3, #2
 80014ec:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014fc:	f107 031c 	add.w	r3, r7, #28
 8001500:	2102      	movs	r1, #2
 8001502:	4618      	mov	r0, r3
 8001504:	f003 fa98 	bl	8004a38 <HAL_RCC_ClockConfig>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800150e:	f000 f827 	bl	8001560 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001512:	2312      	movs	r3, #18
 8001514:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800151a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800151c:	2300      	movs	r3, #0
 800151e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	4618      	mov	r0, r3
 8001524:	f003 fc54 	bl	8004dd0 <HAL_RCCEx_PeriphCLKConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800152e:	f000 f817 	bl	8001560 <Error_Handler>
  }
}
 8001532:	bf00      	nop
 8001534:	3758      	adds	r7, #88	; 0x58
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a04      	ldr	r2, [pc, #16]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d101      	bne.n	8001552 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800154e:	f000 fcdd 	bl	8001f0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40012c00 	.word	0x40012c00

08001560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001572:	4a18      	ldr	r2, [pc, #96]	; (80015d4 <MX_SPI1_Init+0x68>)
 8001574:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001578:	f44f 7282 	mov.w	r2, #260	; 0x104
 800157c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800157e:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001586:	2200      	movs	r2, #0
 8001588:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_SPI1_Init+0x64>)
 800158c:	2202      	movs	r2, #2
 800158e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001592:	2201      	movs	r2, #1
 8001594:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_SPI1_Init+0x64>)
 8001598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800159c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015a0:	2220      	movs	r2, #32
 80015a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015b8:	220a      	movs	r2, #10
 80015ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_SPI1_Init+0x64>)
 80015be:	f003 fda5 	bl	800510c <HAL_SPI_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015c8:	f7ff ffca 	bl	8001560 <Error_Handler>
  }

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20002b6c 	.word	0x20002b6c
 80015d4:	40013000 	.word	0x40013000

080015d8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80015dc:	4b17      	ldr	r3, [pc, #92]	; (800163c <MX_SPI2_Init+0x64>)
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <MX_SPI2_Init+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <MX_SPI2_Init+0x64>)
 80015e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015ea:	4b14      	ldr	r3, [pc, #80]	; (800163c <MX_SPI2_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <MX_SPI2_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_SPI2_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_SPI2_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_SPI2_Init+0x64>)
 8001604:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001608:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_SPI2_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <MX_SPI2_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_SPI2_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <MX_SPI2_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_SPI2_Init+0x64>)
 8001624:	220a      	movs	r2, #10
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	; (800163c <MX_SPI2_Init+0x64>)
 800162a:	f003 fd6f 	bl	800510c <HAL_SPI_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001634:	f7ff ff94 	bl	8001560 <Error_Handler>
  }

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20002abc 	.word	0x20002abc
 8001640:	40003800 	.word	0x40003800

08001644 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <MX_SPI3_Init+0x64>)
 800164a:	4a18      	ldr	r2, [pc, #96]	; (80016ac <MX_SPI3_Init+0x68>)
 800164c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800164e:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001650:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001654:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001656:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <MX_SPI3_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001662:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001668:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <MX_SPI3_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800166e:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001670:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001674:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001678:	2200      	movs	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <MX_SPI3_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001682:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <MX_SPI3_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800168e:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001690:	220a      	movs	r2, #10
 8001692:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001694:	4804      	ldr	r0, [pc, #16]	; (80016a8 <MX_SPI3_Init+0x64>)
 8001696:	f003 fd39 	bl	800510c <HAL_SPI_Init>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80016a0:	f7ff ff5e 	bl	8001560 <Error_Handler>
  }

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20002b14 	.word	0x20002b14
 80016ac:	40003c00 	.word	0x40003c00

080016b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08e      	sub	sp, #56	; 0x38
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a5f      	ldr	r2, [pc, #380]	; (8001848 <HAL_SPI_MspInit+0x198>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d130      	bne.n	8001732 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016d0:	4b5e      	ldr	r3, [pc, #376]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a5d      	ldr	r2, [pc, #372]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b5b      	ldr	r3, [pc, #364]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	4b58      	ldr	r3, [pc, #352]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4a57      	ldr	r2, [pc, #348]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	6193      	str	r3, [r2, #24]
 80016f4:	4b55      	ldr	r3, [pc, #340]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	623b      	str	r3, [r7, #32]
 80016fe:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8001700:	23a0      	movs	r3, #160	; 0xa0
 8001702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	2302      	movs	r3, #2
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001710:	4619      	mov	r1, r3
 8001712:	484f      	ldr	r0, [pc, #316]	; (8001850 <HAL_SPI_MspInit+0x1a0>)
 8001714:	f001 fd76 	bl	8003204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8001718:	2340      	movs	r3, #64	; 0x40
 800171a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001724:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001728:	4619      	mov	r1, r3
 800172a:	4849      	ldr	r0, [pc, #292]	; (8001850 <HAL_SPI_MspInit+0x1a0>)
 800172c:	f001 fd6a 	bl	8003204 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001730:	e085      	b.n	800183e <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a47      	ldr	r2, [pc, #284]	; (8001854 <HAL_SPI_MspInit+0x1a4>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d132      	bne.n	80017a2 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800173c:	4b43      	ldr	r3, [pc, #268]	; (800184c <HAL_SPI_MspInit+0x19c>)
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	4a42      	ldr	r2, [pc, #264]	; (800184c <HAL_SPI_MspInit+0x19c>)
 8001742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001746:	61d3      	str	r3, [r2, #28]
 8001748:	4b40      	ldr	r3, [pc, #256]	; (800184c <HAL_SPI_MspInit+0x19c>)
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001754:	4b3d      	ldr	r3, [pc, #244]	; (800184c <HAL_SPI_MspInit+0x19c>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a3c      	ldr	r2, [pc, #240]	; (800184c <HAL_SPI_MspInit+0x19c>)
 800175a:	f043 0308 	orr.w	r3, r3, #8
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b3a      	ldr	r3, [pc, #232]	; (800184c <HAL_SPI_MspInit+0x19c>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 800176c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001770:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800177e:	4619      	mov	r1, r3
 8001780:	4835      	ldr	r0, [pc, #212]	; (8001858 <HAL_SPI_MspInit+0x1a8>)
 8001782:	f001 fd3f 	bl	8003204 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 8001786:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800178a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001798:	4619      	mov	r1, r3
 800179a:	482f      	ldr	r0, [pc, #188]	; (8001858 <HAL_SPI_MspInit+0x1a8>)
 800179c:	f001 fd32 	bl	8003204 <HAL_GPIO_Init>
}
 80017a0:	e04d      	b.n	800183e <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a2d      	ldr	r2, [pc, #180]	; (800185c <HAL_SPI_MspInit+0x1ac>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d148      	bne.n	800183e <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017ac:	4b27      	ldr	r3, [pc, #156]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	4a26      	ldr	r2, [pc, #152]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017b6:	61d3      	str	r3, [r2, #28]
 80017b8:	4b24      	ldr	r3, [pc, #144]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017ba:	69db      	ldr	r3, [r3, #28]
 80017bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c4:	4b21      	ldr	r3, [pc, #132]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a20      	ldr	r2, [pc, #128]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017ca:	f043 0304 	orr.w	r3, r3, #4
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	4a1a      	ldr	r2, [pc, #104]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017e2:	f043 0308 	orr.w	r3, r3, #8
 80017e6:	6193      	str	r3, [r2, #24]
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_SPI_MspInit+0x19c>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f003 0308 	and.w	r3, r3, #8
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80017f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001802:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001806:	4619      	mov	r1, r3
 8001808:	4811      	ldr	r0, [pc, #68]	; (8001850 <HAL_SPI_MspInit+0x1a0>)
 800180a:	f001 fcfb 	bl	8003204 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 800180e:	2328      	movs	r3, #40	; 0x28
 8001810:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001816:	2303      	movs	r3, #3
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800181e:	4619      	mov	r1, r3
 8001820:	480d      	ldr	r0, [pc, #52]	; (8001858 <HAL_SPI_MspInit+0x1a8>)
 8001822:	f001 fcef 	bl	8003204 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8001826:	2310      	movs	r3, #16
 8001828:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182a:	2300      	movs	r3, #0
 800182c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 8001832:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001836:	4619      	mov	r1, r3
 8001838:	4807      	ldr	r0, [pc, #28]	; (8001858 <HAL_SPI_MspInit+0x1a8>)
 800183a:	f001 fce3 	bl	8003204 <HAL_GPIO_Init>
}
 800183e:	bf00      	nop
 8001840:	3738      	adds	r7, #56	; 0x38
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40013000 	.word	0x40013000
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800
 8001854:	40003800 	.word	0x40003800
 8001858:	40010c00 	.word	0x40010c00
 800185c:	40003c00 	.word	0x40003c00

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <HAL_MspInit+0x68>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	4a17      	ldr	r2, [pc, #92]	; (80018c8 <HAL_MspInit+0x68>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6193      	str	r3, [r2, #24]
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <HAL_MspInit+0x68>)
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800187e:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_MspInit+0x68>)
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	4a11      	ldr	r2, [pc, #68]	; (80018c8 <HAL_MspInit+0x68>)
 8001884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001888:	61d3      	str	r3, [r2, #28]
 800188a:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_MspInit+0x68>)
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	210f      	movs	r1, #15
 800189a:	f06f 0001 	mvn.w	r0, #1
 800189e:	f001 f946 	bl	8002b2e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <HAL_MspInit+0x6c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	4a04      	ldr	r2, [pc, #16]	; (80018cc <HAL_MspInit+0x6c>)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010000 	.word	0x40010000

080018d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08c      	sub	sp, #48	; 0x30
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80018e0:	2200      	movs	r2, #0
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	2019      	movs	r0, #25
 80018e6:	f001 f922 	bl	8002b2e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80018ea:	2019      	movs	r0, #25
 80018ec:	f001 f93b 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018f0:	4b1e      	ldr	r3, [pc, #120]	; (800196c <HAL_InitTick+0x9c>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a1d      	ldr	r2, [pc, #116]	; (800196c <HAL_InitTick+0x9c>)
 80018f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b1b      	ldr	r3, [pc, #108]	; (800196c <HAL_InitTick+0x9c>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001908:	f107 0210 	add.w	r2, r7, #16
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	4611      	mov	r1, r2
 8001912:	4618      	mov	r0, r3
 8001914:	f003 fa0e 	bl	8004d34 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001918:	f003 f9f8 	bl	8004d0c <HAL_RCC_GetPCLK2Freq>
 800191c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800191e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001920:	4a13      	ldr	r2, [pc, #76]	; (8001970 <HAL_InitTick+0xa0>)
 8001922:	fba2 2303 	umull	r2, r3, r2, r3
 8001926:	0c9b      	lsrs	r3, r3, #18
 8001928:	3b01      	subs	r3, #1
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <HAL_InitTick+0xa4>)
 800192e:	4a12      	ldr	r2, [pc, #72]	; (8001978 <HAL_InitTick+0xa8>)
 8001930:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_InitTick+0xa4>)
 8001934:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001938:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800193a:	4a0e      	ldr	r2, [pc, #56]	; (8001974 <HAL_InitTick+0xa4>)
 800193c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800193e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <HAL_InitTick+0xa4>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <HAL_InitTick+0xa4>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800194c:	4809      	ldr	r0, [pc, #36]	; (8001974 <HAL_InitTick+0xa4>)
 800194e:	f003 fe68 	bl	8005622 <HAL_TIM_Base_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d104      	bne.n	8001962 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001958:	4806      	ldr	r0, [pc, #24]	; (8001974 <HAL_InitTick+0xa4>)
 800195a:	f003 fe8d 	bl	8005678 <HAL_TIM_Base_Start_IT>
 800195e:	4603      	mov	r3, r0
 8001960:	e000      	b.n	8001964 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
}
 8001964:	4618      	mov	r0, r3
 8001966:	3730      	adds	r7, #48	; 0x30
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40021000 	.word	0x40021000
 8001970:	431bde83 	.word	0x431bde83
 8001974:	20002bc4 	.word	0x20002bc4
 8001978:	40012c00 	.word	0x40012c00

0800197c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr

08001988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800198c:	e7fe      	b.n	800198c <HardFault_Handler+0x4>

0800198e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <MemManage_Handler+0x4>

08001994 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <BusFault_Handler+0x4>

0800199a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <UsageFault_Handler+0x4>

080019a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <DMA1_Channel1_IRQHandler+0x10>)
 80019b2:	f001 f9bd 	bl	8002d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20002920 	.word	0x20002920

080019c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019c4:	4802      	ldr	r0, [pc, #8]	; (80019d0 <ADC1_2_IRQHandler+0x10>)
 80019c6:	f000 fc85 	bl	80022d4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200028f0 	.word	0x200028f0

080019d4 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 80019da:	f001 ffe6 	bl	80039aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	2000487c 	.word	0x2000487c

080019e8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80019ee:	f001 ffdc 	bl	80039aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000487c 	.word	0x2000487c

080019fc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  ulHighFrequencyTimerTicks1++;
 8001a00:	4b28      	ldr	r3, [pc, #160]	; (8001aa4 <EXTI9_5_IRQHandler+0xa8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	3301      	adds	r3, #1
 8001a06:	4a27      	ldr	r2, [pc, #156]	; (8001aa4 <EXTI9_5_IRQHandler+0xa8>)
 8001a08:	6013      	str	r3, [r2, #0]
  if(ulHighFrequencyTimerTicks1%2 == 0)
 8001a0a:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <EXTI9_5_IRQHandler+0xa8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d105      	bne.n	8001a22 <EXTI9_5_IRQHandler+0x26>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	2108      	movs	r1, #8
 8001a1a:	4823      	ldr	r0, [pc, #140]	; (8001aa8 <EXTI9_5_IRQHandler+0xac>)
 8001a1c:	f001 fd5c 	bl	80034d8 <HAL_GPIO_WritePin>
 8001a20:	e004      	b.n	8001a2c <EXTI9_5_IRQHandler+0x30>
  else
  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2108      	movs	r1, #8
 8001a26:	4820      	ldr	r0, [pc, #128]	; (8001aa8 <EXTI9_5_IRQHandler+0xac>)
 8001a28:	f001 fd56 	bl	80034d8 <HAL_GPIO_WritePin>
	printf("EXTI9_5_IRQHandler1:%x \r\n",ulHighFrequencyTimerTicks1);
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <EXTI9_5_IRQHandler+0xa8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	481e      	ldr	r0, [pc, #120]	; (8001aac <EXTI9_5_IRQHandler+0xb0>)
 8001a34:	f00e fa10 	bl	800fe58 <iprintf>

	  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != 0x00u)
 8001a38:	4b1d      	ldr	r3, [pc, #116]	; (8001ab0 <EXTI9_5_IRQHandler+0xb4>)
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	f003 0320 	and.w	r3, r3, #32
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d02a      	beq.n	8001a9a <EXTI9_5_IRQHandler+0x9e>
	  {
	  
	  printf("EXTI9_5_IRQHandler2:%x \r\n",ulHighFrequencyTimerTicks1);
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <EXTI9_5_IRQHandler+0xa8>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	481a      	ldr	r0, [pc, #104]	; (8001ab4 <EXTI9_5_IRQHandler+0xb8>)
 8001a4c:	f00e fa04 	bl	800fe58 <iprintf>
			for(i = 0; i< 64; i++)
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
 8001a56:	e017      	b.n	8001a88 <EXTI9_5_IRQHandler+0x8c>
			{		 
				USB_Tx_Buf[i]= 0x30+i%10;
 8001a58:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a5a:	781a      	ldrb	r2, [r3, #0]
 8001a5c:	4b17      	ldr	r3, [pc, #92]	; (8001abc <EXTI9_5_IRQHandler+0xc0>)
 8001a5e:	fba3 1302 	umull	r1, r3, r3, r2
 8001a62:	08d9      	lsrs	r1, r3, #3
 8001a64:	460b      	mov	r3, r1
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	440b      	add	r3, r1
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	4a11      	ldr	r2, [pc, #68]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	3330      	adds	r3, #48	; 0x30
 8001a76:	b2d9      	uxtb	r1, r3
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <EXTI9_5_IRQHandler+0xc4>)
 8001a7a:	5499      	strb	r1, [r3, r2]
			for(i = 0; i< 64; i++)
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a86:	701a      	strb	r2, [r3, #0]
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <EXTI9_5_IRQHandler+0xbc>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b3f      	cmp	r3, #63	; 0x3f
 8001a8e:	d9e3      	bls.n	8001a58 <EXTI9_5_IRQHandler+0x5c>
			}
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
 8001a90:	2240      	movs	r2, #64	; 0x40
 8001a92:	490b      	ldr	r1, [pc, #44]	; (8001ac0 <EXTI9_5_IRQHandler+0xc4>)
 8001a94:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <EXTI9_5_IRQHandler+0xc8>)
 8001a96:	f005 fd4d 	bl	8007534 <USBD_CUSTOM_HID_SendReport>
	  }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001a9a:	2020      	movs	r0, #32
 8001a9c:	f001 fd34 	bl	8003508 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */


  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20002970 	.word	0x20002970
 8001aa8:	40011000 	.word	0x40011000
 8001aac:	08012e48 	.word	0x08012e48
 8001ab0:	40010400 	.word	0x40010400
 8001ab4:	08012e64 	.word	0x08012e64
 8001ab8:	20002c44 	.word	0x20002c44
 8001abc:	cccccccd 	.word	0xcccccccd
 8001ac0:	20002c04 	.word	0x20002c04
 8001ac4:	200043b8 	.word	0x200043b8

08001ac8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001acc:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <TIM1_UP_IRQHandler+0x10>)
 8001ace:	f003 fdf6 	bl	80056be <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20002bc4 	.word	0x20002bc4

08001adc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001ae0:	4804      	ldr	r0, [pc, #16]	; (8001af4 <TIM5_IRQHandler+0x18>)
 8001ae2:	f003 fdec 	bl	80056be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //50uS
  ulHighFrequencyTimerTicks++;
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <TIM5_IRQHandler+0x1c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	3301      	adds	r3, #1
 8001aec:	4a02      	ldr	r2, [pc, #8]	; (8001af8 <TIM5_IRQHandler+0x1c>)
 8001aee:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20002c48 	.word	0x20002c48
 8001af8:	20002974 	.word	0x20002974

08001afc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e00a      	b.n	8001b24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b0e:	f3af 8000 	nop.w
 8001b12:	4601      	mov	r1, r0
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	60ba      	str	r2, [r7, #8]
 8001b1a:	b2ca      	uxtb	r2, r1
 8001b1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	3301      	adds	r3, #1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbf0      	blt.n	8001b0e <_read+0x12>
	}

return len;
 8001b2c:	687b      	ldr	r3, [r7, #4]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	60f8      	str	r0, [r7, #12]
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	e009      	b.n	8001b5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	60ba      	str	r2, [r7, #8]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 f987 	bl	8001e64 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	dbf1      	blt.n	8001b48 <_write+0x12>
	}
	return len;
 8001b64:	687b      	ldr	r3, [r7, #4]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_close>:

int _close(int file)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
	return -1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b94:	605a      	str	r2, [r3, #4]
	return 0;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr

08001ba2 <_isatty>:

int _isatty(int file)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
	return 1;
 8001baa:	2301      	movs	r3, #1
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b085      	sub	sp, #20
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
	return 0;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
	...

08001bd0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <_sbrk+0x50>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <_sbrk+0x16>
		heap_end = &end;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <_sbrk+0x50>)
 8001be2:	4a10      	ldr	r2, [pc, #64]	; (8001c24 <_sbrk+0x54>)
 8001be4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <_sbrk+0x50>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <_sbrk+0x50>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	466a      	mov	r2, sp
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d907      	bls.n	8001c0a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001bfa:	f00e f8fb 	bl	800fdf4 <__errno>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	230c      	movs	r3, #12
 8001c02:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c04:	f04f 33ff 	mov.w	r3, #4294967295
 8001c08:	e006      	b.n	8001c18 <_sbrk+0x48>
	}

	heap_end += incr;
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <_sbrk+0x50>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	4a03      	ldr	r2, [pc, #12]	; (8001c20 <_sbrk+0x50>)
 8001c14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000534 	.word	0x20000534
 8001c24:	20004af0 	.word	0x20004af0

08001c28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <SystemInit+0x5c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a14      	ldr	r2, [pc, #80]	; (8001c84 <SystemInit+0x5c>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <SystemInit+0x5c>)
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	4911      	ldr	r1, [pc, #68]	; (8001c84 <SystemInit+0x5c>)
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <SystemInit+0x60>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001c44:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <SystemInit+0x5c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a0e      	ldr	r2, [pc, #56]	; (8001c84 <SystemInit+0x5c>)
 8001c4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <SystemInit+0x5c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	; (8001c84 <SystemInit+0x5c>)
 8001c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <SystemInit+0x5c>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	4a07      	ldr	r2, [pc, #28]	; (8001c84 <SystemInit+0x5c>)
 8001c66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c6a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <SystemInit+0x5c>)
 8001c6e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001c72:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <SystemInit+0x64>)
 8001c76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c7a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000
 8001c88:	f8ff0000 	.word	0xf8ff0000
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001cac:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cae:	4a1e      	ldr	r2, [pc, #120]	; (8001d28 <MX_TIM5_Init+0x98>)
 8001cb0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb8:	4b1a      	ldr	r3, [pc, #104]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8001cbe:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cc0:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001cc4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cd2:	4814      	ldr	r0, [pc, #80]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cd4:	f003 fca5 	bl	8005622 <HAL_TIM_Base_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001cde:	f7ff fc3f 	bl	8001560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ce8:	f107 0308 	add.w	r3, r7, #8
 8001cec:	4619      	mov	r1, r3
 8001cee:	480d      	ldr	r0, [pc, #52]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001cf0:	f003 fded 	bl	80058ce <HAL_TIM_ConfigClockSource>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001cfa:	f7ff fc31 	bl	8001560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d06:	463b      	mov	r3, r7
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4806      	ldr	r0, [pc, #24]	; (8001d24 <MX_TIM5_Init+0x94>)
 8001d0c:	f003 ffca 	bl	8005ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001d16:	f7ff fc23 	bl	8001560 <Error_Handler>
  }

}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20002c48 	.word	0x20002c48
 8001d28:	40000c00 	.word	0x40000c00

08001d2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a0d      	ldr	r2, [pc, #52]	; (8001d70 <HAL_TIM_Base_MspInit+0x44>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d113      	bne.n	8001d66 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d3e:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_TIM_Base_MspInit+0x48>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a0c      	ldr	r2, [pc, #48]	; (8001d74 <HAL_TIM_Base_MspInit+0x48>)
 8001d44:	f043 0308 	orr.w	r3, r3, #8
 8001d48:	61d3      	str	r3, [r2, #28]
 8001d4a:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <HAL_TIM_Base_MspInit+0x48>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2105      	movs	r1, #5
 8001d5a:	2032      	movs	r0, #50	; 0x32
 8001d5c:	f000 fee7 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001d60:	2032      	movs	r0, #50	; 0x32
 8001d62:	f000 ff00 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40000c00 	.word	0x40000c00
 8001d74:	40021000 	.word	0x40021000

08001d78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <MX_USART1_UART_Init+0x50>)
 8001d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001d9e:	220c      	movs	r2, #12
 8001da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da2:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <MX_USART1_UART_Init+0x4c>)
 8001db0:	f003 ffce 	bl	8005d50 <HAL_UART_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dba:	f7ff fbd1 	bl	8001560 <Error_Handler>
  }

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20002980 	.word	0x20002980
 8001dc8:	40013800 	.word	0x40013800

08001dcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a1c      	ldr	r2, [pc, #112]	; (8001e58 <HAL_UART_MspInit+0x8c>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d131      	bne.n	8001e50 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dec:	4b1b      	ldr	r3, [pc, #108]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a1a      	ldr	r2, [pc, #104]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001df2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e04:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	4a14      	ldr	r2, [pc, #80]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001e0a:	f043 0304 	orr.w	r3, r3, #4
 8001e0e:	6193      	str	r3, [r2, #24]
 8001e10:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_UART_MspInit+0x90>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	60bb      	str	r3, [r7, #8]
 8001e1a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8001e1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e26:	2303      	movs	r3, #3
 8001e28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 8001e2a:	f107 0310 	add.w	r3, r7, #16
 8001e2e:	4619      	mov	r1, r3
 8001e30:	480b      	ldr	r0, [pc, #44]	; (8001e60 <HAL_UART_MspInit+0x94>)
 8001e32:	f001 f9e7 	bl	8003204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 8001e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4805      	ldr	r0, [pc, #20]	; (8001e60 <HAL_UART_MspInit+0x94>)
 8001e4c:	f001 f9da 	bl	8003204 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e50:	bf00      	nop
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40013800 	.word	0x40013800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40010800 	.word	0x40010800

08001e64 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /*  */
    while((USART1->SR & 0X40) == 0);
 8001e6c:	bf00      	nop
 8001e6e:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <__io_putchar+0x2c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0f9      	beq.n	8001e6e <__io_putchar+0xa>

    /*  */
    USART1->DR = (uint8_t) ch;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <__io_putchar+0x2c>)
 8001e80:	605a      	str	r2, [r3, #4]

    return ch;
 8001e82:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40013800 	.word	0x40013800

08001e94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e94:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e96:	e003      	b.n	8001ea0 <LoopCopyDataInit>

08001e98 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e9a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e9c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e9e:	3104      	adds	r1, #4

08001ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001ea0:	480a      	ldr	r0, [pc, #40]	; (8001ecc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001ea4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001ea6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001ea8:	d3f6      	bcc.n	8001e98 <CopyDataInit>
  ldr r2, =_sbss
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001eac:	e002      	b.n	8001eb4 <LoopFillZerobss>

08001eae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001eb0:	f842 3b04 	str.w	r3, [r2], #4

08001eb4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001eb6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001eb8:	d3f9      	bcc.n	8001eae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001eba:	f7ff feb5 	bl	8001c28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ebe:	f00d ff9f 	bl	800fe00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ec2:	f7ff fa91 	bl	80013e8 <main>
  bx lr
 8001ec6:	4770      	bx	lr
  ldr r3, =_sidata
 8001ec8:	08020b38 	.word	0x08020b38
  ldr r0, =_sdata
 8001ecc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ed0:	200002b4 	.word	0x200002b4
  ldr r2, =_sbss
 8001ed4:	200002b8 	.word	0x200002b8
  ldr r3, = _ebss
 8001ed8:	20004aec 	.word	0x20004aec

08001edc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001edc:	e7fe      	b.n	8001edc <ADC3_IRQHandler>
	...

08001ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee4:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <HAL_Init+0x28>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a07      	ldr	r2, [pc, #28]	; (8001f08 <HAL_Init+0x28>)
 8001eea:	f043 0310 	orr.w	r3, r3, #16
 8001eee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	f000 fe11 	bl	8002b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ef6:	2000      	movs	r0, #0
 8001ef8:	f7ff fcea 	bl	80018d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001efc:	f7ff fcb0 	bl	8001860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40022000 	.word	0x40022000

08001f0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f10:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <HAL_IncTick+0x1c>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <HAL_IncTick+0x20>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a03      	ldr	r2, [pc, #12]	; (8001f2c <HAL_IncTick+0x20>)
 8001f1e:	6013      	str	r3, [r2, #0]
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	20000008 	.word	0x20000008
 8001f2c:	20002c88 	.word	0x20002c88

08001f30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return uwTick;
 8001f34:	4b02      	ldr	r3, [pc, #8]	; (8001f40 <HAL_GetTick+0x10>)
 8001f36:	681b      	ldr	r3, [r3, #0]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr
 8001f40:	20002c88 	.word	0x20002c88

08001f44 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0ce      	b.n	8002104 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d109      	bne.n	8001f88 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7fe fe36 	bl	8000bf4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fbd5 	bl	8002738 <ADC_ConversionStop_Disable>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f040 80a9 	bne.w	80020f2 <HAL_ADC_Init+0x1ae>
 8001fa0:	7dfb      	ldrb	r3, [r7, #23]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f040 80a5 	bne.w	80020f2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fb0:	f023 0302 	bic.w	r3, r3, #2
 8001fb4:	f043 0202 	orr.w	r2, r3, #2
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4951      	ldr	r1, [pc, #324]	; (800210c <HAL_ADC_Init+0x1c8>)
 8001fc6:	428b      	cmp	r3, r1
 8001fc8:	d10a      	bne.n	8001fe0 <HAL_ADC_Init+0x9c>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001fd2:	d002      	beq.n	8001fda <HAL_ADC_Init+0x96>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	e004      	b.n	8001fe4 <HAL_ADC_Init+0xa0>
 8001fda:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001fde:	e001      	b.n	8001fe4 <HAL_ADC_Init+0xa0>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fe4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	7b1b      	ldrb	r3, [r3, #12]
 8001fea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ffc:	d003      	beq.n	8002006 <HAL_ADC_Init+0xc2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d102      	bne.n	800200c <HAL_ADC_Init+0xc8>
 8002006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800200a:	e000      	b.n	800200e <HAL_ADC_Init+0xca>
 800200c:	2300      	movs	r3, #0
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7d1b      	ldrb	r3, [r3, #20]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d119      	bne.n	8002050 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7b1b      	ldrb	r3, [r3, #12]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d109      	bne.n	8002038 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	3b01      	subs	r3, #1
 800202a:	035a      	lsls	r2, r3, #13
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	e00b      	b.n	8002050 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203c:	f043 0220 	orr.w	r2, r3, #32
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	f043 0201 	orr.w	r2, r3, #1
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	430a      	orrs	r2, r1
 8002062:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	4b29      	ldr	r3, [pc, #164]	; (8002110 <HAL_ADC_Init+0x1cc>)
 800206c:	4013      	ands	r3, r2
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	68b9      	ldr	r1, [r7, #8]
 8002074:	430b      	orrs	r3, r1
 8002076:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002080:	d003      	beq.n	800208a <HAL_ADC_Init+0x146>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d104      	bne.n	8002094 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	3b01      	subs	r3, #1
 8002090:	051b      	lsls	r3, r3, #20
 8002092:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	4b19      	ldr	r3, [pc, #100]	; (8002114 <HAL_ADC_Init+0x1d0>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d10b      	bne.n	80020d0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c2:	f023 0303 	bic.w	r3, r3, #3
 80020c6:	f043 0201 	orr.w	r2, r3, #1
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020ce:	e018      	b.n	8002102 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d4:	f023 0312 	bic.w	r3, r3, #18
 80020d8:	f043 0210 	orr.w	r2, r3, #16
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e4:	f043 0201 	orr.w	r2, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020f0:	e007      	b.n	8002102 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f6:	f043 0210 	orr.w	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002102:	7dfb      	ldrb	r3, [r7, #23]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40013c00 	.word	0x40013c00
 8002110:	ffe1f7fd 	.word	0xffe1f7fd
 8002114:	ff1f0efe 	.word	0xff1f0efe

08002118 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a64      	ldr	r2, [pc, #400]	; (80022c0 <HAL_ADC_Start_DMA+0x1a8>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d004      	beq.n	800213c <HAL_ADC_Start_DMA+0x24>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a63      	ldr	r2, [pc, #396]	; (80022c4 <HAL_ADC_Start_DMA+0x1ac>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d106      	bne.n	800214a <HAL_ADC_Start_DMA+0x32>
 800213c:	4b60      	ldr	r3, [pc, #384]	; (80022c0 <HAL_ADC_Start_DMA+0x1a8>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002144:	2b00      	cmp	r3, #0
 8002146:	f040 80b3 	bne.w	80022b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <HAL_ADC_Start_DMA+0x40>
 8002154:	2302      	movs	r3, #2
 8002156:	e0ae      	b.n	80022b6 <HAL_ADC_Start_DMA+0x19e>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 fa97 	bl	8002694 <ADC_Enable>
 8002166:	4603      	mov	r3, r0
 8002168:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800216a:	7dfb      	ldrb	r3, [r7, #23]
 800216c:	2b00      	cmp	r3, #0
 800216e:	f040 809a 	bne.w	80022a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800217a:	f023 0301 	bic.w	r3, r3, #1
 800217e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a4e      	ldr	r2, [pc, #312]	; (80022c4 <HAL_ADC_Start_DMA+0x1ac>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d105      	bne.n	800219c <HAL_ADC_Start_DMA+0x84>
 8002190:	4b4b      	ldr	r3, [pc, #300]	; (80022c0 <HAL_ADC_Start_DMA+0x1a8>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d115      	bne.n	80021c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d026      	beq.n	8002204 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021c6:	e01d      	b.n	8002204 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a39      	ldr	r2, [pc, #228]	; (80022c0 <HAL_ADC_Start_DMA+0x1a8>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d004      	beq.n	80021e8 <HAL_ADC_Start_DMA+0xd0>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a38      	ldr	r2, [pc, #224]	; (80022c4 <HAL_ADC_Start_DMA+0x1ac>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d10d      	bne.n	8002204 <HAL_ADC_Start_DMA+0xec>
 80021e8:	4b35      	ldr	r3, [pc, #212]	; (80022c0 <HAL_ADC_Start_DMA+0x1a8>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d007      	beq.n	8002204 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d006      	beq.n	800221e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002214:	f023 0206 	bic.w	r2, r3, #6
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	62da      	str	r2, [r3, #44]	; 0x2c
 800221c:	e002      	b.n	8002224 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2200      	movs	r2, #0
 8002222:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	4a25      	ldr	r2, [pc, #148]	; (80022c8 <HAL_ADC_Start_DMA+0x1b0>)
 8002232:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a24      	ldr	r2, [pc, #144]	; (80022cc <HAL_ADC_Start_DMA+0x1b4>)
 800223a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4a23      	ldr	r2, [pc, #140]	; (80022d0 <HAL_ADC_Start_DMA+0x1b8>)
 8002242:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0202 	mvn.w	r2, #2
 800224c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800225c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a18      	ldr	r0, [r3, #32]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	334c      	adds	r3, #76	; 0x4c
 8002268:	4619      	mov	r1, r3
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f000 fcff 	bl	8002c70 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800227c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002280:	d108      	bne.n	8002294 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002290:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002292:	e00f      	b.n	80022b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80022a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80022a4:	e006      	b.n	80022b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80022ae:	e001      	b.n	80022b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40012400 	.word	0x40012400
 80022c4:	40012800 	.word	0x40012800
 80022c8:	080027ad 	.word	0x080027ad
 80022cc:	08002829 	.word	0x08002829
 80022d0:	08002845 	.word	0x08002845

080022d4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d140      	bne.n	800236c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d139      	bne.n	800236c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	f003 0310 	and.w	r3, r3, #16
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002308:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800231a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800231e:	d11d      	bne.n	800235c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002324:	2b00      	cmp	r3, #0
 8002326:	d119      	bne.n	800235c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0220 	bic.w	r2, r2, #32
 8002336:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d105      	bne.n	800235c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002354:	f043 0201 	orr.w	r2, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f87c 	bl	800245a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f06f 0212 	mvn.w	r2, #18
 800236a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002376:	2b80      	cmp	r3, #128	; 0x80
 8002378:	d14f      	bne.n	800241a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	2b04      	cmp	r3, #4
 8002386:	d148      	bne.n	800241a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	2b00      	cmp	r3, #0
 8002392:	d105      	bne.n	80023a0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002398:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80023aa:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80023ae:	d012      	beq.n	80023d6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d125      	bne.n	800240a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023c8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023cc:	d11d      	bne.n	800240a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d119      	bne.n	800240a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023e4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 fad0 	bl	80029b0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 020c 	mvn.w	r2, #12
 8002418:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002424:	2b40      	cmp	r3, #64	; 0x40
 8002426:	d114      	bne.n	8002452 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b01      	cmp	r3, #1
 8002434:	d10d      	bne.n	8002452 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f81b 	bl	800247e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0201 	mvn.w	r2, #1
 8002450:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr

0800247e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr

08002490 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	bc80      	pop	{r7}
 80024a0:	4770      	bx	lr
	...

080024a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d101      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x20>
 80024c0:	2302      	movs	r3, #2
 80024c2:	e0dc      	b.n	800267e <HAL_ADC_ConfigChannel+0x1da>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b06      	cmp	r3, #6
 80024d2:	d81c      	bhi.n	800250e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	3b05      	subs	r3, #5
 80024e6:	221f      	movs	r2, #31
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	4019      	ands	r1, r3
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	4613      	mov	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4413      	add	r3, r2
 80024fe:	3b05      	subs	r3, #5
 8002500:	fa00 f203 	lsl.w	r2, r0, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	635a      	str	r2, [r3, #52]	; 0x34
 800250c:	e03c      	b.n	8002588 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b0c      	cmp	r3, #12
 8002514:	d81c      	bhi.n	8002550 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	3b23      	subs	r3, #35	; 0x23
 8002528:	221f      	movs	r2, #31
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	4019      	ands	r1, r3
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	3b23      	subs	r3, #35	; 0x23
 8002542:	fa00 f203 	lsl.w	r2, r0, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	631a      	str	r2, [r3, #48]	; 0x30
 800254e:	e01b      	b.n	8002588 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	4413      	add	r3, r2
 8002560:	3b41      	subs	r3, #65	; 0x41
 8002562:	221f      	movs	r2, #31
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43db      	mvns	r3, r3
 800256a:	4019      	ands	r1, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	6818      	ldr	r0, [r3, #0]
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	4613      	mov	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	3b41      	subs	r3, #65	; 0x41
 800257c:	fa00 f203 	lsl.w	r2, r0, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b09      	cmp	r3, #9
 800258e:	d91c      	bls.n	80025ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68d9      	ldr	r1, [r3, #12]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4613      	mov	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4413      	add	r3, r2
 80025a0:	3b1e      	subs	r3, #30
 80025a2:	2207      	movs	r2, #7
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	4019      	ands	r1, r3
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	6898      	ldr	r0, [r3, #8]
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	3b1e      	subs	r3, #30
 80025bc:	fa00 f203 	lsl.w	r2, r0, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	60da      	str	r2, [r3, #12]
 80025c8:	e019      	b.n	80025fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6919      	ldr	r1, [r3, #16]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4613      	mov	r3, r2
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	4413      	add	r3, r2
 80025da:	2207      	movs	r2, #7
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	4019      	ands	r1, r3
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	6898      	ldr	r0, [r3, #8]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	fa00 f203 	lsl.w	r2, r0, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b10      	cmp	r3, #16
 8002604:	d003      	beq.n	800260e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800260a:	2b11      	cmp	r3, #17
 800260c:	d132      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a1d      	ldr	r2, [pc, #116]	; (8002688 <HAL_ADC_ConfigChannel+0x1e4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d125      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d126      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002634:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2b10      	cmp	r3, #16
 800263c:	d11a      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800263e:	4b13      	ldr	r3, [pc, #76]	; (800268c <HAL_ADC_ConfigChannel+0x1e8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a13      	ldr	r2, [pc, #76]	; (8002690 <HAL_ADC_ConfigChannel+0x1ec>)
 8002644:	fba2 2303 	umull	r2, r3, r2, r3
 8002648:	0c9a      	lsrs	r2, r3, #18
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002654:	e002      	b.n	800265c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	3b01      	subs	r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x1b2>
 8002662:	e007      	b.n	8002674 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f043 0220 	orr.w	r2, r3, #32
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr
 8002688:	40012400 	.word	0x40012400
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83

08002694 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d039      	beq.n	8002726 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 0201 	orr.w	r2, r2, #1
 80026c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026c2:	4b1b      	ldr	r3, [pc, #108]	; (8002730 <ADC_Enable+0x9c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a1b      	ldr	r2, [pc, #108]	; (8002734 <ADC_Enable+0xa0>)
 80026c8:	fba2 2303 	umull	r2, r3, r2, r3
 80026cc:	0c9b      	lsrs	r3, r3, #18
 80026ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026d0:	e002      	b.n	80026d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	3b01      	subs	r3, #1
 80026d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f9      	bne.n	80026d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026de:	f7ff fc27 	bl	8001f30 <HAL_GetTick>
 80026e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026e4:	e018      	b.n	8002718 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026e6:	f7ff fc23 	bl	8001f30 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d911      	bls.n	8002718 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	f043 0210 	orr.w	r2, r3, #16
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002704:	f043 0201 	orr.w	r2, r3, #1
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e007      	b.n	8002728 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d1df      	bne.n	80026e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	20000000 	.word	0x20000000
 8002734:	431bde83 	.word	0x431bde83

08002738 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b01      	cmp	r3, #1
 8002750:	d127      	bne.n	80027a2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0201 	bic.w	r2, r2, #1
 8002760:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002762:	f7ff fbe5 	bl	8001f30 <HAL_GetTick>
 8002766:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002768:	e014      	b.n	8002794 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800276a:	f7ff fbe1 	bl	8001f30 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d90d      	bls.n	8002794 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	f043 0210 	orr.w	r2, r3, #16
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002788:	f043 0201 	orr.w	r2, r3, #1
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e007      	b.n	80027a4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d0e3      	beq.n	800276a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027be:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d127      	bne.n	8002816 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027dc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027e0:	d115      	bne.n	800280e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d111      	bne.n	800280e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002806:	f043 0201 	orr.w	r2, r3, #1
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f7ff fe23 	bl	800245a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002814:	e004      	b.n	8002820 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	4798      	blx	r3
}
 8002820:	bf00      	nop
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f7ff fe18 	bl	800246c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800283c:	bf00      	nop
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002856:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002862:	f043 0204 	orr.w	r2, r3, #4
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f7ff fe10 	bl	8002490 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002870:	bf00      	nop
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002878:	b590      	push	{r4, r7, lr}
 800287a:	b087      	sub	sp, #28
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_ADCEx_Calibration_Start+0x1e>
 8002892:	2302      	movs	r3, #2
 8002894:	e086      	b.n	80029a4 <HAL_ADCEx_Calibration_Start+0x12c>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff ff4a 	bl	8002738 <ADC_ConversionStop_Disable>
 80028a4:	4603      	mov	r3, r0
 80028a6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80028a8:	7dfb      	ldrb	r3, [r7, #23]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d175      	bne.n	800299a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028b6:	f023 0302 	bic.w	r3, r3, #2
 80028ba:	f043 0202 	orr.w	r2, r3, #2
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80028c2:	4b3a      	ldr	r3, [pc, #232]	; (80029ac <HAL_ADCEx_Calibration_Start+0x134>)
 80028c4:	681c      	ldr	r4, [r3, #0]
 80028c6:	2002      	movs	r0, #2
 80028c8:	f002 fb38 	bl	8004f3c <HAL_RCCEx_GetPeriphCLKFreq>
 80028cc:	4603      	mov	r3, r0
 80028ce:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80028d2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80028d4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80028d6:	e002      	b.n	80028de <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	3b01      	subs	r3, #1
 80028dc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d1f9      	bne.n	80028d8 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f7ff fed5 	bl	8002694 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 0208 	orr.w	r2, r2, #8
 80028f8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80028fa:	f7ff fb19 	bl	8001f30 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002900:	e014      	b.n	800292c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002902:	f7ff fb15 	bl	8001f30 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b0a      	cmp	r3, #10
 800290e:	d90d      	bls.n	800292c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002914:	f023 0312 	bic.w	r3, r3, #18
 8002918:	f043 0210 	orr.w	r2, r3, #16
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e03b      	b.n	80029a4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 0308 	and.w	r3, r3, #8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1e3      	bne.n	8002902 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 0204 	orr.w	r2, r2, #4
 8002948:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800294a:	f7ff faf1 	bl	8001f30 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002950:	e014      	b.n	800297c <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002952:	f7ff faed 	bl	8001f30 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b0a      	cmp	r3, #10
 800295e:	d90d      	bls.n	800297c <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002964:	f023 0312 	bic.w	r3, r3, #18
 8002968:	f043 0210 	orr.w	r2, r3, #16
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e013      	b.n	80029a4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1e3      	bne.n	8002952 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298e:	f023 0303 	bic.w	r3, r3, #3
 8002992:	f043 0201 	orr.w	r2, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	371c      	adds	r7, #28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd90      	pop	{r4, r7, pc}
 80029ac:	20000000 	.word	0x20000000

080029b0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr
	...

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	db0b      	blt.n	8002a52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	f003 021f 	and.w	r2, r3, #31
 8002a40:	4906      	ldr	r1, [pc, #24]	; (8002a5c <__NVIC_EnableIRQ+0x34>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2001      	movs	r0, #1
 8002a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	e000e100 	.word	0xe000e100

08002a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	6039      	str	r1, [r7, #0]
 8002a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	db0a      	blt.n	8002a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	490c      	ldr	r1, [pc, #48]	; (8002aac <__NVIC_SetPriority+0x4c>)
 8002a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7e:	0112      	lsls	r2, r2, #4
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	440b      	add	r3, r1
 8002a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a88:	e00a      	b.n	8002aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4908      	ldr	r1, [pc, #32]	; (8002ab0 <__NVIC_SetPriority+0x50>)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3b04      	subs	r3, #4
 8002a98:	0112      	lsls	r2, r2, #4
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	761a      	strb	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000e100 	.word	0xe000e100
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b089      	sub	sp, #36	; 0x24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f1c3 0307 	rsb	r3, r3, #7
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	bf28      	it	cs
 8002ad2:	2304      	movcs	r3, #4
 8002ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d902      	bls.n	8002ae4 <NVIC_EncodePriority+0x30>
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3b03      	subs	r3, #3
 8002ae2:	e000      	b.n	8002ae6 <NVIC_EncodePriority+0x32>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43da      	mvns	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	401a      	ands	r2, r3
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002afc:	f04f 31ff 	mov.w	r1, #4294967295
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa01 f303 	lsl.w	r3, r1, r3
 8002b06:	43d9      	mvns	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b0c:	4313      	orrs	r3, r2
         );
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3724      	adds	r7, #36	; 0x24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff ff4f 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b086      	sub	sp, #24
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	4603      	mov	r3, r0
 8002b36:	60b9      	str	r1, [r7, #8]
 8002b38:	607a      	str	r2, [r7, #4]
 8002b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b40:	f7ff ff64 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68b9      	ldr	r1, [r7, #8]
 8002b4a:	6978      	ldr	r0, [r7, #20]
 8002b4c:	f7ff ffb2 	bl	8002ab4 <NVIC_EncodePriority>
 8002b50:	4602      	mov	r2, r0
 8002b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b56:	4611      	mov	r1, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff ff81 	bl	8002a60 <__NVIC_SetPriority>
}
 8002b5e:	bf00      	nop
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff57 	bl	8002a28 <__NVIC_EnableIRQ>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e059      	b.n	8002c4e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <HAL_DMA_Init+0xd4>)
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d80f      	bhi.n	8002bc6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	461a      	mov	r2, r3
 8002bac:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <HAL_DMA_Init+0xd8>)
 8002bae:	4413      	add	r3, r2
 8002bb0:	4a2b      	ldr	r2, [pc, #172]	; (8002c60 <HAL_DMA_Init+0xdc>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	091b      	lsrs	r3, r3, #4
 8002bb8:	009a      	lsls	r2, r3, #2
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a28      	ldr	r2, [pc, #160]	; (8002c64 <HAL_DMA_Init+0xe0>)
 8002bc2:	63da      	str	r2, [r3, #60]	; 0x3c
 8002bc4:	e00e      	b.n	8002be4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <HAL_DMA_Init+0xe4>)
 8002bce:	4413      	add	r3, r2
 8002bd0:	4a23      	ldr	r2, [pc, #140]	; (8002c60 <HAL_DMA_Init+0xdc>)
 8002bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd6:	091b      	lsrs	r3, r3, #4
 8002bd8:	009a      	lsls	r2, r3, #2
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a22      	ldr	r2, [pc, #136]	; (8002c6c <HAL_DMA_Init+0xe8>)
 8002be2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002bfa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002bfe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	40020407 	.word	0x40020407
 8002c5c:	bffdfff8 	.word	0xbffdfff8
 8002c60:	cccccccd 	.word	0xcccccccd
 8002c64:	40020000 	.word	0x40020000
 8002c68:	bffdfbf8 	.word	0xbffdfbf8
 8002c6c:	40020400 	.word	0x40020400

08002c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_DMA_Start_IT+0x20>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	e04a      	b.n	8002d26 <HAL_DMA_Start_IT+0xb6>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d13a      	bne.n	8002d18 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0201 	bic.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fa6e 	bl	80031a8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d008      	beq.n	8002ce6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 020e 	orr.w	r2, r2, #14
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	e00f      	b.n	8002d06 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0204 	bic.w	r2, r2, #4
 8002cf4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f042 020a 	orr.w	r2, r2, #10
 8002d04:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0201 	orr.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e005      	b.n	8002d24 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
 8002d22:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	2204      	movs	r2, #4
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4013      	ands	r3, r2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80d6 	beq.w	8002f06 <HAL_DMA_IRQHandler+0x1d6>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 80d0 	beq.w	8002f06 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0320 	and.w	r3, r3, #32
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 0204 	bic.w	r2, r2, #4
 8002d82:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b9b      	ldr	r3, [pc, #620]	; (8002ff8 <HAL_DMA_IRQHandler+0x2c8>)
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d958      	bls.n	8002e42 <HAL_DMA_IRQHandler+0x112>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a99      	ldr	r2, [pc, #612]	; (8002ffc <HAL_DMA_IRQHandler+0x2cc>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d04f      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x10a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a98      	ldr	r2, [pc, #608]	; (8003000 <HAL_DMA_IRQHandler+0x2d0>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d048      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x106>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a96      	ldr	r2, [pc, #600]	; (8003004 <HAL_DMA_IRQHandler+0x2d4>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d040      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x100>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a95      	ldr	r2, [pc, #596]	; (8003008 <HAL_DMA_IRQHandler+0x2d8>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d038      	beq.n	8002e2a <HAL_DMA_IRQHandler+0xfa>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a93      	ldr	r2, [pc, #588]	; (800300c <HAL_DMA_IRQHandler+0x2dc>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d030      	beq.n	8002e24 <HAL_DMA_IRQHandler+0xf4>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a92      	ldr	r2, [pc, #584]	; (8003010 <HAL_DMA_IRQHandler+0x2e0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d028      	beq.n	8002e1e <HAL_DMA_IRQHandler+0xee>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a89      	ldr	r2, [pc, #548]	; (8002ff8 <HAL_DMA_IRQHandler+0x2c8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d020      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xe8>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a8e      	ldr	r2, [pc, #568]	; (8003014 <HAL_DMA_IRQHandler+0x2e4>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d019      	beq.n	8002e14 <HAL_DMA_IRQHandler+0xe4>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a8c      	ldr	r2, [pc, #560]	; (8003018 <HAL_DMA_IRQHandler+0x2e8>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d012      	beq.n	8002e10 <HAL_DMA_IRQHandler+0xe0>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a8b      	ldr	r2, [pc, #556]	; (800301c <HAL_DMA_IRQHandler+0x2ec>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00a      	beq.n	8002e0a <HAL_DMA_IRQHandler+0xda>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a89      	ldr	r2, [pc, #548]	; (8003020 <HAL_DMA_IRQHandler+0x2f0>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d102      	bne.n	8002e04 <HAL_DMA_IRQHandler+0xd4>
 8002dfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e02:	e01b      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e08:	e018      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e0e:	e015      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e10:	2340      	movs	r3, #64	; 0x40
 8002e12:	e013      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e14:	2304      	movs	r3, #4
 8002e16:	e011      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e18:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002e1c:	e00e      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e22:	e00b      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e24:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e28:	e008      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e2e:	e005      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e34:	e002      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e36:	2340      	movs	r3, #64	; 0x40
 8002e38:	e000      	b.n	8002e3c <HAL_DMA_IRQHandler+0x10c>
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	4a79      	ldr	r2, [pc, #484]	; (8003024 <HAL_DMA_IRQHandler+0x2f4>)
 8002e3e:	6053      	str	r3, [r2, #4]
 8002e40:	e057      	b.n	8002ef2 <HAL_DMA_IRQHandler+0x1c2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a6d      	ldr	r2, [pc, #436]	; (8002ffc <HAL_DMA_IRQHandler+0x2cc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d04f      	beq.n	8002eec <HAL_DMA_IRQHandler+0x1bc>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a6b      	ldr	r2, [pc, #428]	; (8003000 <HAL_DMA_IRQHandler+0x2d0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d048      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x1b8>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a6a      	ldr	r2, [pc, #424]	; (8003004 <HAL_DMA_IRQHandler+0x2d4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d040      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x1b2>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a68      	ldr	r2, [pc, #416]	; (8003008 <HAL_DMA_IRQHandler+0x2d8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d038      	beq.n	8002edc <HAL_DMA_IRQHandler+0x1ac>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a67      	ldr	r2, [pc, #412]	; (800300c <HAL_DMA_IRQHandler+0x2dc>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d030      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0x1a6>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a65      	ldr	r2, [pc, #404]	; (8003010 <HAL_DMA_IRQHandler+0x2e0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d028      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x1a0>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a5d      	ldr	r2, [pc, #372]	; (8002ff8 <HAL_DMA_IRQHandler+0x2c8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d020      	beq.n	8002eca <HAL_DMA_IRQHandler+0x19a>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a61      	ldr	r2, [pc, #388]	; (8003014 <HAL_DMA_IRQHandler+0x2e4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d019      	beq.n	8002ec6 <HAL_DMA_IRQHandler+0x196>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a60      	ldr	r2, [pc, #384]	; (8003018 <HAL_DMA_IRQHandler+0x2e8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d012      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0x192>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a5e      	ldr	r2, [pc, #376]	; (800301c <HAL_DMA_IRQHandler+0x2ec>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d00a      	beq.n	8002ebc <HAL_DMA_IRQHandler+0x18c>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a5d      	ldr	r2, [pc, #372]	; (8003020 <HAL_DMA_IRQHandler+0x2f0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d102      	bne.n	8002eb6 <HAL_DMA_IRQHandler+0x186>
 8002eb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002eb4:	e01b      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002eb6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002eba:	e018      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ec0:	e015      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ec2:	2340      	movs	r3, #64	; 0x40
 8002ec4:	e013      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ec6:	2304      	movs	r3, #4
 8002ec8:	e011      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002eca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ece:	e00e      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ed0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ed4:	e00b      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ed6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002eda:	e008      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002edc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ee0:	e005      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ee6:	e002      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002ee8:	2340      	movs	r3, #64	; 0x40
 8002eea:	e000      	b.n	8002eee <HAL_DMA_IRQHandler+0x1be>
 8002eec:	2304      	movs	r3, #4
 8002eee:	4a4e      	ldr	r2, [pc, #312]	; (8003028 <HAL_DMA_IRQHandler+0x2f8>)
 8002ef0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 8136 	beq.w	8003168 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002f04:	e130      	b.n	8003168 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 80f8 	beq.w	8003108 <HAL_DMA_IRQHandler+0x3d8>
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 80f2 	beq.w	8003108 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10b      	bne.n	8002f4a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 020a 	bic.w	r2, r2, #10
 8002f40:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b29      	ldr	r3, [pc, #164]	; (8002ff8 <HAL_DMA_IRQHandler+0x2c8>)
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d973      	bls.n	800303e <HAL_DMA_IRQHandler+0x30e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a28      	ldr	r2, [pc, #160]	; (8002ffc <HAL_DMA_IRQHandler+0x2cc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d06a      	beq.n	8003036 <HAL_DMA_IRQHandler+0x306>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a26      	ldr	r2, [pc, #152]	; (8003000 <HAL_DMA_IRQHandler+0x2d0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d063      	beq.n	8003032 <HAL_DMA_IRQHandler+0x302>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a25      	ldr	r2, [pc, #148]	; (8003004 <HAL_DMA_IRQHandler+0x2d4>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d05b      	beq.n	800302c <HAL_DMA_IRQHandler+0x2fc>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a23      	ldr	r2, [pc, #140]	; (8003008 <HAL_DMA_IRQHandler+0x2d8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d038      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0x2c0>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a22      	ldr	r2, [pc, #136]	; (800300c <HAL_DMA_IRQHandler+0x2dc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d030      	beq.n	8002fea <HAL_DMA_IRQHandler+0x2ba>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a20      	ldr	r2, [pc, #128]	; (8003010 <HAL_DMA_IRQHandler+0x2e0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d028      	beq.n	8002fe4 <HAL_DMA_IRQHandler+0x2b4>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a18      	ldr	r2, [pc, #96]	; (8002ff8 <HAL_DMA_IRQHandler+0x2c8>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d020      	beq.n	8002fde <HAL_DMA_IRQHandler+0x2ae>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a1c      	ldr	r2, [pc, #112]	; (8003014 <HAL_DMA_IRQHandler+0x2e4>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d019      	beq.n	8002fda <HAL_DMA_IRQHandler+0x2aa>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a1b      	ldr	r2, [pc, #108]	; (8003018 <HAL_DMA_IRQHandler+0x2e8>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d012      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x2a6>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a19      	ldr	r2, [pc, #100]	; (800301c <HAL_DMA_IRQHandler+0x2ec>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x2a0>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a18      	ldr	r2, [pc, #96]	; (8003020 <HAL_DMA_IRQHandler+0x2f0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d102      	bne.n	8002fca <HAL_DMA_IRQHandler+0x29a>
 8002fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fc8:	e036      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fce:	e033      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fd4:	e030      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	e02e      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e02c      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fe2:	e029      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fe4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002fe8:	e026      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002fea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fee:	e023      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002ff0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ff4:	e020      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8002ff6:	bf00      	nop
 8002ff8:	40020080 	.word	0x40020080
 8002ffc:	40020008 	.word	0x40020008
 8003000:	4002001c 	.word	0x4002001c
 8003004:	40020030 	.word	0x40020030
 8003008:	40020044 	.word	0x40020044
 800300c:	40020058 	.word	0x40020058
 8003010:	4002006c 	.word	0x4002006c
 8003014:	40020408 	.word	0x40020408
 8003018:	4002041c 	.word	0x4002041c
 800301c:	40020430 	.word	0x40020430
 8003020:	40020444 	.word	0x40020444
 8003024:	40020400 	.word	0x40020400
 8003028:	40020000 	.word	0x40020000
 800302c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003030:	e002      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8003032:	2320      	movs	r3, #32
 8003034:	e000      	b.n	8003038 <HAL_DMA_IRQHandler+0x308>
 8003036:	2302      	movs	r3, #2
 8003038:	4a4e      	ldr	r2, [pc, #312]	; (8003174 <HAL_DMA_IRQHandler+0x444>)
 800303a:	6053      	str	r3, [r2, #4]
 800303c:	e057      	b.n	80030ee <HAL_DMA_IRQHandler+0x3be>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a4d      	ldr	r2, [pc, #308]	; (8003178 <HAL_DMA_IRQHandler+0x448>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d04f      	beq.n	80030e8 <HAL_DMA_IRQHandler+0x3b8>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a4b      	ldr	r2, [pc, #300]	; (800317c <HAL_DMA_IRQHandler+0x44c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d048      	beq.n	80030e4 <HAL_DMA_IRQHandler+0x3b4>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a4a      	ldr	r2, [pc, #296]	; (8003180 <HAL_DMA_IRQHandler+0x450>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d040      	beq.n	80030de <HAL_DMA_IRQHandler+0x3ae>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a48      	ldr	r2, [pc, #288]	; (8003184 <HAL_DMA_IRQHandler+0x454>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d038      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x3a8>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a47      	ldr	r2, [pc, #284]	; (8003188 <HAL_DMA_IRQHandler+0x458>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d030      	beq.n	80030d2 <HAL_DMA_IRQHandler+0x3a2>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a45      	ldr	r2, [pc, #276]	; (800318c <HAL_DMA_IRQHandler+0x45c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d028      	beq.n	80030cc <HAL_DMA_IRQHandler+0x39c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a44      	ldr	r2, [pc, #272]	; (8003190 <HAL_DMA_IRQHandler+0x460>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d020      	beq.n	80030c6 <HAL_DMA_IRQHandler+0x396>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a42      	ldr	r2, [pc, #264]	; (8003194 <HAL_DMA_IRQHandler+0x464>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d019      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x392>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a41      	ldr	r2, [pc, #260]	; (8003198 <HAL_DMA_IRQHandler+0x468>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d012      	beq.n	80030be <HAL_DMA_IRQHandler+0x38e>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a3f      	ldr	r2, [pc, #252]	; (800319c <HAL_DMA_IRQHandler+0x46c>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x388>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a3e      	ldr	r2, [pc, #248]	; (80031a0 <HAL_DMA_IRQHandler+0x470>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d102      	bne.n	80030b2 <HAL_DMA_IRQHandler+0x382>
 80030ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030b0:	e01b      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030b6:	e018      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030bc:	e015      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030be:	2320      	movs	r3, #32
 80030c0:	e013      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030c2:	2302      	movs	r3, #2
 80030c4:	e011      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030ca:	e00e      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030d0:	e00b      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030d6:	e008      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030dc:	e005      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030e2:	e002      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030e4:	2320      	movs	r3, #32
 80030e6:	e000      	b.n	80030ea <HAL_DMA_IRQHandler+0x3ba>
 80030e8:	2302      	movs	r3, #2
 80030ea:	4a2e      	ldr	r2, [pc, #184]	; (80031a4 <HAL_DMA_IRQHandler+0x474>)
 80030ec:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d034      	beq.n	8003168 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003106:	e02f      	b.n	8003168 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	2208      	movs	r2, #8
 800310e:	409a      	lsls	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d028      	beq.n	800316a <HAL_DMA_IRQHandler+0x43a>
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d023      	beq.n	800316a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 020e 	bic.w	r2, r2, #14
 8003130:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800313a:	2101      	movs	r1, #1
 800313c:	fa01 f202 	lsl.w	r2, r1, r2
 8003140:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315c:	2b00      	cmp	r3, #0
 800315e:	d004      	beq.n	800316a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
    }
  }
  return;
 8003168:	bf00      	nop
 800316a:	bf00      	nop
}
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40020400 	.word	0x40020400
 8003178:	40020008 	.word	0x40020008
 800317c:	4002001c 	.word	0x4002001c
 8003180:	40020030 	.word	0x40020030
 8003184:	40020044 	.word	0x40020044
 8003188:	40020058 	.word	0x40020058
 800318c:	4002006c 	.word	0x4002006c
 8003190:	40020080 	.word	0x40020080
 8003194:	40020408 	.word	0x40020408
 8003198:	4002041c 	.word	0x4002041c
 800319c:	40020430 	.word	0x40020430
 80031a0:	40020444 	.word	0x40020444
 80031a4:	40020000 	.word	0x40020000

080031a8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
 80031b4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031be:	2101      	movs	r1, #1
 80031c0:	fa01 f202 	lsl.w	r2, r1, r2
 80031c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b10      	cmp	r3, #16
 80031d4:	d108      	bne.n	80031e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031e6:	e007      	b.n	80031f8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	60da      	str	r2, [r3, #12]
}
 80031f8:	bf00      	nop
 80031fa:	3714      	adds	r7, #20
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr
	...

08003204 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003204:	b480      	push	{r7}
 8003206:	b08b      	sub	sp, #44	; 0x2c
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003212:	2300      	movs	r3, #0
 8003214:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003216:	e133      	b.n	8003480 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003218:	2201      	movs	r2, #1
 800321a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	69fa      	ldr	r2, [r7, #28]
 8003228:	4013      	ands	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	429a      	cmp	r2, r3
 8003232:	f040 8122 	bne.w	800347a <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b12      	cmp	r3, #18
 800323c:	d034      	beq.n	80032a8 <HAL_GPIO_Init+0xa4>
 800323e:	2b12      	cmp	r3, #18
 8003240:	d80d      	bhi.n	800325e <HAL_GPIO_Init+0x5a>
 8003242:	2b02      	cmp	r3, #2
 8003244:	d02b      	beq.n	800329e <HAL_GPIO_Init+0x9a>
 8003246:	2b02      	cmp	r3, #2
 8003248:	d804      	bhi.n	8003254 <HAL_GPIO_Init+0x50>
 800324a:	2b00      	cmp	r3, #0
 800324c:	d031      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
 800324e:	2b01      	cmp	r3, #1
 8003250:	d01c      	beq.n	800328c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003252:	e048      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003254:	2b03      	cmp	r3, #3
 8003256:	d043      	beq.n	80032e0 <HAL_GPIO_Init+0xdc>
 8003258:	2b11      	cmp	r3, #17
 800325a:	d01b      	beq.n	8003294 <HAL_GPIO_Init+0x90>
          break;
 800325c:	e043      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800325e:	4a8f      	ldr	r2, [pc, #572]	; (800349c <HAL_GPIO_Init+0x298>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d026      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
 8003264:	4a8d      	ldr	r2, [pc, #564]	; (800349c <HAL_GPIO_Init+0x298>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d806      	bhi.n	8003278 <HAL_GPIO_Init+0x74>
 800326a:	4a8d      	ldr	r2, [pc, #564]	; (80034a0 <HAL_GPIO_Init+0x29c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d020      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
 8003270:	4a8c      	ldr	r2, [pc, #560]	; (80034a4 <HAL_GPIO_Init+0x2a0>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d01d      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
          break;
 8003276:	e036      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003278:	4a8b      	ldr	r2, [pc, #556]	; (80034a8 <HAL_GPIO_Init+0x2a4>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d019      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
 800327e:	4a8b      	ldr	r2, [pc, #556]	; (80034ac <HAL_GPIO_Init+0x2a8>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d016      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
 8003284:	4a8a      	ldr	r2, [pc, #552]	; (80034b0 <HAL_GPIO_Init+0x2ac>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <HAL_GPIO_Init+0xae>
          break;
 800328a:	e02c      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	623b      	str	r3, [r7, #32]
          break;
 8003292:	e028      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	3304      	adds	r3, #4
 800329a:	623b      	str	r3, [r7, #32]
          break;
 800329c:	e023      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	3308      	adds	r3, #8
 80032a4:	623b      	str	r3, [r7, #32]
          break;
 80032a6:	e01e      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	330c      	adds	r3, #12
 80032ae:	623b      	str	r3, [r7, #32]
          break;
 80032b0:	e019      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ba:	2304      	movs	r3, #4
 80032bc:	623b      	str	r3, [r7, #32]
          break;
 80032be:	e012      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d105      	bne.n	80032d4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032c8:	2308      	movs	r3, #8
 80032ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	611a      	str	r2, [r3, #16]
          break;
 80032d2:	e008      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d4:	2308      	movs	r3, #8
 80032d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	615a      	str	r2, [r3, #20]
          break;
 80032de:	e002      	b.n	80032e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e0:	2300      	movs	r3, #0
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	2bff      	cmp	r3, #255	; 0xff
 80032ea:	d801      	bhi.n	80032f0 <HAL_GPIO_Init+0xec>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	e001      	b.n	80032f4 <HAL_GPIO_Init+0xf0>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3304      	adds	r3, #4
 80032f4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	2bff      	cmp	r3, #255	; 0xff
 80032fa:	d802      	bhi.n	8003302 <HAL_GPIO_Init+0xfe>
 80032fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	e002      	b.n	8003308 <HAL_GPIO_Init+0x104>
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	3b08      	subs	r3, #8
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	210f      	movs	r1, #15
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	fa01 f303 	lsl.w	r3, r1, r3
 8003316:	43db      	mvns	r3, r3
 8003318:	401a      	ands	r2, r3
 800331a:	6a39      	ldr	r1, [r7, #32]
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	431a      	orrs	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80a2 	beq.w	800347a <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003336:	4b5f      	ldr	r3, [pc, #380]	; (80034b4 <HAL_GPIO_Init+0x2b0>)
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	4a5e      	ldr	r2, [pc, #376]	; (80034b4 <HAL_GPIO_Init+0x2b0>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6193      	str	r3, [r2, #24]
 8003342:	4b5c      	ldr	r3, [pc, #368]	; (80034b4 <HAL_GPIO_Init+0x2b0>)
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800334e:	4a5a      	ldr	r2, [pc, #360]	; (80034b8 <HAL_GPIO_Init+0x2b4>)
 8003350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003352:	089b      	lsrs	r3, r3, #2
 8003354:	3302      	adds	r3, #2
 8003356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800335c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	220f      	movs	r2, #15
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4013      	ands	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a51      	ldr	r2, [pc, #324]	; (80034bc <HAL_GPIO_Init+0x2b8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d01f      	beq.n	80033ba <HAL_GPIO_Init+0x1b6>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a50      	ldr	r2, [pc, #320]	; (80034c0 <HAL_GPIO_Init+0x2bc>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d019      	beq.n	80033b6 <HAL_GPIO_Init+0x1b2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a4f      	ldr	r2, [pc, #316]	; (80034c4 <HAL_GPIO_Init+0x2c0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d013      	beq.n	80033b2 <HAL_GPIO_Init+0x1ae>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a4e      	ldr	r2, [pc, #312]	; (80034c8 <HAL_GPIO_Init+0x2c4>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00d      	beq.n	80033ae <HAL_GPIO_Init+0x1aa>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a4d      	ldr	r2, [pc, #308]	; (80034cc <HAL_GPIO_Init+0x2c8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d007      	beq.n	80033aa <HAL_GPIO_Init+0x1a6>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4c      	ldr	r2, [pc, #304]	; (80034d0 <HAL_GPIO_Init+0x2cc>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d101      	bne.n	80033a6 <HAL_GPIO_Init+0x1a2>
 80033a2:	2305      	movs	r3, #5
 80033a4:	e00a      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033a6:	2306      	movs	r3, #6
 80033a8:	e008      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033aa:	2304      	movs	r3, #4
 80033ac:	e006      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033ae:	2303      	movs	r3, #3
 80033b0:	e004      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033b2:	2302      	movs	r3, #2
 80033b4:	e002      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e000      	b.n	80033bc <HAL_GPIO_Init+0x1b8>
 80033ba:	2300      	movs	r3, #0
 80033bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033be:	f002 0203 	and.w	r2, r2, #3
 80033c2:	0092      	lsls	r2, r2, #2
 80033c4:	4093      	lsls	r3, r2
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033cc:	493a      	ldr	r1, [pc, #232]	; (80034b8 <HAL_GPIO_Init+0x2b4>)
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	089b      	lsrs	r3, r3, #2
 80033d2:	3302      	adds	r3, #2
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d006      	beq.n	80033f4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033e6:	4b3b      	ldr	r3, [pc, #236]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	493a      	ldr	r1, [pc, #232]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]
 80033f2:	e006      	b.n	8003402 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033f4:	4b37      	ldr	r3, [pc, #220]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	4935      	ldr	r1, [pc, #212]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 80033fe:	4013      	ands	r3, r2
 8003400:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d006      	beq.n	800341c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800340e:	4b31      	ldr	r3, [pc, #196]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	4930      	ldr	r1, [pc, #192]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	604b      	str	r3, [r1, #4]
 800341a:	e006      	b.n	800342a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800341c:	4b2d      	ldr	r3, [pc, #180]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	43db      	mvns	r3, r3
 8003424:	492b      	ldr	r1, [pc, #172]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003426:	4013      	ands	r3, r2
 8003428:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d006      	beq.n	8003444 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003436:	4b27      	ldr	r3, [pc, #156]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	4926      	ldr	r1, [pc, #152]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	4313      	orrs	r3, r2
 8003440:	608b      	str	r3, [r1, #8]
 8003442:	e006      	b.n	8003452 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003444:	4b23      	ldr	r3, [pc, #140]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	43db      	mvns	r3, r3
 800344c:	4921      	ldr	r1, [pc, #132]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 800344e:	4013      	ands	r3, r2
 8003450:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d006      	beq.n	800346c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800345e:	4b1d      	ldr	r3, [pc, #116]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	491c      	ldr	r1, [pc, #112]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	4313      	orrs	r3, r2
 8003468:	60cb      	str	r3, [r1, #12]
 800346a:	e006      	b.n	800347a <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800346c:	4b19      	ldr	r3, [pc, #100]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	43db      	mvns	r3, r3
 8003474:	4917      	ldr	r1, [pc, #92]	; (80034d4 <HAL_GPIO_Init+0x2d0>)
 8003476:	4013      	ands	r3, r2
 8003478:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	3301      	adds	r3, #1
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	fa22 f303 	lsr.w	r3, r2, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	f47f aec4 	bne.w	8003218 <HAL_GPIO_Init+0x14>
  }
}
 8003490:	bf00      	nop
 8003492:	372c      	adds	r7, #44	; 0x2c
 8003494:	46bd      	mov	sp, r7
 8003496:	bc80      	pop	{r7}
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	10210000 	.word	0x10210000
 80034a0:	10110000 	.word	0x10110000
 80034a4:	10120000 	.word	0x10120000
 80034a8:	10310000 	.word	0x10310000
 80034ac:	10320000 	.word	0x10320000
 80034b0:	10220000 	.word	0x10220000
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40010000 	.word	0x40010000
 80034bc:	40010800 	.word	0x40010800
 80034c0:	40010c00 	.word	0x40010c00
 80034c4:	40011000 	.word	0x40011000
 80034c8:	40011400 	.word	0x40011400
 80034cc:	40011800 	.word	0x40011800
 80034d0:	40011c00 	.word	0x40011c00
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
 80034e4:	4613      	mov	r3, r2
 80034e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034f4:	e003      	b.n	80034fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034f6:	887b      	ldrh	r3, [r7, #2]
 80034f8:	041a      	lsls	r2, r3, #16
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	611a      	str	r2, [r3, #16]
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	bc80      	pop	{r7}
 8003506:	4770      	bx	lr

08003508 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003512:	4b08      	ldr	r3, [pc, #32]	; (8003534 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	88fb      	ldrh	r3, [r7, #6]
 8003518:	4013      	ands	r3, r2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d006      	beq.n	800352c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800351e:	4a05      	ldr	r2, [pc, #20]	; (8003534 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003520:	88fb      	ldrh	r3, [r7, #6]
 8003522:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003524:	88fb      	ldrh	r3, [r7, #6]
 8003526:	4618      	mov	r0, r3
 8003528:	f000 f806 	bl	8003538 <HAL_GPIO_EXTI_Callback>
  }
}
 800352c:	bf00      	nop
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40010400 	.word	0x40010400

08003538 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	bc80      	pop	{r7}
 800354a:	4770      	bx	lr

0800354c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e10f      	b.n	800377e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fd fecc 	bl	8001310 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2224      	movs	r2, #36	; 0x24
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003590:	f001 fba8 	bl	8004ce4 <HAL_RCC_GetPCLK1Freq>
 8003594:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	4a7b      	ldr	r2, [pc, #492]	; (8003788 <HAL_I2C_Init+0x23c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d807      	bhi.n	80035b0 <HAL_I2C_Init+0x64>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4a7a      	ldr	r2, [pc, #488]	; (800378c <HAL_I2C_Init+0x240>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	bf94      	ite	ls
 80035a8:	2301      	movls	r3, #1
 80035aa:	2300      	movhi	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	e006      	b.n	80035be <HAL_I2C_Init+0x72>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4a77      	ldr	r2, [pc, #476]	; (8003790 <HAL_I2C_Init+0x244>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	bf94      	ite	ls
 80035b8:	2301      	movls	r3, #1
 80035ba:	2300      	movhi	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e0db      	b.n	800377e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4a72      	ldr	r2, [pc, #456]	; (8003794 <HAL_I2C_Init+0x248>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	0c9b      	lsrs	r3, r3, #18
 80035d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	4a64      	ldr	r2, [pc, #400]	; (8003788 <HAL_I2C_Init+0x23c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d802      	bhi.n	8003600 <HAL_I2C_Init+0xb4>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	3301      	adds	r3, #1
 80035fe:	e009      	b.n	8003614 <HAL_I2C_Init+0xc8>
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	4a63      	ldr	r2, [pc, #396]	; (8003798 <HAL_I2C_Init+0x24c>)
 800360c:	fba2 2303 	umull	r2, r3, r2, r3
 8003610:	099b      	lsrs	r3, r3, #6
 8003612:	3301      	adds	r3, #1
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003626:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	4956      	ldr	r1, [pc, #344]	; (8003788 <HAL_I2C_Init+0x23c>)
 8003630:	428b      	cmp	r3, r1
 8003632:	d80d      	bhi.n	8003650 <HAL_I2C_Init+0x104>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1e59      	subs	r1, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003648:	2b04      	cmp	r3, #4
 800364a:	bf38      	it	cc
 800364c:	2304      	movcc	r3, #4
 800364e:	e04f      	b.n	80036f0 <HAL_I2C_Init+0x1a4>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d111      	bne.n	800367c <HAL_I2C_Init+0x130>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1e58      	subs	r0, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	440b      	add	r3, r1
 8003666:	fbb0 f3f3 	udiv	r3, r0, r3
 800366a:	3301      	adds	r3, #1
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e012      	b.n	80036a2 <HAL_I2C_Init+0x156>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1e58      	subs	r0, r3, #1
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6859      	ldr	r1, [r3, #4]
 8003684:	460b      	mov	r3, r1
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	0099      	lsls	r1, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003692:	3301      	adds	r3, #1
 8003694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_I2C_Init+0x15e>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e022      	b.n	80036f0 <HAL_I2C_Init+0x1a4>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10e      	bne.n	80036d0 <HAL_I2C_Init+0x184>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1e58      	subs	r0, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6859      	ldr	r1, [r3, #4]
 80036ba:	460b      	mov	r3, r1
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	440b      	add	r3, r1
 80036c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c4:	3301      	adds	r3, #1
 80036c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ce:	e00f      	b.n	80036f0 <HAL_I2C_Init+0x1a4>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	1e58      	subs	r0, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6859      	ldr	r1, [r3, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	0099      	lsls	r1, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e6:	3301      	adds	r3, #1
 80036e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	6809      	ldr	r1, [r1, #0]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800371e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6911      	ldr	r1, [r2, #16]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	68d2      	ldr	r2, [r2, #12]
 800372a:	4311      	orrs	r1, r2
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	430b      	orrs	r3, r1
 8003732:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	430a      	orrs	r2, r1
 800374e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0201 	orr.w	r2, r2, #1
 800375e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2220      	movs	r2, #32
 800376a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	000186a0 	.word	0x000186a0
 800378c:	001e847f 	.word	0x001e847f
 8003790:	003d08ff 	.word	0x003d08ff
 8003794:	431bde83 	.word	0x431bde83
 8003798:	10624dd3 	.word	0x10624dd3

0800379c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800379c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379e:	b08b      	sub	sp, #44	; 0x2c
 80037a0:	af06      	add	r7, sp, #24
 80037a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e0d3      	b.n	8003956 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f00c f88e 	bl	800f8e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2203      	movs	r2, #3
 80037cc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f002 fc0a 	bl	8005fee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	603b      	str	r3, [r7, #0]
 80037e0:	687e      	ldr	r6, [r7, #4]
 80037e2:	466d      	mov	r5, sp
 80037e4:	f106 0410 	add.w	r4, r6, #16
 80037e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	602b      	str	r3, [r5, #0]
 80037f0:	1d33      	adds	r3, r6, #4
 80037f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037f4:	6838      	ldr	r0, [r7, #0]
 80037f6:	f002 fbd3 	bl	8005fa0 <USB_CoreInit>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0a4      	b.n	8003956 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f002 fc07 	bl	8006026 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003818:	2300      	movs	r3, #0
 800381a:	73fb      	strb	r3, [r7, #15]
 800381c:	e035      	b.n	800388a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	015b      	lsls	r3, r3, #5
 8003824:	4413      	add	r3, r2
 8003826:	3329      	adds	r3, #41	; 0x29
 8003828:	2201      	movs	r2, #1
 800382a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	015b      	lsls	r3, r3, #5
 8003832:	4413      	add	r3, r2
 8003834:	3328      	adds	r3, #40	; 0x28
 8003836:	7bfa      	ldrb	r2, [r7, #15]
 8003838:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800383a:	7bfb      	ldrb	r3, [r7, #15]
 800383c:	7bfa      	ldrb	r2, [r7, #15]
 800383e:	b291      	uxth	r1, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	015b      	lsls	r3, r3, #5
 8003844:	4413      	add	r3, r2
 8003846:	3336      	adds	r3, #54	; 0x36
 8003848:	460a      	mov	r2, r1
 800384a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	015b      	lsls	r3, r3, #5
 8003852:	4413      	add	r3, r2
 8003854:	332b      	adds	r3, #43	; 0x2b
 8003856:	2200      	movs	r2, #0
 8003858:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800385a:	7bfb      	ldrb	r3, [r7, #15]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	015b      	lsls	r3, r3, #5
 8003860:	4413      	add	r3, r2
 8003862:	3338      	adds	r3, #56	; 0x38
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	015b      	lsls	r3, r3, #5
 800386e:	4413      	add	r3, r2
 8003870:	333c      	adds	r3, #60	; 0x3c
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	3302      	adds	r3, #2
 800387c:	015b      	lsls	r3, r3, #5
 800387e:	4413      	add	r3, r2
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	3301      	adds	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
 800388a:	7bfa      	ldrb	r2, [r7, #15]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	429a      	cmp	r2, r3
 8003892:	d3c4      	bcc.n	800381e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	e031      	b.n	80038fe <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800389a:	7bfb      	ldrb	r3, [r7, #15]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	015b      	lsls	r3, r3, #5
 80038a0:	4413      	add	r3, r2
 80038a2:	f203 1329 	addw	r3, r3, #297	; 0x129
 80038a6:	2200      	movs	r2, #0
 80038a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	015b      	lsls	r3, r3, #5
 80038b0:	4413      	add	r3, r2
 80038b2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80038b6:	7bfa      	ldrb	r2, [r7, #15]
 80038b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	015b      	lsls	r3, r3, #5
 80038c0:	4413      	add	r3, r2
 80038c2:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038ca:	7bfb      	ldrb	r3, [r7, #15]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	015b      	lsls	r3, r3, #5
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	015b      	lsls	r3, r3, #5
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	330a      	adds	r3, #10
 80038f0:	015b      	lsls	r3, r3, #5
 80038f2:	4413      	add	r3, r2
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	3301      	adds	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
 80038fe:	7bfa      	ldrb	r2, [r7, #15]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	429a      	cmp	r2, r3
 8003906:	d3c8      	bcc.n	800389a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	603b      	str	r3, [r7, #0]
 800390e:	687e      	ldr	r6, [r7, #4]
 8003910:	466d      	mov	r5, sp
 8003912:	f106 0410 	add.w	r4, r6, #16
 8003916:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003918:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	602b      	str	r3, [r5, #0]
 800391e:	1d33      	adds	r3, r6, #4
 8003920:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003922:	6838      	ldr	r0, [r7, #0]
 8003924:	f002 fb8b 	bl	800603e <USB_DevInit>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2202      	movs	r2, #2
 8003932:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e00d      	b.n	8003956 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f003 fbc9 	bl	80070e6 <USB_DevDisconnect>

  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800395e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b082      	sub	sp, #8
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_PCD_Start+0x16>
 8003970:	2302      	movs	r3, #2
 8003972:	e016      	b.n	80039a2 <HAL_PCD_Start+0x44>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800397c:	2101      	movs	r1, #1
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f00c fa01 	bl	800fd86 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f003 fba2 	bl	80070d2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f002 fb14 	bl	8005fc0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f003 fb9f 	bl	80070fa <USB_ReadInterrupts>
 80039bc:	4603      	mov	r3, r0
 80039be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039c6:	d102      	bne.n	80039ce <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fadf 	bl	8003f8c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f003 fb91 	bl	80070fa <USB_ReadInterrupts>
 80039d8:	4603      	mov	r3, r0
 80039da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e2:	d112      	bne.n	8003a0a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039f6:	b292      	uxth	r2, r2
 80039f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f00b ffee 	bl	800f9de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003a02:	2100      	movs	r1, #0
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 f8de 	bl	8003bc6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f003 fb73 	bl	80070fa <USB_ReadInterrupts>
 8003a14:	4603      	mov	r3, r0
 8003a16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a1e:	d10b      	bne.n	8003a38 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a32:	b292      	uxth	r2, r2
 8003a34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f003 fb5c 	bl	80070fa <USB_ReadInterrupts>
 8003a42:	4603      	mov	r3, r0
 8003a44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a4c:	d10b      	bne.n	8003a66 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a60:	b292      	uxth	r2, r2
 8003a62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f003 fb45 	bl	80070fa <USB_ReadInterrupts>
 8003a70:	4603      	mov	r3, r0
 8003a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a7a:	d126      	bne.n	8003aca <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0204 	bic.w	r2, r2, #4
 8003a8e:	b292      	uxth	r2, r2
 8003a90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0208 	bic.w	r2, r2, #8
 8003aa6:	b292      	uxth	r2, r2
 8003aa8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f00b ffcf 	bl	800fa50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ac4:	b292      	uxth	r2, r2
 8003ac6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f003 fb13 	bl	80070fa <USB_ReadInterrupts>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ada:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ade:	d13d      	bne.n	8003b5c <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0208 	orr.w	r2, r2, #8
 8003af2:	b292      	uxth	r2, r2
 8003af4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b0a:	b292      	uxth	r2, r2
 8003b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0204 	orr.w	r2, r2, #4
 8003b22:	b292      	uxth	r2, r2
 8003b24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f003 fae4 	bl	80070fa <USB_ReadInterrupts>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b3c:	d10b      	bne.n	8003b56 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b50:	b292      	uxth	r2, r2
 8003b52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f00b ff60 	bl	800fa1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f003 faca 	bl	80070fa <USB_ReadInterrupts>
 8003b66:	4603      	mov	r3, r0
 8003b68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b70:	d10e      	bne.n	8003b90 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b84:	b292      	uxth	r2, r2
 8003b86:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f00b ff19 	bl	800f9c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f003 fab0 	bl	80070fa <USB_ReadInterrupts>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ba4:	d10b      	bne.n	8003bbe <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bb8:	b292      	uxth	r2, r2
 8003bba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	460b      	mov	r3, r1
 8003bd0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d101      	bne.n	8003be0 <HAL_PCD_SetAddress+0x1a>
 8003bdc:	2302      	movs	r3, #2
 8003bde:	e013      	b.n	8003c08 <HAL_PCD_SetAddress+0x42>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	78fa      	ldrb	r2, [r7, #3]
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f003 fa57 	bl	80070ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	4608      	mov	r0, r1
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4603      	mov	r3, r0
 8003c20:	70fb      	strb	r3, [r7, #3]
 8003c22:	460b      	mov	r3, r1
 8003c24:	803b      	strh	r3, [r7, #0]
 8003c26:	4613      	mov	r3, r2
 8003c28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	da0b      	bge.n	8003c4e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c36:	78fb      	ldrb	r3, [r7, #3]
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	015b      	lsls	r3, r3, #5
 8003c3e:	3328      	adds	r3, #40	; 0x28
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4413      	add	r3, r2
 8003c44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	705a      	strb	r2, [r3, #1]
 8003c4c:	e00b      	b.n	8003c66 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c4e:	78fb      	ldrb	r3, [r7, #3]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	015b      	lsls	r3, r3, #5
 8003c56:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c66:	78fb      	ldrb	r3, [r7, #3]
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003c72:	883a      	ldrh	r2, [r7, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	78ba      	ldrb	r2, [r7, #2]
 8003c7c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	785b      	ldrb	r3, [r3, #1]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d004      	beq.n	8003c90 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c90:	78bb      	ldrb	r3, [r7, #2]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d102      	bne.n	8003c9c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d101      	bne.n	8003caa <HAL_PCD_EP_Open+0x9a>
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	e00e      	b.n	8003cc8 <HAL_PCD_EP_Open+0xb8>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68f9      	ldr	r1, [r7, #12]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f002 f9e5 	bl	8006088 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003cc6:	7afb      	ldrb	r3, [r7, #11]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003cdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	da0b      	bge.n	8003cfc <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ce4:	78fb      	ldrb	r3, [r7, #3]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	015b      	lsls	r3, r3, #5
 8003cec:	3328      	adds	r3, #40	; 0x28
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	705a      	strb	r2, [r3, #1]
 8003cfa:	e00b      	b.n	8003d14 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cfc:	78fb      	ldrb	r3, [r7, #3]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	015b      	lsls	r3, r3, #5
 8003d04:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003d14:	78fb      	ldrb	r3, [r7, #3]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d101      	bne.n	8003d2e <HAL_PCD_EP_Close+0x5e>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	e00e      	b.n	8003d4c <HAL_PCD_EP_Close+0x7c>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68f9      	ldr	r1, [r7, #12]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f002 fc91 	bl	8006664 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	607a      	str	r2, [r7, #4]
 8003d5e:	603b      	str	r3, [r7, #0]
 8003d60:	460b      	mov	r3, r1
 8003d62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d64:	7afb      	ldrb	r3, [r7, #11]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	015b      	lsls	r3, r3, #5
 8003d6c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4413      	add	r3, r2
 8003d74:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2200      	movs	r2, #0
 8003d86:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d8e:	7afb      	ldrb	r3, [r7, #11]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d9a:	7afb      	ldrb	r3, [r7, #11]
 8003d9c:	f003 0307 	and.w	r3, r3, #7
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d106      	bne.n	8003db2 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	6979      	ldr	r1, [r7, #20]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f002 fdf0 	bl	8006990 <USB_EPStartXfer>
 8003db0:	e005      	b.n	8003dbe <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6979      	ldr	r1, [r7, #20]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f002 fde9 	bl	8006990 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	607a      	str	r2, [r7, #4]
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dd8:	7afb      	ldrb	r3, [r7, #11]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	015b      	lsls	r3, r3, #5
 8003de0:	3328      	adds	r3, #40	; 0x28
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	4413      	add	r3, r2
 8003de6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	2200      	movs	r2, #0
 8003df8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e00:	7afb      	ldrb	r3, [r7, #11]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d106      	bne.n	8003e24 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6979      	ldr	r1, [r7, #20]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f002 fdb7 	bl	8006990 <USB_EPStartXfer>
 8003e22:	e005      	b.n	8003e30 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6979      	ldr	r1, [r7, #20]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fdb0 	bl	8006990 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
 8003e42:	460b      	mov	r3, r1
 8003e44:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003e46:	78fb      	ldrb	r3, [r7, #3]
 8003e48:	f003 0207 	and.w	r2, r3, #7
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d901      	bls.n	8003e58 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e046      	b.n	8003ee6 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	da0b      	bge.n	8003e78 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e60:	78fb      	ldrb	r3, [r7, #3]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	015b      	lsls	r3, r3, #5
 8003e68:	3328      	adds	r3, #40	; 0x28
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2201      	movs	r2, #1
 8003e74:	705a      	strb	r2, [r3, #1]
 8003e76:	e009      	b.n	8003e8c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	015b      	lsls	r3, r3, #5
 8003e7c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	4413      	add	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e92:	78fb      	ldrb	r3, [r7, #3]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_PCD_EP_SetStall+0x72>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e01c      	b.n	8003ee6 <HAL_PCD_EP_SetStall+0xac>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68f9      	ldr	r1, [r7, #12]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f003 f820 	bl	8006f00 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ec0:	78fb      	ldrb	r3, [r7, #3]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d108      	bne.n	8003edc <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4610      	mov	r0, r2
 8003ed8:	f003 f91e 	bl	8007118 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b084      	sub	sp, #16
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003efa:	78fb      	ldrb	r3, [r7, #3]
 8003efc:	f003 020f 	and.w	r2, r3, #15
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d901      	bls.n	8003f0c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e03a      	b.n	8003f82 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	da0b      	bge.n	8003f2c <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f14:	78fb      	ldrb	r3, [r7, #3]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	015b      	lsls	r3, r3, #5
 8003f1c:	3328      	adds	r3, #40	; 0x28
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	4413      	add	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	705a      	strb	r2, [r3, #1]
 8003f2a:	e00b      	b.n	8003f44 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f2c:	78fb      	ldrb	r3, [r7, #3]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	015b      	lsls	r3, r3, #5
 8003f34:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f4a:	78fb      	ldrb	r3, [r7, #3]
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_PCD_EP_ClrStall+0x76>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e00e      	b.n	8003f82 <HAL_PCD_EP_ClrStall+0x94>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68f9      	ldr	r1, [r7, #12]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f003 f806 	bl	8006f84 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003f8c:	b590      	push	{r4, r7, lr}
 8003f8e:	b089      	sub	sp, #36	; 0x24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003f94:	e282      	b.n	800449c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003f9e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003fa0:	8afb      	ldrh	r3, [r7, #22]
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003faa:	7d7b      	ldrb	r3, [r7, #21]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f040 8142 	bne.w	8004236 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003fb2:	8afb      	ldrh	r3, [r7, #22]
 8003fb4:	f003 0310 	and.w	r3, r3, #16
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d151      	bne.n	8004060 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fcc:	b29c      	uxth	r4, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	3328      	adds	r3, #40	; 0x28
 8003fe2:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	461a      	mov	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	3302      	adds	r3, #2
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	4413      	add	r3, r2
 8004002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004006:	881b      	ldrh	r3, [r3, #0]
 8004008:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	695a      	ldr	r2, [r3, #20]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	441a      	add	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800401e:	2100      	movs	r1, #0
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f00b fcb7 	bl	800f994 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8234 	beq.w	800449c <PCD_EP_ISR_Handler+0x510>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	2b00      	cmp	r3, #0
 800403a:	f040 822f 	bne.w	800449c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800404a:	b2da      	uxtb	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	b292      	uxth	r2, r2
 8004052:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800405e:	e21d      	b.n	800449c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004066:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004070:	8a7b      	ldrh	r3, [r7, #18]
 8004072:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004076:	2b00      	cmp	r3, #0
 8004078:	d033      	beq.n	80040e2 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004082:	b29b      	uxth	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	4413      	add	r3, r2
 800408e:	3306      	adds	r3, #6
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6812      	ldr	r2, [r2, #0]
 8004096:	4413      	add	r3, r2
 8004098:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800409c:	881b      	ldrh	r3, [r3, #0]
 800409e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f503 710c 	add.w	r1, r3, #560	; 0x230
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	f003 f87c 	bl	80071b6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	881b      	ldrh	r3, [r3, #0]
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80040ca:	4013      	ands	r3, r2
 80040cc:	b29c      	uxth	r4, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80040d6:	b292      	uxth	r2, r2
 80040d8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f00b fc30 	bl	800f940 <HAL_PCD_SetupStageCallback>
 80040e0:	e1dc      	b.n	800449c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80040e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f280 81d8 	bge.w	800449c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80040f8:	4013      	ands	r3, r2
 80040fa:	b29c      	uxth	r4, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004104:	b292      	uxth	r2, r2
 8004106:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004110:	b29b      	uxth	r3, r3
 8004112:	461a      	mov	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	3306      	adds	r3, #6
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6812      	ldr	r2, [r2, #0]
 8004124:	4413      	add	r3, r2
 8004126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800412a:	881b      	ldrh	r3, [r3, #0]
 800412c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d019      	beq.n	8004170 <PCD_EP_ISR_Handler+0x1e4>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d015      	beq.n	8004170 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6818      	ldr	r0, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6959      	ldr	r1, [r3, #20]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004154:	b29b      	uxth	r3, r3
 8004156:	f003 f82e 	bl	80071b6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	695a      	ldr	r2, [r3, #20]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	441a      	add	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004168:	2100      	movs	r1, #0
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f00b fbfa 	bl	800f964 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	461c      	mov	r4, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800417e:	b29b      	uxth	r3, r3
 8004180:	441c      	add	r4, r3
 8004182:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8004186:	461c      	mov	r4, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10e      	bne.n	80041ae <PCD_EP_ISR_Handler+0x222>
 8004190:	8823      	ldrh	r3, [r4, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004198:	b29b      	uxth	r3, r3
 800419a:	8023      	strh	r3, [r4, #0]
 800419c:	8823      	ldrh	r3, [r4, #0]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	8023      	strh	r3, [r4, #0]
 80041ac:	e02d      	b.n	800420a <PCD_EP_ISR_Handler+0x27e>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	2b3e      	cmp	r3, #62	; 0x3e
 80041b4:	d812      	bhi.n	80041dc <PCD_EP_ISR_Handler+0x250>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	085b      	lsrs	r3, r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <PCD_EP_ISR_Handler+0x244>
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	3301      	adds	r3, #1
 80041ce:	61bb      	str	r3, [r7, #24]
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	029b      	lsls	r3, r3, #10
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	8023      	strh	r3, [r4, #0]
 80041da:	e016      	b.n	800420a <PCD_EP_ISR_Handler+0x27e>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	095b      	lsrs	r3, r3, #5
 80041e2:	61bb      	str	r3, [r7, #24]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <PCD_EP_ISR_Handler+0x26a>
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	029b      	lsls	r3, r3, #10
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004202:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004206:	b29b      	uxth	r3, r3
 8004208:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	b29b      	uxth	r3, r3
 8004212:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800421a:	b29c      	uxth	r4, r3
 800421c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004220:	b29c      	uxth	r4, r3
 8004222:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004226:	b29c      	uxth	r4, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4ba2      	ldr	r3, [pc, #648]	; (80044b8 <PCD_EP_ISR_Handler+0x52c>)
 800422e:	4323      	orrs	r3, r4
 8004230:	b29b      	uxth	r3, r3
 8004232:	8013      	strh	r3, [r2, #0]
 8004234:	e132      	b.n	800449c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	7d7b      	ldrb	r3, [r7, #21]
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	881b      	ldrh	r3, [r3, #0]
 8004244:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004246:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800424a:	2b00      	cmp	r3, #0
 800424c:	f280 80d1 	bge.w	80043f2 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	7d7b      	ldrb	r3, [r7, #21]
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	4413      	add	r3, r2
 800425c:	881b      	ldrh	r3, [r3, #0]
 800425e:	b29a      	uxth	r2, r3
 8004260:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004264:	4013      	ands	r3, r2
 8004266:	b29c      	uxth	r4, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	461a      	mov	r2, r3
 800426e:	7d7b      	ldrb	r3, [r7, #21]
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4413      	add	r3, r2
 8004274:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004278:	b292      	uxth	r2, r2
 800427a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800427c:	7d7b      	ldrb	r3, [r7, #21]
 800427e:	015b      	lsls	r3, r3, #5
 8004280:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	4413      	add	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	7b1b      	ldrb	r3, [r3, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d121      	bne.n	80042d6 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800429a:	b29b      	uxth	r3, r3
 800429c:	461a      	mov	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	4413      	add	r3, r2
 80042a6:	3306      	adds	r3, #6
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	6812      	ldr	r2, [r2, #0]
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042ba:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80042bc:	8bfb      	ldrh	r3, [r7, #30]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d072      	beq.n	80043a8 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6818      	ldr	r0, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6959      	ldr	r1, [r3, #20]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	88da      	ldrh	r2, [r3, #6]
 80042ce:	8bfb      	ldrh	r3, [r7, #30]
 80042d0:	f002 ff71 	bl	80071b6 <USB_ReadPMA>
 80042d4:	e068      	b.n	80043a8 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d021      	beq.n	8004334 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	461a      	mov	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4413      	add	r3, r2
 8004304:	3302      	adds	r3, #2
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	4413      	add	r3, r2
 800430e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004312:	881b      	ldrh	r3, [r3, #0]
 8004314:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004318:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800431a:	8bfb      	ldrh	r3, [r7, #30]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d02a      	beq.n	8004376 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6818      	ldr	r0, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6959      	ldr	r1, [r3, #20]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	891a      	ldrh	r2, [r3, #8]
 800432c:	8bfb      	ldrh	r3, [r7, #30]
 800432e:	f002 ff42 	bl	80071b6 <USB_ReadPMA>
 8004332:	e020      	b.n	8004376 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800433c:	b29b      	uxth	r3, r3
 800433e:	461a      	mov	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	3306      	adds	r3, #6
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	4413      	add	r3, r2
 8004352:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800435c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800435e:	8bfb      	ldrh	r3, [r7, #30]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6818      	ldr	r0, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6959      	ldr	r1, [r3, #20]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	895a      	ldrh	r2, [r3, #10]
 8004370:	8bfb      	ldrh	r3, [r7, #30]
 8004372:	f002 ff20 	bl	80071b6 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	461a      	mov	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	4413      	add	r3, r2
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	b29b      	uxth	r3, r3
 8004388:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800438c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004390:	b29c      	uxth	r4, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	441a      	add	r2, r3
 80043a0:	4b46      	ldr	r3, [pc, #280]	; (80044bc <PCD_EP_ISR_Handler+0x530>)
 80043a2:	4323      	orrs	r3, r4
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	69da      	ldr	r2, [r3, #28]
 80043ac:	8bfb      	ldrh	r3, [r7, #30]
 80043ae:	441a      	add	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	695a      	ldr	r2, [r3, #20]
 80043b8:	8bfb      	ldrh	r3, [r7, #30]
 80043ba:	441a      	add	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d004      	beq.n	80043d2 <PCD_EP_ISR_Handler+0x446>
 80043c8:	8bfa      	ldrh	r2, [r7, #30]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d206      	bcs.n	80043e0 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	4619      	mov	r1, r3
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f00b fac3 	bl	800f964 <HAL_PCD_DataOutStageCallback>
 80043de:	e008      	b.n	80043f2 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	7819      	ldrb	r1, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	695a      	ldr	r2, [r3, #20]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7ff fcb1 	bl	8003d54 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80043f2:	8a7b      	ldrh	r3, [r7, #18]
 80043f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d04f      	beq.n	800449c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 80043fc:	7d7b      	ldrb	r3, [r7, #21]
 80043fe:	015b      	lsls	r3, r3, #5
 8004400:	3328      	adds	r3, #40	; 0x28
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	4413      	add	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	7d7b      	ldrb	r3, [r7, #21]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	b29b      	uxth	r3, r3
 8004418:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800441c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004420:	b29c      	uxth	r4, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	7d7b      	ldrb	r3, [r7, #21]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	441a      	add	r2, r3
 800442e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004436:	b29b      	uxth	r3, r3
 8004438:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004442:	b29b      	uxth	r3, r3
 8004444:	461a      	mov	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	4413      	add	r3, r2
 800444e:	3302      	adds	r3, #2
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6812      	ldr	r2, [r2, #0]
 8004456:	4413      	add	r3, r2
 8004458:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	695a      	ldr	r2, [r3, #20]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	441a      	add	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d106      	bne.n	800448a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	4619      	mov	r1, r3
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f00b fa86 	bl	800f994 <HAL_PCD_DataInStageCallback>
 8004488:	e008      	b.n	800449c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	7819      	ldrb	r1, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	695a      	ldr	r2, [r3, #20]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7ff fc96 	bl	8003dc8 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	b21b      	sxth	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f6ff ad74 	blt.w	8003f96 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3724      	adds	r7, #36	; 0x24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd90      	pop	{r4, r7, pc}
 80044b8:	ffff8080 	.word	0xffff8080
 80044bc:	ffff80c0 	.word	0xffff80c0

080044c0 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	607b      	str	r3, [r7, #4]
 80044ca:	460b      	mov	r3, r1
 80044cc:	817b      	strh	r3, [r7, #10]
 80044ce:	4613      	mov	r3, r2
 80044d0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80044d2:	897b      	ldrh	r3, [r7, #10]
 80044d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d008      	beq.n	80044f0 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044de:	897b      	ldrh	r3, [r7, #10]
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	015b      	lsls	r3, r3, #5
 80044e6:	3328      	adds	r3, #40	; 0x28
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4413      	add	r3, r2
 80044ec:	617b      	str	r3, [r7, #20]
 80044ee:	e006      	b.n	80044fe <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044f0:	897b      	ldrh	r3, [r7, #10]
 80044f2:	015b      	lsls	r3, r3, #5
 80044f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4413      	add	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80044fe:	893b      	ldrh	r3, [r7, #8]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d107      	bne.n	8004514 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2200      	movs	r2, #0
 8004508:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	b29a      	uxth	r2, r3
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	80da      	strh	r2, [r3, #6]
 8004512:	e00b      	b.n	800452c <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2201      	movs	r2, #1
 8004518:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	b29a      	uxth	r2, r3
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	0c1b      	lsrs	r3, r3, #16
 8004526:	b29a      	uxth	r2, r3
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	bc80      	pop	{r7}
 8004536:	4770      	bx	lr

08004538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e26c      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 8087 	beq.w	8004666 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004558:	4b92      	ldr	r3, [pc, #584]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 030c 	and.w	r3, r3, #12
 8004560:	2b04      	cmp	r3, #4
 8004562:	d00c      	beq.n	800457e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004564:	4b8f      	ldr	r3, [pc, #572]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f003 030c 	and.w	r3, r3, #12
 800456c:	2b08      	cmp	r3, #8
 800456e:	d112      	bne.n	8004596 <HAL_RCC_OscConfig+0x5e>
 8004570:	4b8c      	ldr	r3, [pc, #560]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800457c:	d10b      	bne.n	8004596 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800457e:	4b89      	ldr	r3, [pc, #548]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d06c      	beq.n	8004664 <HAL_RCC_OscConfig+0x12c>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d168      	bne.n	8004664 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e246      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800459e:	d106      	bne.n	80045ae <HAL_RCC_OscConfig+0x76>
 80045a0:	4b80      	ldr	r3, [pc, #512]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a7f      	ldr	r2, [pc, #508]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	e02e      	b.n	800460c <HAL_RCC_OscConfig+0xd4>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10c      	bne.n	80045d0 <HAL_RCC_OscConfig+0x98>
 80045b6:	4b7b      	ldr	r3, [pc, #492]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a7a      	ldr	r2, [pc, #488]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	4b78      	ldr	r3, [pc, #480]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a77      	ldr	r2, [pc, #476]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045cc:	6013      	str	r3, [r2, #0]
 80045ce:	e01d      	b.n	800460c <HAL_RCC_OscConfig+0xd4>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045d8:	d10c      	bne.n	80045f4 <HAL_RCC_OscConfig+0xbc>
 80045da:	4b72      	ldr	r3, [pc, #456]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a71      	ldr	r2, [pc, #452]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045e4:	6013      	str	r3, [r2, #0]
 80045e6:	4b6f      	ldr	r3, [pc, #444]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a6e      	ldr	r2, [pc, #440]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	e00b      	b.n	800460c <HAL_RCC_OscConfig+0xd4>
 80045f4:	4b6b      	ldr	r3, [pc, #428]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a6a      	ldr	r2, [pc, #424]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80045fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	4b68      	ldr	r3, [pc, #416]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a67      	ldr	r2, [pc, #412]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800460a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d013      	beq.n	800463c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004614:	f7fd fc8c 	bl	8001f30 <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800461c:	f7fd fc88 	bl	8001f30 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b64      	cmp	r3, #100	; 0x64
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e1fa      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462e:	4b5d      	ldr	r3, [pc, #372]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f0      	beq.n	800461c <HAL_RCC_OscConfig+0xe4>
 800463a:	e014      	b.n	8004666 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800463c:	f7fd fc78 	bl	8001f30 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004644:	f7fd fc74 	bl	8001f30 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b64      	cmp	r3, #100	; 0x64
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e1e6      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004656:	4b53      	ldr	r3, [pc, #332]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f0      	bne.n	8004644 <HAL_RCC_OscConfig+0x10c>
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d063      	beq.n	800473a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004672:	4b4c      	ldr	r3, [pc, #304]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f003 030c 	and.w	r3, r3, #12
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00b      	beq.n	8004696 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800467e:	4b49      	ldr	r3, [pc, #292]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f003 030c 	and.w	r3, r3, #12
 8004686:	2b08      	cmp	r3, #8
 8004688:	d11c      	bne.n	80046c4 <HAL_RCC_OscConfig+0x18c>
 800468a:	4b46      	ldr	r3, [pc, #280]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d116      	bne.n	80046c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004696:	4b43      	ldr	r3, [pc, #268]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d005      	beq.n	80046ae <HAL_RCC_OscConfig+0x176>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d001      	beq.n	80046ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e1ba      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ae:	4b3d      	ldr	r3, [pc, #244]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	4939      	ldr	r1, [pc, #228]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046c2:	e03a      	b.n	800473a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046cc:	4b36      	ldr	r3, [pc, #216]	; (80047a8 <HAL_RCC_OscConfig+0x270>)
 80046ce:	2201      	movs	r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fd fc2d 	bl	8001f30 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046da:	f7fd fc29 	bl	8001f30 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e19b      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ec:	4b2d      	ldr	r3, [pc, #180]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0f0      	beq.n	80046da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f8:	4b2a      	ldr	r3, [pc, #168]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	4927      	ldr	r1, [pc, #156]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004708:	4313      	orrs	r3, r2
 800470a:	600b      	str	r3, [r1, #0]
 800470c:	e015      	b.n	800473a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800470e:	4b26      	ldr	r3, [pc, #152]	; (80047a8 <HAL_RCC_OscConfig+0x270>)
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004714:	f7fd fc0c 	bl	8001f30 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471c:	f7fd fc08 	bl	8001f30 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e17a      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472e:	4b1d      	ldr	r3, [pc, #116]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b00      	cmp	r3, #0
 8004744:	d03a      	beq.n	80047bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d019      	beq.n	8004782 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800474e:	4b17      	ldr	r3, [pc, #92]	; (80047ac <HAL_RCC_OscConfig+0x274>)
 8004750:	2201      	movs	r2, #1
 8004752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004754:	f7fd fbec 	bl	8001f30 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800475c:	f7fd fbe8 	bl	8001f30 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e15a      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476e:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <HAL_RCC_OscConfig+0x26c>)
 8004770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800477a:	2001      	movs	r0, #1
 800477c:	f000 fb0a 	bl	8004d94 <RCC_Delay>
 8004780:	e01c      	b.n	80047bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004782:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <HAL_RCC_OscConfig+0x274>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004788:	f7fd fbd2 	bl	8001f30 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800478e:	e00f      	b.n	80047b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004790:	f7fd fbce 	bl	8001f30 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d908      	bls.n	80047b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e140      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
 80047a2:	bf00      	nop
 80047a4:	40021000 	.word	0x40021000
 80047a8:	42420000 	.word	0x42420000
 80047ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047b0:	4b9e      	ldr	r3, [pc, #632]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1e9      	bne.n	8004790 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80a6 	beq.w	8004916 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047ca:	2300      	movs	r3, #0
 80047cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ce:	4b97      	ldr	r3, [pc, #604]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10d      	bne.n	80047f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047da:	4b94      	ldr	r3, [pc, #592]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	4a93      	ldr	r2, [pc, #588]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80047e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e4:	61d3      	str	r3, [r2, #28]
 80047e6:	4b91      	ldr	r3, [pc, #580]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ee:	60bb      	str	r3, [r7, #8]
 80047f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047f2:	2301      	movs	r3, #1
 80047f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f6:	4b8e      	ldr	r3, [pc, #568]	; (8004a30 <HAL_RCC_OscConfig+0x4f8>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d118      	bne.n	8004834 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004802:	4b8b      	ldr	r3, [pc, #556]	; (8004a30 <HAL_RCC_OscConfig+0x4f8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a8a      	ldr	r2, [pc, #552]	; (8004a30 <HAL_RCC_OscConfig+0x4f8>)
 8004808:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800480c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480e:	f7fd fb8f 	bl	8001f30 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004816:	f7fd fb8b 	bl	8001f30 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b64      	cmp	r3, #100	; 0x64
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e0fd      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004828:	4b81      	ldr	r3, [pc, #516]	; (8004a30 <HAL_RCC_OscConfig+0x4f8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f0      	beq.n	8004816 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d106      	bne.n	800484a <HAL_RCC_OscConfig+0x312>
 800483c:	4b7b      	ldr	r3, [pc, #492]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	4a7a      	ldr	r2, [pc, #488]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004842:	f043 0301 	orr.w	r3, r3, #1
 8004846:	6213      	str	r3, [r2, #32]
 8004848:	e02d      	b.n	80048a6 <HAL_RCC_OscConfig+0x36e>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10c      	bne.n	800486c <HAL_RCC_OscConfig+0x334>
 8004852:	4b76      	ldr	r3, [pc, #472]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	4a75      	ldr	r2, [pc, #468]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004858:	f023 0301 	bic.w	r3, r3, #1
 800485c:	6213      	str	r3, [r2, #32]
 800485e:	4b73      	ldr	r3, [pc, #460]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	4a72      	ldr	r2, [pc, #456]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004864:	f023 0304 	bic.w	r3, r3, #4
 8004868:	6213      	str	r3, [r2, #32]
 800486a:	e01c      	b.n	80048a6 <HAL_RCC_OscConfig+0x36e>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	2b05      	cmp	r3, #5
 8004872:	d10c      	bne.n	800488e <HAL_RCC_OscConfig+0x356>
 8004874:	4b6d      	ldr	r3, [pc, #436]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	4a6c      	ldr	r2, [pc, #432]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800487a:	f043 0304 	orr.w	r3, r3, #4
 800487e:	6213      	str	r3, [r2, #32]
 8004880:	4b6a      	ldr	r3, [pc, #424]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004882:	6a1b      	ldr	r3, [r3, #32]
 8004884:	4a69      	ldr	r2, [pc, #420]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004886:	f043 0301 	orr.w	r3, r3, #1
 800488a:	6213      	str	r3, [r2, #32]
 800488c:	e00b      	b.n	80048a6 <HAL_RCC_OscConfig+0x36e>
 800488e:	4b67      	ldr	r3, [pc, #412]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	4a66      	ldr	r2, [pc, #408]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004894:	f023 0301 	bic.w	r3, r3, #1
 8004898:	6213      	str	r3, [r2, #32]
 800489a:	4b64      	ldr	r3, [pc, #400]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	4a63      	ldr	r2, [pc, #396]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80048a0:	f023 0304 	bic.w	r3, r3, #4
 80048a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d015      	beq.n	80048da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ae:	f7fd fb3f 	bl	8001f30 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b4:	e00a      	b.n	80048cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b6:	f7fd fb3b 	bl	8001f30 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e0ab      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048cc:	4b57      	ldr	r3, [pc, #348]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d0ee      	beq.n	80048b6 <HAL_RCC_OscConfig+0x37e>
 80048d8:	e014      	b.n	8004904 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048da:	f7fd fb29 	bl	8001f30 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e0:	e00a      	b.n	80048f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e2:	f7fd fb25 	bl	8001f30 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e095      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f8:	4b4c      	ldr	r3, [pc, #304]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1ee      	bne.n	80048e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004904:	7dfb      	ldrb	r3, [r7, #23]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d105      	bne.n	8004916 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490a:	4b48      	ldr	r3, [pc, #288]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	4a47      	ldr	r2, [pc, #284]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004914:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	2b00      	cmp	r3, #0
 800491c:	f000 8081 	beq.w	8004a22 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004920:	4b42      	ldr	r3, [pc, #264]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f003 030c 	and.w	r3, r3, #12
 8004928:	2b08      	cmp	r3, #8
 800492a:	d061      	beq.n	80049f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d146      	bne.n	80049c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004934:	4b3f      	ldr	r3, [pc, #252]	; (8004a34 <HAL_RCC_OscConfig+0x4fc>)
 8004936:	2200      	movs	r2, #0
 8004938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493a:	f7fd faf9 	bl	8001f30 <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004940:	e008      	b.n	8004954 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004942:	f7fd faf5 	bl	8001f30 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e067      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004954:	4b35      	ldr	r3, [pc, #212]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1f0      	bne.n	8004942 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004968:	d108      	bne.n	800497c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800496a:	4b30      	ldr	r3, [pc, #192]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	492d      	ldr	r1, [pc, #180]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004978:	4313      	orrs	r3, r2
 800497a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800497c:	4b2b      	ldr	r3, [pc, #172]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a19      	ldr	r1, [r3, #32]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498c:	430b      	orrs	r3, r1
 800498e:	4927      	ldr	r1, [pc, #156]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 8004990:	4313      	orrs	r3, r2
 8004992:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004994:	4b27      	ldr	r3, [pc, #156]	; (8004a34 <HAL_RCC_OscConfig+0x4fc>)
 8004996:	2201      	movs	r2, #1
 8004998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499a:	f7fd fac9 	bl	8001f30 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049a2:	f7fd fac5 	bl	8001f30 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e037      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049b4:	4b1d      	ldr	r3, [pc, #116]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0f0      	beq.n	80049a2 <HAL_RCC_OscConfig+0x46a>
 80049c0:	e02f      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049c2:	4b1c      	ldr	r3, [pc, #112]	; (8004a34 <HAL_RCC_OscConfig+0x4fc>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c8:	f7fd fab2 	bl	8001f30 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d0:	f7fd faae 	bl	8001f30 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e020      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049e2:	4b12      	ldr	r3, [pc, #72]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0x498>
 80049ee:	e018      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	69db      	ldr	r3, [r3, #28]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d101      	bne.n	80049fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e013      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80049fc:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_RCC_OscConfig+0x4f4>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d106      	bne.n	8004a1e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d001      	beq.n	8004a22 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3718      	adds	r7, #24
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	40007000 	.word	0x40007000
 8004a34:	42420060 	.word	0x42420060

08004a38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e0d0      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a4c:	4b6a      	ldr	r3, [pc, #424]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d910      	bls.n	8004a7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5a:	4b67      	ldr	r3, [pc, #412]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f023 0207 	bic.w	r2, r3, #7
 8004a62:	4965      	ldr	r1, [pc, #404]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b63      	ldr	r3, [pc, #396]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0b8      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d020      	beq.n	8004aca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a94:	4b59      	ldr	r3, [pc, #356]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	4a58      	ldr	r2, [pc, #352]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004a9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a9e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0308 	and.w	r3, r3, #8
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aac:	4b53      	ldr	r3, [pc, #332]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	4a52      	ldr	r2, [pc, #328]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004ab2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004ab6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab8:	4b50      	ldr	r3, [pc, #320]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	494d      	ldr	r1, [pc, #308]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d040      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d107      	bne.n	8004aee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ade:	4b47      	ldr	r3, [pc, #284]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d115      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e07f      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d107      	bne.n	8004b06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af6:	4b41      	ldr	r3, [pc, #260]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d109      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e073      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b06:	4b3d      	ldr	r3, [pc, #244]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e06b      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b16:	4b39      	ldr	r3, [pc, #228]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f023 0203 	bic.w	r2, r3, #3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	4936      	ldr	r1, [pc, #216]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b28:	f7fd fa02 	bl	8001f30 <HAL_GetTick>
 8004b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2e:	e00a      	b.n	8004b46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b30:	f7fd f9fe 	bl	8001f30 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e053      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	4b2d      	ldr	r3, [pc, #180]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f003 020c 	and.w	r2, r3, #12
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d1eb      	bne.n	8004b30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b58:	4b27      	ldr	r3, [pc, #156]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d210      	bcs.n	8004b88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b66:	4b24      	ldr	r3, [pc, #144]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f023 0207 	bic.w	r2, r3, #7
 8004b6e:	4922      	ldr	r1, [pc, #136]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b76:	4b20      	ldr	r3, [pc, #128]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0307 	and.w	r3, r3, #7
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d001      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e032      	b.n	8004bee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b94:	4b19      	ldr	r3, [pc, #100]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	4916      	ldr	r1, [pc, #88]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d009      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bb2:	4b12      	ldr	r3, [pc, #72]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	490e      	ldr	r1, [pc, #56]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bc6:	f000 f821 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8004bca:	4601      	mov	r1, r0
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	091b      	lsrs	r3, r3, #4
 8004bd2:	f003 030f 	and.w	r3, r3, #15
 8004bd6:	4a0a      	ldr	r2, [pc, #40]	; (8004c00 <HAL_RCC_ClockConfig+0x1c8>)
 8004bd8:	5cd3      	ldrb	r3, [r2, r3]
 8004bda:	fa21 f303 	lsr.w	r3, r1, r3
 8004bde:	4a09      	ldr	r2, [pc, #36]	; (8004c04 <HAL_RCC_ClockConfig+0x1cc>)
 8004be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004be2:	4b09      	ldr	r3, [pc, #36]	; (8004c08 <HAL_RCC_ClockConfig+0x1d0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fc fe72 	bl	80018d0 <HAL_InitTick>

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	40022000 	.word	0x40022000
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	08012f88 	.word	0x08012f88
 8004c04:	20000000 	.word	0x20000000
 8004c08:	20000004 	.word	0x20000004

08004c0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c0c:	b490      	push	{r4, r7}
 8004c0e:	b08a      	sub	sp, #40	; 0x28
 8004c10:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c12:	4b2a      	ldr	r3, [pc, #168]	; (8004cbc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004c14:	1d3c      	adds	r4, r7, #4
 8004c16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004c1c:	4b28      	ldr	r3, [pc, #160]	; (8004cc0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61fb      	str	r3, [r7, #28]
 8004c26:	2300      	movs	r3, #0
 8004c28:	61bb      	str	r3, [r7, #24]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c2e:	2300      	movs	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c36:	4b23      	ldr	r3, [pc, #140]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	f003 030c 	and.w	r3, r3, #12
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d002      	beq.n	8004c4c <HAL_RCC_GetSysClockFreq+0x40>
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d003      	beq.n	8004c52 <HAL_RCC_GetSysClockFreq+0x46>
 8004c4a:	e02d      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c4c:	4b1e      	ldr	r3, [pc, #120]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c4e:	623b      	str	r3, [r7, #32]
      break;
 8004c50:	e02d      	b.n	8004cae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	0c9b      	lsrs	r3, r3, #18
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004c5e:	4413      	add	r3, r2
 8004c60:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004c64:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d013      	beq.n	8004c98 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c70:	4b14      	ldr	r3, [pc, #80]	; (8004cc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	0c5b      	lsrs	r3, r3, #17
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004c7e:	4413      	add	r3, r2
 8004c80:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c84:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	4a0f      	ldr	r2, [pc, #60]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c8a:	fb02 f203 	mul.w	r2, r2, r3
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c94:	627b      	str	r3, [r7, #36]	; 0x24
 8004c96:	e004      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	4a0c      	ldr	r2, [pc, #48]	; (8004ccc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	623b      	str	r3, [r7, #32]
      break;
 8004ca6:	e002      	b.n	8004cae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ca8:	4b07      	ldr	r3, [pc, #28]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004caa:	623b      	str	r3, [r7, #32]
      break;
 8004cac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cae:	6a3b      	ldr	r3, [r7, #32]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3728      	adds	r7, #40	; 0x28
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc90      	pop	{r4, r7}
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	08012e80 	.word	0x08012e80
 8004cc0:	08012e90 	.word	0x08012e90
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	007a1200 	.word	0x007a1200
 8004ccc:	003d0900 	.word	0x003d0900

08004cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd4:	4b02      	ldr	r3, [pc, #8]	; (8004ce0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr
 8004ce0:	20000000 	.word	0x20000000

08004ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ce8:	f7ff fff2 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004cec:	4601      	mov	r1, r0
 8004cee:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	4a03      	ldr	r2, [pc, #12]	; (8004d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cfa:	5cd3      	ldrb	r3, [r2, r3]
 8004cfc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40021000 	.word	0x40021000
 8004d08:	08012f98 	.word	0x08012f98

08004d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d10:	f7ff ffde 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d14:	4601      	mov	r1, r0
 8004d16:	4b05      	ldr	r3, [pc, #20]	; (8004d2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	0adb      	lsrs	r3, r3, #11
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	4a03      	ldr	r2, [pc, #12]	; (8004d30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d22:	5cd3      	ldrb	r3, [r2, r3]
 8004d24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	08012f98 	.word	0x08012f98

08004d34 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	220f      	movs	r2, #15
 8004d42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d44:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <HAL_RCC_GetClockConfig+0x58>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 0203 	and.w	r2, r3, #3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d50:	4b0e      	ldr	r3, [pc, #56]	; (8004d8c <HAL_RCC_GetClockConfig+0x58>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <HAL_RCC_GetClockConfig+0x58>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <HAL_RCC_GetClockConfig+0x58>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	08db      	lsrs	r3, r3, #3
 8004d6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d76:	4b06      	ldr	r3, [pc, #24]	; (8004d90 <HAL_RCC_GetClockConfig+0x5c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0207 	and.w	r2, r3, #7
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bc80      	pop	{r7}
 8004d8a:	4770      	bx	lr
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	40022000 	.word	0x40022000

08004d94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d9c:	4b0a      	ldr	r3, [pc, #40]	; (8004dc8 <RCC_Delay+0x34>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a0a      	ldr	r2, [pc, #40]	; (8004dcc <RCC_Delay+0x38>)
 8004da2:	fba2 2303 	umull	r2, r3, r2, r3
 8004da6:	0a5b      	lsrs	r3, r3, #9
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	fb02 f303 	mul.w	r3, r2, r3
 8004dae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004db0:	bf00      	nop
  }
  while (Delay --);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1e5a      	subs	r2, r3, #1
 8004db6:	60fa      	str	r2, [r7, #12]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1f9      	bne.n	8004db0 <RCC_Delay+0x1c>
}
 8004dbc:	bf00      	nop
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bc80      	pop	{r7}
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	20000000 	.word	0x20000000
 8004dcc:	10624dd3 	.word	0x10624dd3

08004dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	613b      	str	r3, [r7, #16]
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d07d      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004dec:	2300      	movs	r3, #0
 8004dee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004df0:	4b4f      	ldr	r3, [pc, #316]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10d      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dfc:	4b4c      	ldr	r3, [pc, #304]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	4a4b      	ldr	r2, [pc, #300]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e06:	61d3      	str	r3, [r2, #28]
 8004e08:	4b49      	ldr	r3, [pc, #292]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e10:	60bb      	str	r3, [r7, #8]
 8004e12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e14:	2301      	movs	r3, #1
 8004e16:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e18:	4b46      	ldr	r3, [pc, #280]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d118      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e24:	4b43      	ldr	r3, [pc, #268]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a42      	ldr	r2, [pc, #264]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e30:	f7fd f87e 	bl	8001f30 <HAL_GetTick>
 8004e34:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e36:	e008      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e38:	f7fd f87a 	bl	8001f30 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	; 0x64
 8004e44:	d901      	bls.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e06d      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4a:	4b3a      	ldr	r3, [pc, #232]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0f0      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e56:	4b36      	ldr	r3, [pc, #216]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d02e      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d027      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e74:	4b2e      	ldr	r3, [pc, #184]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e7e:	4b2e      	ldr	r3, [pc, #184]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e84:	4b2c      	ldr	r3, [pc, #176]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e8a:	4a29      	ldr	r2, [pc, #164]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d014      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9a:	f7fd f849 	bl	8001f30 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea0:	e00a      	b.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ea2:	f7fd f845 	bl	8001f30 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e036      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb8:	4b1d      	ldr	r3, [pc, #116]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0ee      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec4:	4b1a      	ldr	r3, [pc, #104]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	4917      	ldr	r1, [pc, #92]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d105      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004edc:	4b14      	ldr	r3, [pc, #80]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ede:	69db      	ldr	r3, [r3, #28]
 8004ee0:	4a13      	ldr	r2, [pc, #76]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ee6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d008      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ef4:	4b0e      	ldr	r3, [pc, #56]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	490b      	ldr	r1, [pc, #44]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d008      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f12:	4b07      	ldr	r3, [pc, #28]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	4904      	ldr	r1, [pc, #16]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40007000 	.word	0x40007000
 8004f38:	42420440 	.word	0x42420440

08004f3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f3c:	b590      	push	{r4, r7, lr}
 8004f3e:	b08d      	sub	sp, #52	; 0x34
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004f44:	4b6b      	ldr	r3, [pc, #428]	; (80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8004f46:	f107 040c 	add.w	r4, r7, #12
 8004f4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004f50:	4b69      	ldr	r3, [pc, #420]	; (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8004f52:	881b      	ldrh	r3, [r3, #0]
 8004f54:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f5e:	2300      	movs	r3, #0
 8004f60:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61fb      	str	r3, [r7, #28]
 8004f66:	2300      	movs	r3, #0
 8004f68:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	2b0f      	cmp	r3, #15
 8004f70:	f200 80b6 	bhi.w	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8004f74:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8004f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7a:	bf00      	nop
 8004f7c:	0800505f 	.word	0x0800505f
 8004f80:	080050c5 	.word	0x080050c5
 8004f84:	080050e1 	.word	0x080050e1
 8004f88:	0800504f 	.word	0x0800504f
 8004f8c:	080050e1 	.word	0x080050e1
 8004f90:	080050e1 	.word	0x080050e1
 8004f94:	080050e1 	.word	0x080050e1
 8004f98:	08005057 	.word	0x08005057
 8004f9c:	080050e1 	.word	0x080050e1
 8004fa0:	080050e1 	.word	0x080050e1
 8004fa4:	080050e1 	.word	0x080050e1
 8004fa8:	080050e1 	.word	0x080050e1
 8004fac:	080050e1 	.word	0x080050e1
 8004fb0:	080050e1 	.word	0x080050e1
 8004fb4:	080050e1 	.word	0x080050e1
 8004fb8:	08004fbd 	.word	0x08004fbd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004fbc:	4b4f      	ldr	r3, [pc, #316]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004fc2:	4b4e      	ldr	r3, [pc, #312]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 808a 	beq.w	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	0c9b      	lsrs	r3, r3, #18
 8004fd4:	f003 030f 	and.w	r3, r3, #15
 8004fd8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004fdc:	4413      	add	r3, r2
 8004fde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004fe2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d018      	beq.n	8005020 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fee:	4b43      	ldr	r3, [pc, #268]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	0c5b      	lsrs	r3, r3, #17
 8004ff4:	f003 0301 	and.w	r3, r3, #1
 8004ff8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005002:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00d      	beq.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800500e:	4a3c      	ldr	r2, [pc, #240]	; (8005100 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8005010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005012:	fbb2 f2f3 	udiv	r2, r2, r3
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	fb02 f303 	mul.w	r3, r2, r3
 800501c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800501e:	e004      	b.n	800502a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	4a38      	ldr	r2, [pc, #224]	; (8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800502a:	4b34      	ldr	r3, [pc, #208]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005036:	d102      	bne.n	800503e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800503a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800503c:	e052      	b.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800503e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	4a31      	ldr	r2, [pc, #196]	; (8005108 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8005044:	fba2 2303 	umull	r2, r3, r2, r3
 8005048:	085b      	lsrs	r3, r3, #1
 800504a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800504c:	e04a      	b.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800504e:	f7ff fddd 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8005052:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005054:	e049      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005056:	f7ff fdd9 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 800505a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800505c:	e045      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800505e:	4b27      	ldr	r3, [pc, #156]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800506a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800506e:	d108      	bne.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 800507a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800507e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005080:	e01f      	b.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800508c:	d109      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800508e:	4b1b      	ldr	r3, [pc, #108]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 800509a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800509e:	62bb      	str	r3, [r7, #40]	; 0x28
 80050a0:	e00f      	b.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050ac:	d11c      	bne.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80050ae:	4b13      	ldr	r3, [pc, #76]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d016      	beq.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 80050ba:	f24f 4324 	movw	r3, #62500	; 0xf424
 80050be:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80050c0:	e012      	b.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80050c2:	e011      	b.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80050c4:	f7ff fe22 	bl	8004d0c <HAL_RCC_GetPCLK2Freq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	0b9b      	lsrs	r3, r3, #14
 80050d0:	f003 0303 	and.w	r3, r3, #3
 80050d4:	3301      	adds	r3, #1
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80050de:	e004      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 80050e0:	bf00      	nop
 80050e2:	e002      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80050e4:	bf00      	nop
 80050e6:	e000      	b.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80050e8:	bf00      	nop
    }
  }
  return (frequency);
 80050ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3734      	adds	r7, #52	; 0x34
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd90      	pop	{r4, r7, pc}
 80050f4:	08012e94 	.word	0x08012e94
 80050f8:	08012ea4 	.word	0x08012ea4
 80050fc:	40021000 	.word	0x40021000
 8005100:	007a1200 	.word	0x007a1200
 8005104:	003d0900 	.word	0x003d0900
 8005108:	aaaaaaab 	.word	0xaaaaaaab

0800510c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e053      	b.n	80051c6 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d106      	bne.n	800513e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7fc fab9 	bl	80016b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2202      	movs	r2, #2
 8005142:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005154:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	431a      	orrs	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	431a      	orrs	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	ea42 0103 	orr.w	r1, r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	430a      	orrs	r2, r1
 8005194:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	0c1a      	lsrs	r2, r3, #16
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f002 0204 	and.w	r2, r2, #4
 80051a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	69da      	ldr	r2, [r3, #28]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b08c      	sub	sp, #48	; 0x30
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
 80051da:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051dc:	2301      	movs	r3, #1
 80051de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d101      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x26>
 80051f0:	2302      	movs	r3, #2
 80051f2:	e18a      	b.n	800550a <HAL_SPI_TransmitReceive+0x33c>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051fc:	f7fc fe98 	bl	8001f30 <HAL_GetTick>
 8005200:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005208:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005212:	887b      	ldrh	r3, [r7, #2]
 8005214:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005216:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800521a:	2b01      	cmp	r3, #1
 800521c:	d00f      	beq.n	800523e <HAL_SPI_TransmitReceive+0x70>
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005224:	d107      	bne.n	8005236 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d103      	bne.n	8005236 <HAL_SPI_TransmitReceive+0x68>
 800522e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005232:	2b04      	cmp	r3, #4
 8005234:	d003      	beq.n	800523e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005236:	2302      	movs	r3, #2
 8005238:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800523c:	e15b      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <HAL_SPI_TransmitReceive+0x82>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <HAL_SPI_TransmitReceive+0x82>
 800524a:	887b      	ldrh	r3, [r7, #2]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d103      	bne.n	8005258 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005256:	e14e      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b04      	cmp	r3, #4
 8005262:	d003      	beq.n	800526c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2205      	movs	r2, #5
 8005268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	887a      	ldrh	r2, [r7, #2]
 800527c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	887a      	ldrh	r2, [r7, #2]
 8005282:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	887a      	ldrh	r2, [r7, #2]
 800528e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	887a      	ldrh	r2, [r7, #2]
 8005294:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ac:	2b40      	cmp	r3, #64	; 0x40
 80052ae:	d007      	beq.n	80052c0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052c8:	d178      	bne.n	80053bc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d002      	beq.n	80052d8 <HAL_SPI_TransmitReceive+0x10a>
 80052d2:	8b7b      	ldrh	r3, [r7, #26]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d166      	bne.n	80053a6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052dc:	881a      	ldrh	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e8:	1c9a      	adds	r2, r3, #2
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052fc:	e053      	b.n	80053a6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b02      	cmp	r3, #2
 800530a:	d11b      	bne.n	8005344 <HAL_SPI_TransmitReceive+0x176>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005310:	b29b      	uxth	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d016      	beq.n	8005344 <HAL_SPI_TransmitReceive+0x176>
 8005316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005318:	2b01      	cmp	r3, #1
 800531a:	d113      	bne.n	8005344 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005320:	881a      	ldrh	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532c:	1c9a      	adds	r2, r3, #2
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005336:	b29b      	uxth	r3, r3
 8005338:	3b01      	subs	r3, #1
 800533a:	b29a      	uxth	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005340:	2300      	movs	r3, #0
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b01      	cmp	r3, #1
 8005350:	d119      	bne.n	8005386 <HAL_SPI_TransmitReceive+0x1b8>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d014      	beq.n	8005386 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005366:	b292      	uxth	r2, r2
 8005368:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800536e:	1c9a      	adds	r2, r3, #2
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005378:	b29b      	uxth	r3, r3
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005382:	2301      	movs	r3, #1
 8005384:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005386:	f7fc fdd3 	bl	8001f30 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005392:	429a      	cmp	r2, r3
 8005394:	d807      	bhi.n	80053a6 <HAL_SPI_TransmitReceive+0x1d8>
 8005396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539c:	d003      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80053a4:	e0a7      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1a6      	bne.n	80052fe <HAL_SPI_TransmitReceive+0x130>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1a1      	bne.n	80052fe <HAL_SPI_TransmitReceive+0x130>
 80053ba:	e07c      	b.n	80054b6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <HAL_SPI_TransmitReceive+0x1fc>
 80053c4:	8b7b      	ldrh	r3, [r7, #26]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d16b      	bne.n	80054a2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	7812      	ldrb	r2, [r2, #0]
 80053d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053dc:	1c5a      	adds	r2, r3, #1
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	3b01      	subs	r3, #1
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053f0:	e057      	b.n	80054a2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d11c      	bne.n	800543a <HAL_SPI_TransmitReceive+0x26c>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005404:	b29b      	uxth	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d017      	beq.n	800543a <HAL_SPI_TransmitReceive+0x26c>
 800540a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540c:	2b01      	cmp	r3, #1
 800540e:	d114      	bne.n	800543a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	7812      	ldrb	r2, [r2, #0]
 800541c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800542c:	b29b      	uxth	r3, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b01      	cmp	r3, #1
 8005446:	d119      	bne.n	800547c <HAL_SPI_TransmitReceive+0x2ae>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800544c:	b29b      	uxth	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d014      	beq.n	800547c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800546e:	b29b      	uxth	r3, r3
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005478:	2301      	movs	r3, #1
 800547a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800547c:	f7fc fd58 	bl	8001f30 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005488:	429a      	cmp	r2, r3
 800548a:	d803      	bhi.n	8005494 <HAL_SPI_TransmitReceive+0x2c6>
 800548c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005492:	d102      	bne.n	800549a <HAL_SPI_TransmitReceive+0x2cc>
 8005494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005496:	2b00      	cmp	r3, #0
 8005498:	d103      	bne.n	80054a2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80054a0:	e029      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1a2      	bne.n	80053f2 <HAL_SPI_TransmitReceive+0x224>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d19d      	bne.n	80053f2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f893 	bl	80055e6 <SPI_EndRxTxTransaction>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d006      	beq.n	80054d4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2220      	movs	r2, #32
 80054d0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80054d2:	e010      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10b      	bne.n	80054f4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054dc:	2300      	movs	r3, #0
 80054de:	617b      	str	r3, [r7, #20]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	617b      	str	r3, [r7, #20]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	e000      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80054f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005506:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800550a:	4618      	mov	r0, r3
 800550c:	3730      	adds	r7, #48	; 0x30
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b084      	sub	sp, #16
 8005516:	af00      	add	r7, sp, #0
 8005518:	60f8      	str	r0, [r7, #12]
 800551a:	60b9      	str	r1, [r7, #8]
 800551c:	603b      	str	r3, [r7, #0]
 800551e:	4613      	mov	r3, r2
 8005520:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005522:	e04c      	b.n	80055be <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552a:	d048      	beq.n	80055be <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800552c:	f7fc fd00 	bl	8001f30 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d902      	bls.n	8005542 <SPI_WaitFlagStateUntilTimeout+0x30>
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d13d      	bne.n	80055be <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005550:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800555a:	d111      	bne.n	8005580 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005564:	d004      	beq.n	8005570 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800556e:	d107      	bne.n	8005580 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800557e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005588:	d10f      	bne.n	80055aa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e00f      	b.n	80055de <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	4013      	ands	r3, r2
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	bf0c      	ite	eq
 80055ce:	2301      	moveq	r3, #1
 80055d0:	2300      	movne	r3, #0
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	79fb      	ldrb	r3, [r7, #7]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d1a3      	bne.n	8005524 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b086      	sub	sp, #24
 80055ea:	af02      	add	r7, sp, #8
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2200      	movs	r2, #0
 80055fa:	2180      	movs	r1, #128	; 0x80
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f7ff ff88 	bl	8005512 <SPI_WaitFlagStateUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d007      	beq.n	8005618 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800560c:	f043 0220 	orr.w	r2, r3, #32
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e000      	b.n	800561a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b082      	sub	sp, #8
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e01d      	b.n	8005670 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7fc fb6f 	bl	8001d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	3304      	adds	r3, #4
 800565e:	4619      	mov	r1, r3
 8005660:	4610      	mov	r0, r2
 8005662:	f000 fa0f 	bl	8005a84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 0307 	and.w	r3, r3, #7
 800569a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2b06      	cmp	r3, #6
 80056a0:	d007      	beq.n	80056b2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f042 0201 	orr.w	r2, r2, #1
 80056b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr

080056be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d122      	bne.n	800571a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d11b      	bne.n	800571a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f06f 0202 	mvn.w	r2, #2
 80056ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f9a4 	bl	8005a4e <HAL_TIM_IC_CaptureCallback>
 8005706:	e005      	b.n	8005714 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f997 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f9a6 	bl	8005a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b04      	cmp	r3, #4
 8005726:	d122      	bne.n	800576e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b04      	cmp	r3, #4
 8005734:	d11b      	bne.n	800576e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f06f 0204 	mvn.w	r2, #4
 800573e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f97a 	bl	8005a4e <HAL_TIM_IC_CaptureCallback>
 800575a:	e005      	b.n	8005768 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f96d 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f97c 	bl	8005a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	f003 0308 	and.w	r3, r3, #8
 8005778:	2b08      	cmp	r3, #8
 800577a:	d122      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b08      	cmp	r3, #8
 8005788:	d11b      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f06f 0208 	mvn.w	r2, #8
 8005792:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2204      	movs	r2, #4
 8005798:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f950 	bl	8005a4e <HAL_TIM_IC_CaptureCallback>
 80057ae:	e005      	b.n	80057bc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f943 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f952 	bl	8005a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d122      	bne.n	8005816 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f003 0310 	and.w	r3, r3, #16
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d11b      	bne.n	8005816 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f06f 0210 	mvn.w	r2, #16
 80057e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2208      	movs	r2, #8
 80057ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d003      	beq.n	8005804 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f926 	bl	8005a4e <HAL_TIM_IC_CaptureCallback>
 8005802:	e005      	b.n	8005810 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f919 	bl	8005a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f928 	bl	8005a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b01      	cmp	r3, #1
 8005822:	d10e      	bne.n	8005842 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b01      	cmp	r3, #1
 8005830:	d107      	bne.n	8005842 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f06f 0201 	mvn.w	r2, #1
 800583a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7fb fe7d 	bl	800153c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584c:	2b80      	cmp	r3, #128	; 0x80
 800584e:	d10e      	bne.n	800586e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585a:	2b80      	cmp	r3, #128	; 0x80
 800585c:	d107      	bne.n	800586e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fa68 	bl	8005d3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005878:	2b40      	cmp	r3, #64	; 0x40
 800587a:	d10e      	bne.n	800589a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005886:	2b40      	cmp	r3, #64	; 0x40
 8005888:	d107      	bne.n	800589a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f8ec 	bl	8005a72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d10e      	bne.n	80058c6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b20      	cmp	r3, #32
 80058b4:	d107      	bne.n	80058c6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f06f 0220 	mvn.w	r2, #32
 80058be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fa33 	bl	8005d2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058c6:	bf00      	nop
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d101      	bne.n	80058e6 <HAL_TIM_ConfigClockSource+0x18>
 80058e2:	2302      	movs	r3, #2
 80058e4:	e0a6      	b.n	8005a34 <HAL_TIM_ConfigClockSource+0x166>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2202      	movs	r2, #2
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005904:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800590c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b40      	cmp	r3, #64	; 0x40
 800591c:	d067      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x120>
 800591e:	2b40      	cmp	r3, #64	; 0x40
 8005920:	d80b      	bhi.n	800593a <HAL_TIM_ConfigClockSource+0x6c>
 8005922:	2b10      	cmp	r3, #16
 8005924:	d073      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0x140>
 8005926:	2b10      	cmp	r3, #16
 8005928:	d802      	bhi.n	8005930 <HAL_TIM_ConfigClockSource+0x62>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d06f      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800592e:	e078      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005930:	2b20      	cmp	r3, #32
 8005932:	d06c      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0x140>
 8005934:	2b30      	cmp	r3, #48	; 0x30
 8005936:	d06a      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005938:	e073      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800593a:	2b70      	cmp	r3, #112	; 0x70
 800593c:	d00d      	beq.n	800595a <HAL_TIM_ConfigClockSource+0x8c>
 800593e:	2b70      	cmp	r3, #112	; 0x70
 8005940:	d804      	bhi.n	800594c <HAL_TIM_ConfigClockSource+0x7e>
 8005942:	2b50      	cmp	r3, #80	; 0x50
 8005944:	d033      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0xe0>
 8005946:	2b60      	cmp	r3, #96	; 0x60
 8005948:	d041      	beq.n	80059ce <HAL_TIM_ConfigClockSource+0x100>
      break;
 800594a:	e06a      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800594c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005950:	d066      	beq.n	8005a20 <HAL_TIM_ConfigClockSource+0x152>
 8005952:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005956:	d017      	beq.n	8005988 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005958:	e063      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6818      	ldr	r0, [r3, #0]
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	6899      	ldr	r1, [r3, #8]
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f000 f97c 	bl	8005c66 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800597c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	609a      	str	r2, [r3, #8]
      break;
 8005986:	e04c      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6818      	ldr	r0, [r3, #0]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	6899      	ldr	r1, [r3, #8]
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f000 f965 	bl	8005c66 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689a      	ldr	r2, [r3, #8]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059aa:	609a      	str	r2, [r3, #8]
      break;
 80059ac:	e039      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	6859      	ldr	r1, [r3, #4]
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	461a      	mov	r2, r3
 80059bc:	f000 f8dc 	bl	8005b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2150      	movs	r1, #80	; 0x50
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 f933 	bl	8005c32 <TIM_ITRx_SetConfig>
      break;
 80059cc:	e029      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6818      	ldr	r0, [r3, #0]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	6859      	ldr	r1, [r3, #4]
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	461a      	mov	r2, r3
 80059dc:	f000 f8fa 	bl	8005bd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2160      	movs	r1, #96	; 0x60
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 f923 	bl	8005c32 <TIM_ITRx_SetConfig>
      break;
 80059ec:	e019      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6818      	ldr	r0, [r3, #0]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	6859      	ldr	r1, [r3, #4]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	461a      	mov	r2, r3
 80059fc:	f000 f8bc 	bl	8005b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2140      	movs	r1, #64	; 0x40
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 f913 	bl	8005c32 <TIM_ITRx_SetConfig>
      break;
 8005a0c:	e009      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4619      	mov	r1, r3
 8005a18:	4610      	mov	r0, r2
 8005a1a:	f000 f90a 	bl	8005c32 <TIM_ITRx_SetConfig>
      break;
 8005a1e:	e000      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005a20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bc80      	pop	{r7}
 8005a4c:	4770      	bx	lr

08005a4e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a4e:	b480      	push	{r7}
 8005a50:	b083      	sub	sp, #12
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a56:	bf00      	nop
 8005a58:	370c      	adds	r7, #12
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr

08005a60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr

08005a72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b083      	sub	sp, #12
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a7a:	bf00      	nop
 8005a7c:	370c      	adds	r7, #12
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bc80      	pop	{r7}
 8005a82:	4770      	bx	lr

08005a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a33      	ldr	r2, [pc, #204]	; (8005b64 <TIM_Base_SetConfig+0xe0>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d013      	beq.n	8005ac4 <TIM_Base_SetConfig+0x40>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a32      	ldr	r2, [pc, #200]	; (8005b68 <TIM_Base_SetConfig+0xe4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00f      	beq.n	8005ac4 <TIM_Base_SetConfig+0x40>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aaa:	d00b      	beq.n	8005ac4 <TIM_Base_SetConfig+0x40>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a2f      	ldr	r2, [pc, #188]	; (8005b6c <TIM_Base_SetConfig+0xe8>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d007      	beq.n	8005ac4 <TIM_Base_SetConfig+0x40>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a2e      	ldr	r2, [pc, #184]	; (8005b70 <TIM_Base_SetConfig+0xec>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d003      	beq.n	8005ac4 <TIM_Base_SetConfig+0x40>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a2d      	ldr	r2, [pc, #180]	; (8005b74 <TIM_Base_SetConfig+0xf0>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d108      	bne.n	8005ad6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a22      	ldr	r2, [pc, #136]	; (8005b64 <TIM_Base_SetConfig+0xe0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d013      	beq.n	8005b06 <TIM_Base_SetConfig+0x82>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a21      	ldr	r2, [pc, #132]	; (8005b68 <TIM_Base_SetConfig+0xe4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d00f      	beq.n	8005b06 <TIM_Base_SetConfig+0x82>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aec:	d00b      	beq.n	8005b06 <TIM_Base_SetConfig+0x82>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a1e      	ldr	r2, [pc, #120]	; (8005b6c <TIM_Base_SetConfig+0xe8>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d007      	beq.n	8005b06 <TIM_Base_SetConfig+0x82>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a1d      	ldr	r2, [pc, #116]	; (8005b70 <TIM_Base_SetConfig+0xec>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d003      	beq.n	8005b06 <TIM_Base_SetConfig+0x82>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a1c      	ldr	r2, [pc, #112]	; (8005b74 <TIM_Base_SetConfig+0xf0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d108      	bne.n	8005b18 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a09      	ldr	r2, [pc, #36]	; (8005b64 <TIM_Base_SetConfig+0xe0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0xc8>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a08      	ldr	r2, [pc, #32]	; (8005b68 <TIM_Base_SetConfig+0xe4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d103      	bne.n	8005b54 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	691a      	ldr	r2, [r3, #16]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	615a      	str	r2, [r3, #20]
}
 8005b5a:	bf00      	nop
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bc80      	pop	{r7}
 8005b62:	4770      	bx	lr
 8005b64:	40012c00 	.word	0x40012c00
 8005b68:	40013400 	.word	0x40013400
 8005b6c:	40000400 	.word	0x40000400
 8005b70:	40000800 	.word	0x40000800
 8005b74:	40000c00 	.word	0x40000c00

08005b78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f023 0201 	bic.w	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f023 030a 	bic.w	r3, r3, #10
 8005bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	621a      	str	r2, [r3, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr

08005bd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	f023 0210 	bic.w	r2, r3, #16
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bfe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	031b      	lsls	r3, r3, #12
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	621a      	str	r2, [r3, #32]
}
 8005c28:	bf00      	nop
 8005c2a:	371c      	adds	r7, #28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr

08005c32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b085      	sub	sp, #20
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
 8005c3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f043 0307 	orr.w	r3, r3, #7
 8005c54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	609a      	str	r2, [r3, #8]
}
 8005c5c:	bf00      	nop
 8005c5e:	3714      	adds	r7, #20
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b087      	sub	sp, #28
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	60b9      	str	r1, [r7, #8]
 8005c70:	607a      	str	r2, [r7, #4]
 8005c72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	021a      	lsls	r2, r3, #8
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	609a      	str	r2, [r3, #8]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bc80      	pop	{r7}
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e032      	b.n	8005d22 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cf4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr

08005d2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bc80      	pop	{r7}
 8005d3c:	4770      	bx	lr

08005d3e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b083      	sub	sp, #12
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bc80      	pop	{r7}
 8005d4e:	4770      	bx	lr

08005d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e03f      	b.n	8005de2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d106      	bne.n	8005d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7fc f828 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2224      	movs	r2, #36	; 0x24
 8005d80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f829 	bl	8005dec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689a      	ldr	r2, [r3, #8]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005e26:	f023 030c 	bic.w	r3, r3, #12
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	6812      	ldr	r2, [r2, #0]
 8005e2e:	68f9      	ldr	r1, [r7, #12]
 8005e30:	430b      	orrs	r3, r1
 8005e32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699a      	ldr	r2, [r3, #24]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a52      	ldr	r2, [pc, #328]	; (8005f98 <UART_SetConfig+0x1ac>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d14e      	bne.n	8005ef2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e54:	f7fe ff5a 	bl	8004d0c <HAL_RCC_GetPCLK2Freq>
 8005e58:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	009a      	lsls	r2, r3, #2
 8005e64:	441a      	add	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e70:	4a4a      	ldr	r2, [pc, #296]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	0119      	lsls	r1, r3, #4
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	009a      	lsls	r2, r3, #2
 8005e84:	441a      	add	r2, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e90:	4b42      	ldr	r3, [pc, #264]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005e92:	fba3 0302 	umull	r0, r3, r3, r2
 8005e96:	095b      	lsrs	r3, r3, #5
 8005e98:	2064      	movs	r0, #100	; 0x64
 8005e9a:	fb00 f303 	mul.w	r3, r0, r3
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	011b      	lsls	r3, r3, #4
 8005ea2:	3332      	adds	r3, #50	; 0x32
 8005ea4:	4a3d      	ldr	r2, [pc, #244]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005eb0:	4419      	add	r1, r3
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	009a      	lsls	r2, r3, #2
 8005ebc:	441a      	add	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ec8:	4b34      	ldr	r3, [pc, #208]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005eca:	fba3 0302 	umull	r0, r3, r3, r2
 8005ece:	095b      	lsrs	r3, r3, #5
 8005ed0:	2064      	movs	r0, #100	; 0x64
 8005ed2:	fb00 f303 	mul.w	r3, r0, r3
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	3332      	adds	r3, #50	; 0x32
 8005edc:	4a2f      	ldr	r2, [pc, #188]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005ede:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee2:	095b      	lsrs	r3, r3, #5
 8005ee4:	f003 020f 	and.w	r2, r3, #15
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	440a      	add	r2, r1
 8005eee:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005ef0:	e04d      	b.n	8005f8e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ef2:	f7fe fef7 	bl	8004ce4 <HAL_RCC_GetPCLK1Freq>
 8005ef6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	4613      	mov	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	009a      	lsls	r2, r3, #2
 8005f02:	441a      	add	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	4a23      	ldr	r2, [pc, #140]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005f10:	fba2 2303 	umull	r2, r3, r2, r3
 8005f14:	095b      	lsrs	r3, r3, #5
 8005f16:	0119      	lsls	r1, r3, #4
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	009a      	lsls	r2, r3, #2
 8005f22:	441a      	add	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f2e:	4b1b      	ldr	r3, [pc, #108]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005f30:	fba3 0302 	umull	r0, r3, r3, r2
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	2064      	movs	r0, #100	; 0x64
 8005f38:	fb00 f303 	mul.w	r3, r0, r3
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	3332      	adds	r3, #50	; 0x32
 8005f42:	4a16      	ldr	r2, [pc, #88]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005f44:	fba2 2303 	umull	r2, r3, r2, r3
 8005f48:	095b      	lsrs	r3, r3, #5
 8005f4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f4e:	4419      	add	r1, r3
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	4613      	mov	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	009a      	lsls	r2, r3, #2
 8005f5a:	441a      	add	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f66:	4b0d      	ldr	r3, [pc, #52]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005f68:	fba3 0302 	umull	r0, r3, r3, r2
 8005f6c:	095b      	lsrs	r3, r3, #5
 8005f6e:	2064      	movs	r0, #100	; 0x64
 8005f70:	fb00 f303 	mul.w	r3, r0, r3
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	011b      	lsls	r3, r3, #4
 8005f78:	3332      	adds	r3, #50	; 0x32
 8005f7a:	4a08      	ldr	r2, [pc, #32]	; (8005f9c <UART_SetConfig+0x1b0>)
 8005f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f80:	095b      	lsrs	r3, r3, #5
 8005f82:	f003 020f 	and.w	r2, r3, #15
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	440a      	add	r2, r1
 8005f8c:	609a      	str	r2, [r3, #8]
}
 8005f8e:	bf00      	nop
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40013800 	.word	0x40013800
 8005f9c:	51eb851f 	.word	0x51eb851f

08005fa0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005fa0:	b084      	sub	sp, #16
 8005fa2:	b480      	push	{r7}
 8005fa4:	b083      	sub	sp, #12
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
 8005faa:	f107 0014 	add.w	r0, r7, #20
 8005fae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bc80      	pop	{r7}
 8005fbc:	b004      	add	sp, #16
 8005fbe:	4770      	bx	lr

08005fc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005fc8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005fcc:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	89fb      	ldrh	r3, [r7, #14]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3714      	adds	r7, #20
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr

08005fee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b085      	sub	sp, #20
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005ff6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005ffa:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006002:	b29b      	uxth	r3, r3
 8006004:	b21a      	sxth	r2, r3
 8006006:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800600a:	43db      	mvns	r3, r3
 800600c:	b21b      	sxth	r3, r3
 800600e:	4013      	ands	r3, r2
 8006010:	b21b      	sxth	r3, r3
 8006012:	b29a      	uxth	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	460b      	mov	r3, r1
 8006030:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	bc80      	pop	{r7}
 800603c:	4770      	bx	lr

0800603e <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800603e:	b084      	sub	sp, #16
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	f107 0014 	add.w	r0, r7, #20
 800604c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff ffa5 	bl	8005fc0 <USB_EnableGlobalInt>

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006082:	b004      	add	sp, #16
 8006084:	4770      	bx	lr
	...

08006088 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006088:	b490      	push	{r4, r7}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006092:	2300      	movs	r3, #0
 8006094:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80060a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ac:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	78db      	ldrb	r3, [r3, #3]
 80060b2:	2b03      	cmp	r3, #3
 80060b4:	d819      	bhi.n	80060ea <USB_ActivateEndpoint+0x62>
 80060b6:	a201      	add	r2, pc, #4	; (adr r2, 80060bc <USB_ActivateEndpoint+0x34>)
 80060b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060bc:	080060cd 	.word	0x080060cd
 80060c0:	080060e1 	.word	0x080060e1
 80060c4:	080060f1 	.word	0x080060f1
 80060c8:	080060d7 	.word	0x080060d7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80060cc:	89bb      	ldrh	r3, [r7, #12]
 80060ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060d2:	81bb      	strh	r3, [r7, #12]
      break;
 80060d4:	e00d      	b.n	80060f2 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80060d6:	89bb      	ldrh	r3, [r7, #12]
 80060d8:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80060dc:	81bb      	strh	r3, [r7, #12]
      break;
 80060de:	e008      	b.n	80060f2 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80060e0:	89bb      	ldrh	r3, [r7, #12]
 80060e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060e6:	81bb      	strh	r3, [r7, #12]
      break;
 80060e8:	e003      	b.n	80060f2 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	73fb      	strb	r3, [r7, #15]
      break;
 80060ee:	e000      	b.n	80060f2 <USB_ActivateEndpoint+0x6a>
      break;
 80060f0:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	441a      	add	r2, r3
 80060fc:	89bb      	ldrh	r3, [r7, #12]
 80060fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006102:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800610a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800610e:	b29b      	uxth	r3, r3
 8006110:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006128:	b29a      	uxth	r2, r3
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	b29b      	uxth	r3, r3
 8006130:	4313      	orrs	r3, r2
 8006132:	b29c      	uxth	r4, r3
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	441a      	add	r2, r3
 800613e:	4b8a      	ldr	r3, [pc, #552]	; (8006368 <USB_ActivateEndpoint+0x2e0>)
 8006140:	4323      	orrs	r3, r4
 8006142:	b29b      	uxth	r3, r3
 8006144:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	7b1b      	ldrb	r3, [r3, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	f040 8112 	bne.w	8006374 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	785b      	ldrb	r3, [r3, #1]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d067      	beq.n	8006228 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006158:	687c      	ldr	r4, [r7, #4]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006160:	b29b      	uxth	r3, r3
 8006162:	441c      	add	r4, r3
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	011b      	lsls	r3, r3, #4
 800616a:	4423      	add	r3, r4
 800616c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006170:	461c      	mov	r4, r3
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	88db      	ldrh	r3, [r3, #6]
 8006176:	085b      	lsrs	r3, r3, #1
 8006178:	b29b      	uxth	r3, r3
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	b29b      	uxth	r3, r3
 800617e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29c      	uxth	r4, r3
 800618e:	4623      	mov	r3, r4
 8006190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006194:	2b00      	cmp	r3, #0
 8006196:	d014      	beq.n	80061c2 <USB_ActivateEndpoint+0x13a>
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ae:	b29c      	uxth	r4, r3
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	441a      	add	r2, r3
 80061ba:	4b6c      	ldr	r3, [pc, #432]	; (800636c <USB_ActivateEndpoint+0x2e4>)
 80061bc:	4323      	orrs	r3, r4
 80061be:	b29b      	uxth	r3, r3
 80061c0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	78db      	ldrb	r3, [r3, #3]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d018      	beq.n	80061fc <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	4413      	add	r3, r2
 80061d4:	881b      	ldrh	r3, [r3, #0]
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061e0:	b29c      	uxth	r4, r3
 80061e2:	f084 0320 	eor.w	r3, r4, #32
 80061e6:	b29c      	uxth	r4, r3
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	441a      	add	r2, r3
 80061f2:	4b5d      	ldr	r3, [pc, #372]	; (8006368 <USB_ActivateEndpoint+0x2e0>)
 80061f4:	4323      	orrs	r3, r4
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	8013      	strh	r3, [r2, #0]
 80061fa:	e22b      	b.n	8006654 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	b29b      	uxth	r3, r3
 800620a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800620e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006212:	b29c      	uxth	r4, r3
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	441a      	add	r2, r3
 800621e:	4b52      	ldr	r3, [pc, #328]	; (8006368 <USB_ActivateEndpoint+0x2e0>)
 8006220:	4323      	orrs	r3, r4
 8006222:	b29b      	uxth	r3, r3
 8006224:	8013      	strh	r3, [r2, #0]
 8006226:	e215      	b.n	8006654 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006228:	687c      	ldr	r4, [r7, #4]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006230:	b29b      	uxth	r3, r3
 8006232:	441c      	add	r4, r3
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	4423      	add	r3, r4
 800623c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006240:	461c      	mov	r4, r3
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	88db      	ldrh	r3, [r3, #6]
 8006246:	085b      	lsrs	r3, r3, #1
 8006248:	b29b      	uxth	r3, r3
 800624a:	005b      	lsls	r3, r3, #1
 800624c:	b29b      	uxth	r3, r3
 800624e:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006250:	687c      	ldr	r4, [r7, #4]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006258:	b29b      	uxth	r3, r3
 800625a:	441c      	add	r4, r3
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	011b      	lsls	r3, r3, #4
 8006262:	4423      	add	r3, r4
 8006264:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006268:	461c      	mov	r4, r3
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d10e      	bne.n	8006290 <USB_ActivateEndpoint+0x208>
 8006272:	8823      	ldrh	r3, [r4, #0]
 8006274:	b29b      	uxth	r3, r3
 8006276:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800627a:	b29b      	uxth	r3, r3
 800627c:	8023      	strh	r3, [r4, #0]
 800627e:	8823      	ldrh	r3, [r4, #0]
 8006280:	b29b      	uxth	r3, r3
 8006282:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006286:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800628a:	b29b      	uxth	r3, r3
 800628c:	8023      	strh	r3, [r4, #0]
 800628e:	e02d      	b.n	80062ec <USB_ActivateEndpoint+0x264>
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	2b3e      	cmp	r3, #62	; 0x3e
 8006296:	d812      	bhi.n	80062be <USB_ActivateEndpoint+0x236>
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	60bb      	str	r3, [r7, #8]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	f003 0301 	and.w	r3, r3, #1
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d002      	beq.n	80062b2 <USB_ActivateEndpoint+0x22a>
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	3301      	adds	r3, #1
 80062b0:	60bb      	str	r3, [r7, #8]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	029b      	lsls	r3, r3, #10
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	8023      	strh	r3, [r4, #0]
 80062bc:	e016      	b.n	80062ec <USB_ActivateEndpoint+0x264>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	095b      	lsrs	r3, r3, #5
 80062c4:	60bb      	str	r3, [r7, #8]
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 031f 	and.w	r3, r3, #31
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d102      	bne.n	80062d8 <USB_ActivateEndpoint+0x250>
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	3b01      	subs	r3, #1
 80062d6:	60bb      	str	r3, [r7, #8]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	b29b      	uxth	r3, r3
 80062dc:	029b      	lsls	r3, r3, #10
 80062de:	b29b      	uxth	r3, r3
 80062e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4413      	add	r3, r2
 80062f6:	881b      	ldrh	r3, [r3, #0]
 80062f8:	b29c      	uxth	r4, r3
 80062fa:	4623      	mov	r3, r4
 80062fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006300:	2b00      	cmp	r3, #0
 8006302:	d014      	beq.n	800632e <USB_ActivateEndpoint+0x2a6>
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	881b      	ldrh	r3, [r3, #0]
 8006310:	b29b      	uxth	r3, r3
 8006312:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631a:	b29c      	uxth	r4, r3
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	441a      	add	r2, r3
 8006326:	4b12      	ldr	r3, [pc, #72]	; (8006370 <USB_ActivateEndpoint+0x2e8>)
 8006328:	4323      	orrs	r3, r4
 800632a:	b29b      	uxth	r3, r3
 800632c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	b29b      	uxth	r3, r3
 800633c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006344:	b29c      	uxth	r4, r3
 8006346:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800634a:	b29c      	uxth	r4, r3
 800634c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006350:	b29c      	uxth	r4, r3
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	441a      	add	r2, r3
 800635c:	4b02      	ldr	r3, [pc, #8]	; (8006368 <USB_ActivateEndpoint+0x2e0>)
 800635e:	4323      	orrs	r3, r4
 8006360:	b29b      	uxth	r3, r3
 8006362:	8013      	strh	r3, [r2, #0]
 8006364:	e176      	b.n	8006654 <USB_ActivateEndpoint+0x5cc>
 8006366:	bf00      	nop
 8006368:	ffff8080 	.word	0xffff8080
 800636c:	ffff80c0 	.word	0xffff80c0
 8006370:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	881b      	ldrh	r3, [r3, #0]
 8006380:	b29b      	uxth	r3, r3
 8006382:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800638a:	b29c      	uxth	r4, r3
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	441a      	add	r2, r3
 8006396:	4b96      	ldr	r3, [pc, #600]	; (80065f0 <USB_ActivateEndpoint+0x568>)
 8006398:	4323      	orrs	r3, r4
 800639a:	b29b      	uxth	r3, r3
 800639c:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800639e:	687c      	ldr	r4, [r7, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	441c      	add	r4, r3
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	4423      	add	r3, r4
 80063b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063b6:	461c      	mov	r4, r3
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	891b      	ldrh	r3, [r3, #8]
 80063bc:	085b      	lsrs	r3, r3, #1
 80063be:	b29b      	uxth	r3, r3
 80063c0:	005b      	lsls	r3, r3, #1
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	8023      	strh	r3, [r4, #0]
 80063c6:	687c      	ldr	r4, [r7, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	441c      	add	r4, r3
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	011b      	lsls	r3, r3, #4
 80063d8:	4423      	add	r3, r4
 80063da:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80063de:	461c      	mov	r4, r3
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	895b      	ldrh	r3, [r3, #10]
 80063e4:	085b      	lsrs	r3, r3, #1
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	005b      	lsls	r3, r3, #1
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	785b      	ldrb	r3, [r3, #1]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f040 8088 	bne.w	8006508 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4413      	add	r3, r2
 8006402:	881b      	ldrh	r3, [r3, #0]
 8006404:	b29c      	uxth	r4, r3
 8006406:	4623      	mov	r3, r4
 8006408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d014      	beq.n	800643a <USB_ActivateEndpoint+0x3b2>
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	009b      	lsls	r3, r3, #2
 8006418:	4413      	add	r3, r2
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	b29b      	uxth	r3, r3
 800641e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006426:	b29c      	uxth	r4, r3
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	441a      	add	r2, r3
 8006432:	4b70      	ldr	r3, [pc, #448]	; (80065f4 <USB_ActivateEndpoint+0x56c>)
 8006434:	4323      	orrs	r3, r4
 8006436:	b29b      	uxth	r3, r3
 8006438:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	4413      	add	r3, r2
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	b29c      	uxth	r4, r3
 8006448:	4623      	mov	r3, r4
 800644a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800644e:	2b00      	cmp	r3, #0
 8006450:	d014      	beq.n	800647c <USB_ActivateEndpoint+0x3f4>
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	881b      	ldrh	r3, [r3, #0]
 800645e:	b29b      	uxth	r3, r3
 8006460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006468:	b29c      	uxth	r4, r3
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	441a      	add	r2, r3
 8006474:	4b60      	ldr	r3, [pc, #384]	; (80065f8 <USB_ActivateEndpoint+0x570>)
 8006476:	4323      	orrs	r3, r4
 8006478:	b29b      	uxth	r3, r3
 800647a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4413      	add	r3, r2
 8006486:	881b      	ldrh	r3, [r3, #0]
 8006488:	b29b      	uxth	r3, r3
 800648a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800648e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006492:	b29c      	uxth	r4, r3
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	441a      	add	r2, r3
 800649e:	4b56      	ldr	r3, [pc, #344]	; (80065f8 <USB_ActivateEndpoint+0x570>)
 80064a0:	4323      	orrs	r3, r4
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064bc:	b29c      	uxth	r4, r3
 80064be:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80064c2:	b29c      	uxth	r4, r3
 80064c4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80064c8:	b29c      	uxth	r4, r3
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	441a      	add	r2, r3
 80064d4:	4b49      	ldr	r3, [pc, #292]	; (80065fc <USB_ActivateEndpoint+0x574>)
 80064d6:	4323      	orrs	r3, r4
 80064d8:	b29b      	uxth	r3, r3
 80064da:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	881b      	ldrh	r3, [r3, #0]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f2:	b29c      	uxth	r4, r3
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	441a      	add	r2, r3
 80064fe:	4b3f      	ldr	r3, [pc, #252]	; (80065fc <USB_ActivateEndpoint+0x574>)
 8006500:	4323      	orrs	r3, r4
 8006502:	b29b      	uxth	r3, r3
 8006504:	8013      	strh	r3, [r2, #0]
 8006506:	e0a5      	b.n	8006654 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	b29c      	uxth	r4, r3
 8006516:	4623      	mov	r3, r4
 8006518:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d014      	beq.n	800654a <USB_ActivateEndpoint+0x4c2>
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006536:	b29c      	uxth	r4, r3
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	441a      	add	r2, r3
 8006542:	4b2c      	ldr	r3, [pc, #176]	; (80065f4 <USB_ActivateEndpoint+0x56c>)
 8006544:	4323      	orrs	r3, r4
 8006546:	b29b      	uxth	r3, r3
 8006548:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	4413      	add	r3, r2
 8006554:	881b      	ldrh	r3, [r3, #0]
 8006556:	b29c      	uxth	r4, r3
 8006558:	4623      	mov	r3, r4
 800655a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	d014      	beq.n	800658c <USB_ActivateEndpoint+0x504>
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29b      	uxth	r3, r3
 8006570:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006578:	b29c      	uxth	r4, r3
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	441a      	add	r2, r3
 8006584:	4b1c      	ldr	r3, [pc, #112]	; (80065f8 <USB_ActivateEndpoint+0x570>)
 8006586:	4323      	orrs	r3, r4
 8006588:	b29b      	uxth	r3, r3
 800658a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4413      	add	r3, r2
 8006596:	881b      	ldrh	r3, [r3, #0]
 8006598:	b29b      	uxth	r3, r3
 800659a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800659e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a2:	b29c      	uxth	r4, r3
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	781b      	ldrb	r3, [r3, #0]
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	441a      	add	r2, r3
 80065ae:	4b11      	ldr	r3, [pc, #68]	; (80065f4 <USB_ActivateEndpoint+0x56c>)
 80065b0:	4323      	orrs	r3, r4
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	78db      	ldrb	r3, [r3, #3]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d020      	beq.n	8006600 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	881b      	ldrh	r3, [r3, #0]
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065d4:	b29c      	uxth	r4, r3
 80065d6:	f084 0320 	eor.w	r3, r4, #32
 80065da:	b29c      	uxth	r4, r3
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	441a      	add	r2, r3
 80065e6:	4b05      	ldr	r3, [pc, #20]	; (80065fc <USB_ActivateEndpoint+0x574>)
 80065e8:	4323      	orrs	r3, r4
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	8013      	strh	r3, [r2, #0]
 80065ee:	e01c      	b.n	800662a <USB_ActivateEndpoint+0x5a2>
 80065f0:	ffff8180 	.word	0xffff8180
 80065f4:	ffffc080 	.word	0xffffc080
 80065f8:	ffff80c0 	.word	0xffff80c0
 80065fc:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	881b      	ldrh	r3, [r3, #0]
 800660c:	b29b      	uxth	r3, r3
 800660e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006616:	b29c      	uxth	r4, r3
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	441a      	add	r2, r3
 8006622:	4b0f      	ldr	r3, [pc, #60]	; (8006660 <USB_ActivateEndpoint+0x5d8>)
 8006624:	4323      	orrs	r3, r4
 8006626:	b29b      	uxth	r3, r3
 8006628:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	b29b      	uxth	r3, r3
 8006638:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800663c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006640:	b29c      	uxth	r4, r3
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	441a      	add	r2, r3
 800664c:	4b04      	ldr	r3, [pc, #16]	; (8006660 <USB_ActivateEndpoint+0x5d8>)
 800664e:	4323      	orrs	r3, r4
 8006650:	b29b      	uxth	r3, r3
 8006652:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006654:	7bfb      	ldrb	r3, [r7, #15]
}
 8006656:	4618      	mov	r0, r3
 8006658:	3710      	adds	r7, #16
 800665a:	46bd      	mov	sp, r7
 800665c:	bc90      	pop	{r4, r7}
 800665e:	4770      	bx	lr
 8006660:	ffff8080 	.word	0xffff8080

08006664 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006664:	b490      	push	{r4, r7}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	7b1b      	ldrb	r3, [r3, #12]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d171      	bne.n	800675a <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	785b      	ldrb	r3, [r3, #1]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d036      	beq.n	80066ec <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	b29c      	uxth	r4, r3
 800668c:	4623      	mov	r3, r4
 800668e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006692:	2b00      	cmp	r3, #0
 8006694:	d014      	beq.n	80066c0 <USB_DeactivateEndpoint+0x5c>
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	881b      	ldrh	r3, [r3, #0]
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ac:	b29c      	uxth	r4, r3
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	441a      	add	r2, r3
 80066b8:	4b6b      	ldr	r3, [pc, #428]	; (8006868 <USB_DeactivateEndpoint+0x204>)
 80066ba:	4323      	orrs	r3, r4
 80066bc:	b29b      	uxth	r3, r3
 80066be:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	4413      	add	r3, r2
 80066ca:	881b      	ldrh	r3, [r3, #0]
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066d6:	b29c      	uxth	r4, r3
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	441a      	add	r2, r3
 80066e2:	4b62      	ldr	r3, [pc, #392]	; (800686c <USB_DeactivateEndpoint+0x208>)
 80066e4:	4323      	orrs	r3, r4
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	8013      	strh	r3, [r2, #0]
 80066ea:	e144      	b.n	8006976 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4413      	add	r3, r2
 80066f6:	881b      	ldrh	r3, [r3, #0]
 80066f8:	b29c      	uxth	r4, r3
 80066fa:	4623      	mov	r3, r4
 80066fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d014      	beq.n	800672e <USB_DeactivateEndpoint+0xca>
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	881b      	ldrh	r3, [r3, #0]
 8006710:	b29b      	uxth	r3, r3
 8006712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800671a:	b29c      	uxth	r4, r3
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	441a      	add	r2, r3
 8006726:	4b52      	ldr	r3, [pc, #328]	; (8006870 <USB_DeactivateEndpoint+0x20c>)
 8006728:	4323      	orrs	r3, r4
 800672a:	b29b      	uxth	r3, r3
 800672c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4413      	add	r3, r2
 8006738:	881b      	ldrh	r3, [r3, #0]
 800673a:	b29b      	uxth	r3, r3
 800673c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006740:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006744:	b29c      	uxth	r4, r3
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	441a      	add	r2, r3
 8006750:	4b46      	ldr	r3, [pc, #280]	; (800686c <USB_DeactivateEndpoint+0x208>)
 8006752:	4323      	orrs	r3, r4
 8006754:	b29b      	uxth	r3, r3
 8006756:	8013      	strh	r3, [r2, #0]
 8006758:	e10d      	b.n	8006976 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	785b      	ldrb	r3, [r3, #1]
 800675e:	2b00      	cmp	r3, #0
 8006760:	f040 8088 	bne.w	8006874 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	4413      	add	r3, r2
 800676e:	881b      	ldrh	r3, [r3, #0]
 8006770:	b29c      	uxth	r4, r3
 8006772:	4623      	mov	r3, r4
 8006774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d014      	beq.n	80067a6 <USB_DeactivateEndpoint+0x142>
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	881b      	ldrh	r3, [r3, #0]
 8006788:	b29b      	uxth	r3, r3
 800678a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800678e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006792:	b29c      	uxth	r4, r3
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	441a      	add	r2, r3
 800679e:	4b34      	ldr	r3, [pc, #208]	; (8006870 <USB_DeactivateEndpoint+0x20c>)
 80067a0:	4323      	orrs	r3, r4
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4413      	add	r3, r2
 80067b0:	881b      	ldrh	r3, [r3, #0]
 80067b2:	b29c      	uxth	r4, r3
 80067b4:	4623      	mov	r3, r4
 80067b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d014      	beq.n	80067e8 <USB_DeactivateEndpoint+0x184>
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d4:	b29c      	uxth	r4, r3
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	441a      	add	r2, r3
 80067e0:	4b21      	ldr	r3, [pc, #132]	; (8006868 <USB_DeactivateEndpoint+0x204>)
 80067e2:	4323      	orrs	r3, r4
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067fe:	b29c      	uxth	r4, r3
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	441a      	add	r2, r3
 800680a:	4b17      	ldr	r3, [pc, #92]	; (8006868 <USB_DeactivateEndpoint+0x204>)
 800680c:	4323      	orrs	r3, r4
 800680e:	b29b      	uxth	r3, r3
 8006810:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	881b      	ldrh	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006824:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006828:	b29c      	uxth	r4, r3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	441a      	add	r2, r3
 8006834:	4b0d      	ldr	r3, [pc, #52]	; (800686c <USB_DeactivateEndpoint+0x208>)
 8006836:	4323      	orrs	r3, r4
 8006838:	b29b      	uxth	r3, r3
 800683a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	4413      	add	r3, r2
 8006846:	881b      	ldrh	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800684e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006852:	b29c      	uxth	r4, r3
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	441a      	add	r2, r3
 800685e:	4b03      	ldr	r3, [pc, #12]	; (800686c <USB_DeactivateEndpoint+0x208>)
 8006860:	4323      	orrs	r3, r4
 8006862:	b29b      	uxth	r3, r3
 8006864:	8013      	strh	r3, [r2, #0]
 8006866:	e086      	b.n	8006976 <USB_DeactivateEndpoint+0x312>
 8006868:	ffff80c0 	.word	0xffff80c0
 800686c:	ffff8080 	.word	0xffff8080
 8006870:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	b29c      	uxth	r4, r3
 8006882:	4623      	mov	r3, r4
 8006884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d014      	beq.n	80068b6 <USB_DeactivateEndpoint+0x252>
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29b      	uxth	r3, r3
 800689a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800689e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a2:	b29c      	uxth	r4, r3
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	441a      	add	r2, r3
 80068ae:	4b35      	ldr	r3, [pc, #212]	; (8006984 <USB_DeactivateEndpoint+0x320>)
 80068b0:	4323      	orrs	r3, r4
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b29c      	uxth	r4, r3
 80068c4:	4623      	mov	r3, r4
 80068c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d014      	beq.n	80068f8 <USB_DeactivateEndpoint+0x294>
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4413      	add	r3, r2
 80068d8:	881b      	ldrh	r3, [r3, #0]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068e4:	b29c      	uxth	r4, r3
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	441a      	add	r2, r3
 80068f0:	4b25      	ldr	r3, [pc, #148]	; (8006988 <USB_DeactivateEndpoint+0x324>)
 80068f2:	4323      	orrs	r3, r4
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	b29b      	uxth	r3, r3
 8006906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800690a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690e:	b29c      	uxth	r4, r3
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	441a      	add	r2, r3
 800691a:	4b1a      	ldr	r3, [pc, #104]	; (8006984 <USB_DeactivateEndpoint+0x320>)
 800691c:	4323      	orrs	r3, r4
 800691e:	b29b      	uxth	r3, r3
 8006920:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	b29b      	uxth	r3, r3
 8006930:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006934:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006938:	b29c      	uxth	r4, r3
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	441a      	add	r2, r3
 8006944:	4b11      	ldr	r3, [pc, #68]	; (800698c <USB_DeactivateEndpoint+0x328>)
 8006946:	4323      	orrs	r3, r4
 8006948:	b29b      	uxth	r3, r3
 800694a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4413      	add	r3, r2
 8006956:	881b      	ldrh	r3, [r3, #0]
 8006958:	b29b      	uxth	r3, r3
 800695a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800695e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006962:	b29c      	uxth	r4, r3
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	441a      	add	r2, r3
 800696e:	4b07      	ldr	r3, [pc, #28]	; (800698c <USB_DeactivateEndpoint+0x328>)
 8006970:	4323      	orrs	r3, r4
 8006972:	b29b      	uxth	r3, r3
 8006974:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3708      	adds	r7, #8
 800697c:	46bd      	mov	sp, r7
 800697e:	bc90      	pop	{r4, r7}
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	ffffc080 	.word	0xffffc080
 8006988:	ffff80c0 	.word	0xffff80c0
 800698c:	ffff8080 	.word	0xffff8080

08006990 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006990:	b590      	push	{r4, r7, lr}
 8006992:	b08d      	sub	sp, #52	; 0x34
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	785b      	ldrb	r3, [r3, #1]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	f040 8160 	bne.w	8006c64 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	699a      	ldr	r2, [r3, #24]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d909      	bls.n	80069c4 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	691b      	ldr	r3, [r3, #16]
 80069b4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	699a      	ldr	r2, [r3, #24]
 80069ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069bc:	1ad2      	subs	r2, r2, r3
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	619a      	str	r2, [r3, #24]
 80069c2:	e005      	b.n	80069d0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2200      	movs	r2, #0
 80069ce:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	7b1b      	ldrb	r3, [r3, #12]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d119      	bne.n	8006a0c <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	6959      	ldr	r1, [r3, #20]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	88da      	ldrh	r2, [r3, #6]
 80069e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fba2 	bl	800712e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80069ea:	687c      	ldr	r4, [r7, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	441c      	add	r4, r3
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	4423      	add	r3, r4
 80069fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a02:	461c      	mov	r4, r3
 8006a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	8023      	strh	r3, [r4, #0]
 8006a0a:	e10f      	b.n	8006c2c <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	4413      	add	r3, r2
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d065      	beq.n	8006aee <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a22:	687c      	ldr	r4, [r7, #4]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	785b      	ldrb	r3, [r3, #1]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d148      	bne.n	8006abe <USB_EPStartXfer+0x12e>
 8006a2c:	687c      	ldr	r4, [r7, #4]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	441c      	add	r4, r3
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	011b      	lsls	r3, r3, #4
 8006a3e:	4423      	add	r3, r4
 8006a40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a44:	461c      	mov	r4, r3
 8006a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10e      	bne.n	8006a6a <USB_EPStartXfer+0xda>
 8006a4c:	8823      	ldrh	r3, [r4, #0]
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	8023      	strh	r3, [r4, #0]
 8006a58:	8823      	ldrh	r3, [r4, #0]
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	8023      	strh	r3, [r4, #0]
 8006a68:	e03d      	b.n	8006ae6 <USB_EPStartXfer+0x156>
 8006a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6c:	2b3e      	cmp	r3, #62	; 0x3e
 8006a6e:	d810      	bhi.n	8006a92 <USB_EPStartXfer+0x102>
 8006a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	627b      	str	r3, [r7, #36]	; 0x24
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <USB_EPStartXfer+0xf6>
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	3301      	adds	r3, #1
 8006a84:	627b      	str	r3, [r7, #36]	; 0x24
 8006a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	029b      	lsls	r3, r3, #10
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	8023      	strh	r3, [r4, #0]
 8006a90:	e029      	b.n	8006ae6 <USB_EPStartXfer+0x156>
 8006a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a94:	095b      	lsrs	r3, r3, #5
 8006a96:	627b      	str	r3, [r7, #36]	; 0x24
 8006a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9a:	f003 031f 	and.w	r3, r3, #31
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d102      	bne.n	8006aa8 <USB_EPStartXfer+0x118>
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	029b      	lsls	r3, r3, #10
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ab4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8023      	strh	r3, [r4, #0]
 8006abc:	e013      	b.n	8006ae6 <USB_EPStartXfer+0x156>
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	785b      	ldrb	r3, [r3, #1]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d10f      	bne.n	8006ae6 <USB_EPStartXfer+0x156>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	441c      	add	r4, r3
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	011b      	lsls	r3, r3, #4
 8006ad6:	4423      	add	r3, r4
 8006ad8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006adc:	60fb      	str	r3, [r7, #12]
 8006ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	895b      	ldrh	r3, [r3, #10]
 8006aea:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006aec:	e063      	b.n	8006bb6 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	785b      	ldrb	r3, [r3, #1]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d148      	bne.n	8006b88 <USB_EPStartXfer+0x1f8>
 8006af6:	687c      	ldr	r4, [r7, #4]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	441c      	add	r4, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	011b      	lsls	r3, r3, #4
 8006b08:	4423      	add	r3, r4
 8006b0a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b0e:	461c      	mov	r4, r3
 8006b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10e      	bne.n	8006b34 <USB_EPStartXfer+0x1a4>
 8006b16:	8823      	ldrh	r3, [r4, #0]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	8023      	strh	r3, [r4, #0]
 8006b22:	8823      	ldrh	r3, [r4, #0]
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	8023      	strh	r3, [r4, #0]
 8006b32:	e03d      	b.n	8006bb0 <USB_EPStartXfer+0x220>
 8006b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b36:	2b3e      	cmp	r3, #62	; 0x3e
 8006b38:	d810      	bhi.n	8006b5c <USB_EPStartXfer+0x1cc>
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	085b      	lsrs	r3, r3, #1
 8006b3e:	623b      	str	r3, [r7, #32]
 8006b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <USB_EPStartXfer+0x1c0>
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	623b      	str	r3, [r7, #32]
 8006b50:	6a3b      	ldr	r3, [r7, #32]
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	029b      	lsls	r3, r3, #10
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	8023      	strh	r3, [r4, #0]
 8006b5a:	e029      	b.n	8006bb0 <USB_EPStartXfer+0x220>
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	095b      	lsrs	r3, r3, #5
 8006b60:	623b      	str	r3, [r7, #32]
 8006b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b64:	f003 031f 	and.w	r3, r3, #31
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d102      	bne.n	8006b72 <USB_EPStartXfer+0x1e2>
 8006b6c:	6a3b      	ldr	r3, [r7, #32]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	623b      	str	r3, [r7, #32]
 8006b72:	6a3b      	ldr	r3, [r7, #32]
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	029b      	lsls	r3, r3, #10
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	8023      	strh	r3, [r4, #0]
 8006b86:	e013      	b.n	8006bb0 <USB_EPStartXfer+0x220>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	785b      	ldrb	r3, [r3, #1]
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d10f      	bne.n	8006bb0 <USB_EPStartXfer+0x220>
 8006b90:	687c      	ldr	r4, [r7, #4]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	441c      	add	r4, r3
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	011b      	lsls	r3, r3, #4
 8006ba2:	4423      	add	r3, r4
 8006ba4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ba8:	461c      	mov	r4, r3
 8006baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	891b      	ldrh	r3, [r3, #8]
 8006bb4:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	6959      	ldr	r1, [r3, #20]
 8006bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fab4 	bl	800712e <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	785b      	ldrb	r3, [r3, #1]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d115      	bne.n	8006bfa <USB_EPStartXfer+0x26a>
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be4:	b29c      	uxth	r4, r3
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	441a      	add	r2, r3
 8006bf0:	4b9a      	ldr	r3, [pc, #616]	; (8006e5c <USB_EPStartXfer+0x4cc>)
 8006bf2:	4323      	orrs	r3, r4
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	8013      	strh	r3, [r2, #0]
 8006bf8:	e018      	b.n	8006c2c <USB_EPStartXfer+0x29c>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	785b      	ldrb	r3, [r3, #1]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d114      	bne.n	8006c2c <USB_EPStartXfer+0x29c>
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	881b      	ldrh	r3, [r3, #0]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c18:	b29c      	uxth	r4, r3
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	441a      	add	r2, r3
 8006c24:	4b8e      	ldr	r3, [pc, #568]	; (8006e60 <USB_EPStartXfer+0x4d0>)
 8006c26:	4323      	orrs	r3, r4
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	4413      	add	r3, r2
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c42:	b29c      	uxth	r4, r3
 8006c44:	f084 0310 	eor.w	r3, r4, #16
 8006c48:	b29c      	uxth	r4, r3
 8006c4a:	f084 0320 	eor.w	r3, r4, #32
 8006c4e:	b29c      	uxth	r4, r3
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	441a      	add	r2, r3
 8006c5a:	4b82      	ldr	r3, [pc, #520]	; (8006e64 <USB_EPStartXfer+0x4d4>)
 8006c5c:	4323      	orrs	r3, r4
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	8013      	strh	r3, [r2, #0]
 8006c62:	e146      	b.n	8006ef2 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	699a      	ldr	r2, [r3, #24]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d909      	bls.n	8006c84 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	699a      	ldr	r2, [r3, #24]
 8006c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7c:	1ad2      	subs	r2, r2, r3
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	619a      	str	r2, [r3, #24]
 8006c82:	e005      	b.n	8006c90 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	7b1b      	ldrb	r3, [r3, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d148      	bne.n	8006d2a <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006c98:	687c      	ldr	r4, [r7, #4]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	441c      	add	r4, r3
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	011b      	lsls	r3, r3, #4
 8006caa:	4423      	add	r3, r4
 8006cac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006cb0:	461c      	mov	r4, r3
 8006cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10e      	bne.n	8006cd6 <USB_EPStartXfer+0x346>
 8006cb8:	8823      	ldrh	r3, [r4, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	8023      	strh	r3, [r4, #0]
 8006cc4:	8823      	ldrh	r3, [r4, #0]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	8023      	strh	r3, [r4, #0]
 8006cd4:	e0f2      	b.n	8006ebc <USB_EPStartXfer+0x52c>
 8006cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd8:	2b3e      	cmp	r3, #62	; 0x3e
 8006cda:	d810      	bhi.n	8006cfe <USB_EPStartXfer+0x36e>
 8006cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cde:	085b      	lsrs	r3, r3, #1
 8006ce0:	61fb      	str	r3, [r7, #28]
 8006ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce4:	f003 0301 	and.w	r3, r3, #1
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <USB_EPStartXfer+0x362>
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	61fb      	str	r3, [r7, #28]
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	029b      	lsls	r3, r3, #10
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	8023      	strh	r3, [r4, #0]
 8006cfc:	e0de      	b.n	8006ebc <USB_EPStartXfer+0x52c>
 8006cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d00:	095b      	lsrs	r3, r3, #5
 8006d02:	61fb      	str	r3, [r7, #28]
 8006d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d06:	f003 031f 	and.w	r3, r3, #31
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d102      	bne.n	8006d14 <USB_EPStartXfer+0x384>
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	61fb      	str	r3, [r7, #28]
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	029b      	lsls	r3, r3, #10
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	8023      	strh	r3, [r4, #0]
 8006d28:	e0c8      	b.n	8006ebc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	785b      	ldrb	r3, [r3, #1]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d148      	bne.n	8006dc4 <USB_EPStartXfer+0x434>
 8006d32:	687c      	ldr	r4, [r7, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	441c      	add	r4, r3
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	011b      	lsls	r3, r3, #4
 8006d44:	4423      	add	r3, r4
 8006d46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d4a:	461c      	mov	r4, r3
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10e      	bne.n	8006d70 <USB_EPStartXfer+0x3e0>
 8006d52:	8823      	ldrh	r3, [r4, #0]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	8023      	strh	r3, [r4, #0]
 8006d5e:	8823      	ldrh	r3, [r4, #0]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	8023      	strh	r3, [r4, #0]
 8006d6e:	e03d      	b.n	8006dec <USB_EPStartXfer+0x45c>
 8006d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d72:	2b3e      	cmp	r3, #62	; 0x3e
 8006d74:	d810      	bhi.n	8006d98 <USB_EPStartXfer+0x408>
 8006d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d78:	085b      	lsrs	r3, r3, #1
 8006d7a:	61bb      	str	r3, [r7, #24]
 8006d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <USB_EPStartXfer+0x3fc>
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	3301      	adds	r3, #1
 8006d8a:	61bb      	str	r3, [r7, #24]
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	029b      	lsls	r3, r3, #10
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	8023      	strh	r3, [r4, #0]
 8006d96:	e029      	b.n	8006dec <USB_EPStartXfer+0x45c>
 8006d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	61bb      	str	r3, [r7, #24]
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	f003 031f 	and.w	r3, r3, #31
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d102      	bne.n	8006dae <USB_EPStartXfer+0x41e>
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	61bb      	str	r3, [r7, #24]
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	029b      	lsls	r3, r3, #10
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	8023      	strh	r3, [r4, #0]
 8006dc2:	e013      	b.n	8006dec <USB_EPStartXfer+0x45c>
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d10f      	bne.n	8006dec <USB_EPStartXfer+0x45c>
 8006dcc:	687c      	ldr	r4, [r7, #4]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	441c      	add	r4, r3
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	011b      	lsls	r3, r3, #4
 8006dde:	4423      	add	r3, r4
 8006de0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006de4:	461c      	mov	r4, r3
 8006de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	8023      	strh	r3, [r4, #0]
 8006dec:	687c      	ldr	r4, [r7, #4]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	785b      	ldrb	r3, [r3, #1]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d14e      	bne.n	8006e94 <USB_EPStartXfer+0x504>
 8006df6:	687c      	ldr	r4, [r7, #4]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	441c      	add	r4, r3
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	4423      	add	r3, r4
 8006e0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e0e:	461c      	mov	r4, r3
 8006e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10e      	bne.n	8006e34 <USB_EPStartXfer+0x4a4>
 8006e16:	8823      	ldrh	r3, [r4, #0]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	8023      	strh	r3, [r4, #0]
 8006e22:	8823      	ldrh	r3, [r4, #0]
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	8023      	strh	r3, [r4, #0]
 8006e32:	e043      	b.n	8006ebc <USB_EPStartXfer+0x52c>
 8006e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e36:	2b3e      	cmp	r3, #62	; 0x3e
 8006e38:	d816      	bhi.n	8006e68 <USB_EPStartXfer+0x4d8>
 8006e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3c:	085b      	lsrs	r3, r3, #1
 8006e3e:	617b      	str	r3, [r7, #20]
 8006e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <USB_EPStartXfer+0x4c0>
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	029b      	lsls	r3, r3, #10
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	8023      	strh	r3, [r4, #0]
 8006e5a:	e02f      	b.n	8006ebc <USB_EPStartXfer+0x52c>
 8006e5c:	ffff80c0 	.word	0xffff80c0
 8006e60:	ffffc080 	.word	0xffffc080
 8006e64:	ffff8080 	.word	0xffff8080
 8006e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6a:	095b      	lsrs	r3, r3, #5
 8006e6c:	617b      	str	r3, [r7, #20]
 8006e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e70:	f003 031f 	and.w	r3, r3, #31
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d102      	bne.n	8006e7e <USB_EPStartXfer+0x4ee>
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	029b      	lsls	r3, r3, #10
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	8023      	strh	r3, [r4, #0]
 8006e92:	e013      	b.n	8006ebc <USB_EPStartXfer+0x52c>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	785b      	ldrb	r3, [r3, #1]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d10f      	bne.n	8006ebc <USB_EPStartXfer+0x52c>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	441c      	add	r4, r3
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	011b      	lsls	r3, r3, #4
 8006eac:	4423      	add	r3, r4
 8006eae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006eb2:	613b      	str	r3, [r7, #16]
 8006eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	881b      	ldrh	r3, [r3, #0]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed2:	b29c      	uxth	r4, r3
 8006ed4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006ed8:	b29c      	uxth	r4, r3
 8006eda:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006ede:	b29c      	uxth	r4, r3
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	441a      	add	r2, r3
 8006eea:	4b04      	ldr	r3, [pc, #16]	; (8006efc <USB_EPStartXfer+0x56c>)
 8006eec:	4323      	orrs	r3, r4
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3734      	adds	r7, #52	; 0x34
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd90      	pop	{r4, r7, pc}
 8006efc:	ffff8080 	.word	0xffff8080

08006f00 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f00:	b490      	push	{r4, r7}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	785b      	ldrb	r3, [r3, #1]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d018      	beq.n	8006f44 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	4413      	add	r3, r2
 8006f1c:	881b      	ldrh	r3, [r3, #0]
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f28:	b29c      	uxth	r4, r3
 8006f2a:	f084 0310 	eor.w	r3, r4, #16
 8006f2e:	b29c      	uxth	r4, r3
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	441a      	add	r2, r3
 8006f3a:	4b11      	ldr	r3, [pc, #68]	; (8006f80 <USB_EPSetStall+0x80>)
 8006f3c:	4323      	orrs	r3, r4
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	8013      	strh	r3, [r2, #0]
 8006f42:	e017      	b.n	8006f74 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	881b      	ldrh	r3, [r3, #0]
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f5a:	b29c      	uxth	r4, r3
 8006f5c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006f60:	b29c      	uxth	r4, r3
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	441a      	add	r2, r3
 8006f6c:	4b04      	ldr	r3, [pc, #16]	; (8006f80 <USB_EPSetStall+0x80>)
 8006f6e:	4323      	orrs	r3, r4
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3708      	adds	r7, #8
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bc90      	pop	{r4, r7}
 8006f7e:	4770      	bx	lr
 8006f80:	ffff8080 	.word	0xffff8080

08006f84 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f84:	b490      	push	{r4, r7}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	7b1b      	ldrb	r3, [r3, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d17d      	bne.n	8007092 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	785b      	ldrb	r3, [r3, #1]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d03d      	beq.n	800701a <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	881b      	ldrh	r3, [r3, #0]
 8006faa:	b29c      	uxth	r4, r3
 8006fac:	4623      	mov	r3, r4
 8006fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d014      	beq.n	8006fe0 <USB_EPClearStall+0x5c>
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fcc:	b29c      	uxth	r4, r3
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	441a      	add	r2, r3
 8006fd8:	4b31      	ldr	r3, [pc, #196]	; (80070a0 <USB_EPClearStall+0x11c>)
 8006fda:	4323      	orrs	r3, r4
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	78db      	ldrb	r3, [r3, #3]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d054      	beq.n	8007092 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	881b      	ldrh	r3, [r3, #0]
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ffe:	b29c      	uxth	r4, r3
 8007000:	f084 0320 	eor.w	r3, r4, #32
 8007004:	b29c      	uxth	r4, r3
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	441a      	add	r2, r3
 8007010:	4b24      	ldr	r3, [pc, #144]	; (80070a4 <USB_EPClearStall+0x120>)
 8007012:	4323      	orrs	r3, r4
 8007014:	b29b      	uxth	r3, r3
 8007016:	8013      	strh	r3, [r2, #0]
 8007018:	e03b      	b.n	8007092 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	881b      	ldrh	r3, [r3, #0]
 8007026:	b29c      	uxth	r4, r3
 8007028:	4623      	mov	r3, r4
 800702a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d014      	beq.n	800705c <USB_EPClearStall+0xd8>
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	4413      	add	r3, r2
 800703c:	881b      	ldrh	r3, [r3, #0]
 800703e:	b29b      	uxth	r3, r3
 8007040:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007044:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007048:	b29c      	uxth	r4, r3
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	441a      	add	r2, r3
 8007054:	4b14      	ldr	r3, [pc, #80]	; (80070a8 <USB_EPClearStall+0x124>)
 8007056:	4323      	orrs	r3, r4
 8007058:	b29b      	uxth	r3, r3
 800705a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	b29b      	uxth	r3, r3
 800706a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800706e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007072:	b29c      	uxth	r4, r3
 8007074:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007078:	b29c      	uxth	r4, r3
 800707a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800707e:	b29c      	uxth	r4, r3
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	441a      	add	r2, r3
 800708a:	4b06      	ldr	r3, [pc, #24]	; (80070a4 <USB_EPClearStall+0x120>)
 800708c:	4323      	orrs	r3, r4
 800708e:	b29b      	uxth	r3, r3
 8007090:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3708      	adds	r7, #8
 8007098:	46bd      	mov	sp, r7
 800709a:	bc90      	pop	{r4, r7}
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	ffff80c0 	.word	0xffff80c0
 80070a4:	ffff8080 	.word	0xffff8080
 80070a8:	ffffc080 	.word	0xffffc080

080070ac <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80070b8:	78fb      	ldrb	r3, [r7, #3]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d103      	bne.n	80070c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2280      	movs	r2, #128	; 0x80
 80070c2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc80      	pop	{r7}
 80070d0:	4770      	bx	lr

080070d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80070d2:	b480      	push	{r7}
 80070d4:	b083      	sub	sp, #12
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr

080070e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr

080070fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b085      	sub	sp, #20
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007108:	b29b      	uxth	r3, r3
 800710a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800710c:	68fb      	ldr	r3, [r7, #12]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	bc80      	pop	{r7}
 8007116:	4770      	bx	lr

08007118 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr

0800712e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800712e:	b480      	push	{r7}
 8007130:	b08d      	sub	sp, #52	; 0x34
 8007132:	af00      	add	r7, sp, #0
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	4611      	mov	r1, r2
 800713a:	461a      	mov	r2, r3
 800713c:	460b      	mov	r3, r1
 800713e:	80fb      	strh	r3, [r7, #6]
 8007140:	4613      	mov	r3, r2
 8007142:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007144:	88bb      	ldrh	r3, [r7, #4]
 8007146:	3301      	adds	r3, #1
 8007148:	085b      	lsrs	r3, r3, #1
 800714a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007154:	88fb      	ldrh	r3, [r7, #6]
 8007156:	005a      	lsls	r2, r3, #1
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007160:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007166:	e01e      	b.n	80071a6 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007170:	3301      	adds	r3, #1
 8007172:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	b29b      	uxth	r3, r3
 800717a:	021b      	lsls	r3, r3, #8
 800717c:	b29b      	uxth	r3, r3
 800717e:	461a      	mov	r2, r3
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	4313      	orrs	r3, r2
 8007184:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	b29a      	uxth	r2, r3
 800718a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800718e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007190:	3302      	adds	r3, #2
 8007192:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8007194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007196:	3302      	adds	r3, #2
 8007198:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	3301      	adds	r3, #1
 800719e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80071a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a2:	3b01      	subs	r3, #1
 80071a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1dd      	bne.n	8007168 <USB_WritePMA+0x3a>
  }
}
 80071ac:	bf00      	nop
 80071ae:	3734      	adds	r7, #52	; 0x34
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bc80      	pop	{r7}
 80071b4:	4770      	bx	lr

080071b6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80071b6:	b480      	push	{r7}
 80071b8:	b08b      	sub	sp, #44	; 0x2c
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	60b9      	str	r1, [r7, #8]
 80071c0:	4611      	mov	r1, r2
 80071c2:	461a      	mov	r2, r3
 80071c4:	460b      	mov	r3, r1
 80071c6:	80fb      	strh	r3, [r7, #6]
 80071c8:	4613      	mov	r3, r2
 80071ca:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80071cc:	88bb      	ldrh	r3, [r7, #4]
 80071ce:	085b      	lsrs	r3, r3, #1
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80071dc:	88fb      	ldrh	r3, [r7, #6]
 80071de:	005a      	lsls	r2, r3, #1
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071e8:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	627b      	str	r3, [r7, #36]	; 0x24
 80071ee:	e01b      	b.n	8007228 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	881b      	ldrh	r3, [r3, #0]
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80071f8:	6a3b      	ldr	r3, [r7, #32]
 80071fa:	3302      	adds	r3, #2
 80071fc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	b2da      	uxtb	r2, r3
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	3301      	adds	r3, #1
 800720a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	0a1b      	lsrs	r3, r3, #8
 8007210:	b2da      	uxtb	r2, r3
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	3301      	adds	r3, #1
 800721a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	3302      	adds	r3, #2
 8007220:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	3b01      	subs	r3, #1
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1e0      	bne.n	80071f0 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800722e:	88bb      	ldrh	r3, [r7, #4]
 8007230:	f003 0301 	and.w	r3, r3, #1
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d007      	beq.n	800724a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800723a:	6a3b      	ldr	r3, [r7, #32]
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	b2da      	uxtb	r2, r3
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	701a      	strb	r2, [r3, #0]
  }
}
 800724a:	bf00      	nop
 800724c:	372c      	adds	r7, #44	; 0x2c
 800724e:	46bd      	mov	sp, r7
 8007250:	bc80      	pop	{r7}
 8007252:	4770      	bx	lr

08007254 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8007264:	2302      	movs	r3, #2
 8007266:	2203      	movs	r2, #3
 8007268:	2181      	movs	r1, #129	; 0x81
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f008 fc69 	bl	800fb42 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8007276:	2302      	movs	r3, #2
 8007278:	2203      	movs	r2, #3
 800727a:	2101      	movs	r1, #1
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f008 fc60 	bl	800fb42 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800728a:	2054      	movs	r0, #84	; 0x54
 800728c:	f008 fd66 	bl	800fd5c <USBD_static_malloc>
 8007290:	4602      	mov	r2, r0
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 80072a2:	2301      	movs	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
 80072a6:	e012      	b.n	80072ce <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072ae:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	2340      	movs	r3, #64	; 0x40
 80072c6:	2101      	movs	r1, #1
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f008 fd24 	bl	800fd16 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	460b      	mov	r3, r1
 80072e2:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 80072e4:	2181      	movs	r1, #129	; 0x81
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f008 fc51 	bl	800fb8e <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 80072f2:	2101      	movs	r1, #1
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f008 fc4a 	bl	800fb8e <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00e      	beq.n	800732a <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800731c:	4618      	mov	r0, r3
 800731e:	f008 fd29 	bl	800fd74 <USBD_static_free>
    pdev->pClassData = NULL;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b088      	sub	sp, #32
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007344:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8007346:	2300      	movs	r3, #0
 8007348:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800734a:	2300      	movs	r3, #0
 800734c:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800734e:	2300      	movs	r3, #0
 8007350:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8007352:	2300      	movs	r3, #0
 8007354:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800735e:	2b00      	cmp	r3, #0
 8007360:	d051      	beq.n	8007406 <USBD_CUSTOM_HID_Setup+0xd2>
 8007362:	2b20      	cmp	r3, #32
 8007364:	f040 80d8 	bne.w	8007518 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	785b      	ldrb	r3, [r3, #1]
 800736c:	3b02      	subs	r3, #2
 800736e:	2b09      	cmp	r3, #9
 8007370:	d841      	bhi.n	80073f6 <USBD_CUSTOM_HID_Setup+0xc2>
 8007372:	a201      	add	r2, pc, #4	; (adr r2, 8007378 <USBD_CUSTOM_HID_Setup+0x44>)
 8007374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007378:	080073d1 	.word	0x080073d1
 800737c:	080073af 	.word	0x080073af
 8007380:	080073f7 	.word	0x080073f7
 8007384:	080073f7 	.word	0x080073f7
 8007388:	080073f7 	.word	0x080073f7
 800738c:	080073f7 	.word	0x080073f7
 8007390:	080073f7 	.word	0x080073f7
 8007394:	080073e1 	.word	0x080073e1
 8007398:	080073bf 	.word	0x080073bf
 800739c:	080073a1 	.word	0x080073a1
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	885b      	ldrh	r3, [r3, #2]
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	461a      	mov	r2, r3
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80073ac:	e02a      	b.n	8007404 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	3340      	adds	r3, #64	; 0x40
 80073b2:	2201      	movs	r2, #1
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f001 f992 	bl	80086e0 <USBD_CtlSendData>
          break;
 80073bc:	e022      	b.n	8007404 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	885b      	ldrh	r3, [r3, #2]
 80073c2:	0a1b      	lsrs	r3, r3, #8
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	461a      	mov	r2, r3
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 80073ce:	e019      	b.n	8007404 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	3344      	adds	r3, #68	; 0x44
 80073d4:	2201      	movs	r2, #1
 80073d6:	4619      	mov	r1, r3
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f001 f981 	bl	80086e0 <USBD_CtlSendData>
          break;
 80073de:	e011      	b.n	8007404 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	2201      	movs	r2, #1
 80073e4:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 80073e6:	6939      	ldr	r1, [r7, #16]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	88db      	ldrh	r3, [r3, #6]
 80073ec:	461a      	mov	r2, r3
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f001 f9a4 	bl	800873c <USBD_CtlPrepareRx>
          break;
 80073f4:	e006      	b.n	8007404 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 80073f6:	6839      	ldr	r1, [r7, #0]
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 f907 	bl	800860c <USBD_CtlError>
          ret = USBD_FAIL;
 80073fe:	2302      	movs	r3, #2
 8007400:	75fb      	strb	r3, [r7, #23]
          break;
 8007402:	bf00      	nop
      }
      break;
 8007404:	e08f      	b.n	8007526 <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	785b      	ldrb	r3, [r3, #1]
 800740a:	2b0b      	cmp	r3, #11
 800740c:	d87c      	bhi.n	8007508 <USBD_CUSTOM_HID_Setup+0x1d4>
 800740e:	a201      	add	r2, pc, #4	; (adr r2, 8007414 <USBD_CUSTOM_HID_Setup+0xe0>)
 8007410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007414:	08007445 	.word	0x08007445
 8007418:	08007509 	.word	0x08007509
 800741c:	08007509 	.word	0x08007509
 8007420:	08007509 	.word	0x08007509
 8007424:	08007509 	.word	0x08007509
 8007428:	08007509 	.word	0x08007509
 800742c:	0800746d 	.word	0x0800746d
 8007430:	08007509 	.word	0x08007509
 8007434:	08007509 	.word	0x08007509
 8007438:	08007509 	.word	0x08007509
 800743c:	080074bb 	.word	0x080074bb
 8007440:	080074e3 	.word	0x080074e3
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800744a:	2b03      	cmp	r3, #3
 800744c:	d107      	bne.n	800745e <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800744e:	f107 030e 	add.w	r3, r7, #14
 8007452:	2202      	movs	r2, #2
 8007454:	4619      	mov	r1, r3
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f001 f942 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800745c:	e05b      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800745e:	6839      	ldr	r1, [r7, #0]
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f001 f8d3 	bl	800860c <USBD_CtlError>
            ret = USBD_FAIL;
 8007466:	2302      	movs	r3, #2
 8007468:	75fb      	strb	r3, [r7, #23]
          break;
 800746a:	e054      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	885b      	ldrh	r3, [r3, #2]
 8007470:	0a1b      	lsrs	r3, r3, #8
 8007472:	b29b      	uxth	r3, r3
 8007474:	2b22      	cmp	r3, #34	; 0x22
 8007476:	d10b      	bne.n	8007490 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	88db      	ldrh	r3, [r3, #6]
 800747c:	2b22      	cmp	r3, #34	; 0x22
 800747e:	bf28      	it	cs
 8007480:	2322      	movcs	r3, #34	; 0x22
 8007482:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	61bb      	str	r3, [r7, #24]
 800748e:	e00d      	b.n	80074ac <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	885b      	ldrh	r3, [r3, #2]
 8007494:	0a1b      	lsrs	r3, r3, #8
 8007496:	b29b      	uxth	r3, r3
 8007498:	2b21      	cmp	r3, #33	; 0x21
 800749a:	d107      	bne.n	80074ac <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800749c:	4b24      	ldr	r3, [pc, #144]	; (8007530 <USBD_CUSTOM_HID_Setup+0x1fc>)
 800749e:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	88db      	ldrh	r3, [r3, #6]
 80074a4:	2b09      	cmp	r3, #9
 80074a6:	bf28      	it	cs
 80074a8:	2309      	movcs	r3, #9
 80074aa:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 80074ac:	8bfb      	ldrh	r3, [r7, #30]
 80074ae:	461a      	mov	r2, r3
 80074b0:	69b9      	ldr	r1, [r7, #24]
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f001 f914 	bl	80086e0 <USBD_CtlSendData>
          break;
 80074b8:	e02d      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074c0:	2b03      	cmp	r3, #3
 80074c2:	d107      	bne.n	80074d4 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	3348      	adds	r3, #72	; 0x48
 80074c8:	2201      	movs	r2, #1
 80074ca:	4619      	mov	r1, r3
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f001 f907 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074d2:	e020      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80074d4:	6839      	ldr	r1, [r7, #0]
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f001 f898 	bl	800860c <USBD_CtlError>
            ret = USBD_FAIL;
 80074dc:	2302      	movs	r3, #2
 80074de:	75fb      	strb	r3, [r7, #23]
          break;
 80074e0:	e019      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074e8:	2b03      	cmp	r3, #3
 80074ea:	d106      	bne.n	80074fa <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	885b      	ldrh	r3, [r3, #2]
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	461a      	mov	r2, r3
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074f8:	e00d      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80074fa:	6839      	ldr	r1, [r7, #0]
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f001 f885 	bl	800860c <USBD_CtlError>
            ret = USBD_FAIL;
 8007502:	2302      	movs	r3, #2
 8007504:	75fb      	strb	r3, [r7, #23]
          break;
 8007506:	e006      	b.n	8007516 <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f001 f87e 	bl	800860c <USBD_CtlError>
          ret = USBD_FAIL;
 8007510:	2302      	movs	r3, #2
 8007512:	75fb      	strb	r3, [r7, #23]
          break;
 8007514:	bf00      	nop
      }
      break;
 8007516:	e006      	b.n	8007526 <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8007518:	6839      	ldr	r1, [r7, #0]
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f001 f876 	bl	800860c <USBD_CtlError>
      ret = USBD_FAIL;
 8007520:	2302      	movs	r3, #2
 8007522:	75fb      	strb	r3, [r7, #23]
      break;
 8007524:	bf00      	nop
  }
  return ret;
 8007526:	7dfb      	ldrb	r3, [r7, #23]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3720      	adds	r7, #32
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	200000c8 	.word	0x200000c8

08007534 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	4613      	mov	r3, r2
 8007540:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007548:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007550:	2b03      	cmp	r3, #3
 8007552:	d111      	bne.n	8007578 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10a      	bne.n	8007574 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 8007566:	88fb      	ldrh	r3, [r7, #6]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	2181      	movs	r1, #129	; 0x81
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f008 fbaf 	bl	800fcd0 <USBD_LL_Transmit>
 8007572:	e001      	b.n	8007578 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 8007574:	2301      	movs	r3, #1
 8007576:	e000      	b.n	800757a <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3718      	adds	r7, #24
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
	...

08007584 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2229      	movs	r2, #41	; 0x29
 8007590:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 8007592:	4b03      	ldr	r3, [pc, #12]	; (80075a0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 8007594:	4618      	mov	r0, r3
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	20000044 	.word	0x20000044

080075a4 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2229      	movs	r2, #41	; 0x29
 80075b0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80075b2:	4b03      	ldr	r3, [pc, #12]	; (80075c0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bc80      	pop	{r7}
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	20000070 	.word	0x20000070

080075c4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2229      	movs	r2, #41	; 0x29
 80075d0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80075d2:	4b03      	ldr	r3, [pc, #12]	; (80075e0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	2000009c 	.word	0x2000009c

080075e4 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	460b      	mov	r3, r1
 80075ee:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	bc80      	pop	{r7}
 8007606:	4770      	bx	lr

08007608 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	460b      	mov	r3, r1
 8007612:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800761a:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	7810      	ldrb	r0, [r2, #0]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	7852      	ldrb	r2, [r2, #1]
 800762c:	4611      	mov	r1, r2
 800762e:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	2340      	movs	r3, #64	; 0x40
 8007634:	2101      	movs	r1, #1
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f008 fb6d 	bl	800fd16 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b084      	sub	sp, #16
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007654:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800765a:	2b01      	cmp	r3, #1
 800765c:	d10c      	bne.n	8007678 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	68fa      	ldr	r2, [r7, #12]
 8007668:	7810      	ldrb	r0, [r2, #0]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	7852      	ldrb	r2, [r2, #1]
 800766e:	4611      	mov	r1, r2
 8007670:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3710      	adds	r7, #16
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
	...

08007684 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	220a      	movs	r2, #10
 8007690:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8007692:	4b03      	ldr	r3, [pc, #12]	; (80076a0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 8007694:	4618      	mov	r0, r3
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	200000d4 	.word	0x200000d4

080076a4 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80076ae:	2302      	movs	r3, #2
 80076b0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d005      	beq.n	80076c4 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80076c0:	2300      	movs	r3, #0
 80076c2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bc80      	pop	{r7}
 80076ce:	4770      	bx	lr

080076d0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	4613      	mov	r3, r2
 80076dc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80076e4:	2302      	movs	r3, #2
 80076e6:	e01a      	b.n	800771e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d003      	beq.n	80076fa <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d003      	beq.n	8007708 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	79fa      	ldrb	r2, [r7, #7]
 8007714:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007716:	68f8      	ldr	r0, [r7, #12]
 8007718:	f008 f9a8 	bl	800fa6c <USBD_LL_Init>

  return USBD_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007726:	b480      	push	{r7}
 8007728:	b085      	sub	sp, #20
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
 800772e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d006      	beq.n	8007748 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007742:	2300      	movs	r3, #0
 8007744:	73fb      	strb	r3, [r7, #15]
 8007746:	e001      	b.n	800774c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007748:	2302      	movs	r3, #2
 800774a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800774c:	7bfb      	ldrb	r3, [r7, #15]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3714      	adds	r7, #20
 8007752:	46bd      	mov	sp, r7
 8007754:	bc80      	pop	{r7}
 8007756:	4770      	bx	lr

08007758 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f008 f9d3 	bl	800fb0c <USBD_LL_Start>

  return USBD_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3708      	adds	r7, #8
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	370c      	adds	r7, #12
 800777e:	46bd      	mov	sp, r7
 8007780:	bc80      	pop	{r7}
 8007782:	4770      	bx	lr

08007784 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007790:	2302      	movs	r3, #2
 8007792:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00c      	beq.n	80077b8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	78fa      	ldrb	r2, [r7, #3]
 80077a8:	4611      	mov	r1, r2
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	4798      	blx	r3
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80077b4:	2300      	movs	r3, #0
 80077b6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80077b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b082      	sub	sp, #8
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	460b      	mov	r3, r1
 80077cc:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	78fa      	ldrb	r2, [r7, #3]
 80077d8:	4611      	mov	r1, r2
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	4798      	blx	r3

  return USBD_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80077f8:	6839      	ldr	r1, [r7, #0]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 feca 	bl	8008594 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800780e:	461a      	mov	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800781c:	f003 031f 	and.w	r3, r3, #31
 8007820:	2b01      	cmp	r3, #1
 8007822:	d00c      	beq.n	800783e <USBD_LL_SetupStage+0x56>
 8007824:	2b01      	cmp	r3, #1
 8007826:	d302      	bcc.n	800782e <USBD_LL_SetupStage+0x46>
 8007828:	2b02      	cmp	r3, #2
 800782a:	d010      	beq.n	800784e <USBD_LL_SetupStage+0x66>
 800782c:	e017      	b.n	800785e <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007834:	4619      	mov	r1, r3
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f9ca 	bl	8007bd0 <USBD_StdDevReq>
      break;
 800783c:	e01a      	b.n	8007874 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007844:	4619      	mov	r1, r3
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fa2c 	bl	8007ca4 <USBD_StdItfReq>
      break;
 800784c:	e012      	b.n	8007874 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007854:	4619      	mov	r1, r3
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 fa6a 	bl	8007d30 <USBD_StdEPReq>
      break;
 800785c:	e00a      	b.n	8007874 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007864:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007868:	b2db      	uxtb	r3, r3
 800786a:	4619      	mov	r1, r3
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f008 f9ad 	bl	800fbcc <USBD_LL_StallEP>
      break;
 8007872:	bf00      	nop
  }

  return USBD_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3708      	adds	r7, #8
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b086      	sub	sp, #24
 8007882:	af00      	add	r7, sp, #0
 8007884:	60f8      	str	r0, [r7, #12]
 8007886:	460b      	mov	r3, r1
 8007888:	607a      	str	r2, [r7, #4]
 800788a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800788c:	7afb      	ldrb	r3, [r7, #11]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d14b      	bne.n	800792a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007898:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80078a0:	2b03      	cmp	r3, #3
 80078a2:	d134      	bne.n	800790e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d919      	bls.n	80078e4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	1ad2      	subs	r2, r2, r3
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d203      	bcs.n	80078d2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	e002      	b.n	80078d8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	461a      	mov	r2, r3
 80078da:	6879      	ldr	r1, [r7, #4]
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 ff4b 	bl	8008778 <USBD_CtlContinueRx>
 80078e2:	e038      	b.n	8007956 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d105      	bne.n	8007906 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f000 ff48 	bl	800879c <USBD_CtlSendStatus>
 800790c:	e023      	b.n	8007956 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007914:	2b05      	cmp	r3, #5
 8007916:	d11e      	bne.n	8007956 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007920:	2100      	movs	r1, #0
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f008 f952 	bl	800fbcc <USBD_LL_StallEP>
 8007928:	e015      	b.n	8007956 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00d      	beq.n	8007952 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800793c:	2b03      	cmp	r3, #3
 800793e:	d108      	bne.n	8007952 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	7afa      	ldrb	r2, [r7, #11]
 800794a:	4611      	mov	r1, r2
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	4798      	blx	r3
 8007950:	e001      	b.n	8007956 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007952:	2302      	movs	r3, #2
 8007954:	e000      	b.n	8007958 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3718      	adds	r7, #24
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	460b      	mov	r3, r1
 800796a:	607a      	str	r2, [r7, #4]
 800796c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800796e:	7afb      	ldrb	r3, [r7, #11]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d17f      	bne.n	8007a74 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	3314      	adds	r3, #20
 8007978:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007980:	2b02      	cmp	r3, #2
 8007982:	d15c      	bne.n	8007a3e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	68da      	ldr	r2, [r3, #12]
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	429a      	cmp	r2, r3
 800798e:	d915      	bls.n	80079bc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	68da      	ldr	r2, [r3, #12]
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	1ad2      	subs	r2, r2, r3
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	461a      	mov	r2, r3
 80079a6:	6879      	ldr	r1, [r7, #4]
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 feb5 	bl	8008718 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079ae:	2300      	movs	r3, #0
 80079b0:	2200      	movs	r2, #0
 80079b2:	2100      	movs	r1, #0
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f008 f9ae 	bl	800fd16 <USBD_LL_PrepareReceive>
 80079ba:	e04e      	b.n	8007a5a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	6912      	ldr	r2, [r2, #16]
 80079c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80079c8:	fb02 f201 	mul.w	r2, r2, r1
 80079cc:	1a9b      	subs	r3, r3, r2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d11c      	bne.n	8007a0c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	689a      	ldr	r2, [r3, #8]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80079da:	429a      	cmp	r2, r3
 80079dc:	d316      	bcc.n	8007a0c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	689a      	ldr	r2, [r3, #8]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d20f      	bcs.n	8007a0c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80079ec:	2200      	movs	r2, #0
 80079ee:	2100      	movs	r1, #0
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 fe91 	bl	8008718 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079fe:	2300      	movs	r3, #0
 8007a00:	2200      	movs	r2, #0
 8007a02:	2100      	movs	r1, #0
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f008 f986 	bl	800fd16 <USBD_LL_PrepareReceive>
 8007a0a:	e026      	b.n	8007a5a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00a      	beq.n	8007a2e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a1e:	2b03      	cmp	r3, #3
 8007a20:	d105      	bne.n	8007a2e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007a2e:	2180      	movs	r1, #128	; 0x80
 8007a30:	68f8      	ldr	r0, [r7, #12]
 8007a32:	f008 f8cb 	bl	800fbcc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f000 fec3 	bl	80087c2 <USBD_CtlReceiveStatus>
 8007a3c:	e00d      	b.n	8007a5a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d004      	beq.n	8007a52 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d103      	bne.n	8007a5a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007a52:	2180      	movs	r1, #128	; 0x80
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f008 f8b9 	bl	800fbcc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d11d      	bne.n	8007aa0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f7ff fe83 	bl	8007770 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007a72:	e015      	b.n	8007aa0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00d      	beq.n	8007a9c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d108      	bne.n	8007a9c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	7afa      	ldrb	r2, [r7, #11]
 8007a94:	4611      	mov	r1, r2
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	4798      	blx	r3
 8007a9a:	e001      	b.n	8007aa0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e000      	b.n	8007aa2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3718      	adds	r7, #24
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b082      	sub	sp, #8
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ab2:	2340      	movs	r3, #64	; 0x40
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f008 f842 	bl	800fb42 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2240      	movs	r2, #64	; 0x40
 8007aca:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ace:	2340      	movs	r3, #64	; 0x40
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	2180      	movs	r1, #128	; 0x80
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f008 f834 	bl	800fb42 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2201      	movs	r2, #1
 8007ade:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2240      	movs	r2, #64	; 0x40
 8007ae4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d009      	beq.n	8007b22 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6852      	ldr	r2, [r2, #4]
 8007b1a:	b2d2      	uxtb	r2, r2
 8007b1c:	4611      	mov	r1, r2
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	4798      	blx	r3
  }

  return USBD_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	460b      	mov	r3, r1
 8007b36:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	78fa      	ldrb	r2, [r7, #3]
 8007b3c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bc80      	pop	{r7}
 8007b48:	4770      	bx	lr

08007b4a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b4a:	b480      	push	{r7}
 8007b4c:	b083      	sub	sp, #12
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2204      	movs	r2, #4
 8007b62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bc80      	pop	{r7}
 8007b70:	4770      	bx	lr

08007b72 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b083      	sub	sp, #12
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b80:	2b04      	cmp	r3, #4
 8007b82:	d105      	bne.n	8007b90 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	370c      	adds	r7, #12
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bc80      	pop	{r7}
 8007b9a:	4770      	bx	lr

08007b9c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007baa:	2b03      	cmp	r3, #3
 8007bac:	d10b      	bne.n	8007bc6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d005      	beq.n	8007bc6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3708      	adds	r7, #8
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007be6:	2b20      	cmp	r3, #32
 8007be8:	d004      	beq.n	8007bf4 <USBD_StdDevReq+0x24>
 8007bea:	2b40      	cmp	r3, #64	; 0x40
 8007bec:	d002      	beq.n	8007bf4 <USBD_StdDevReq+0x24>
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d008      	beq.n	8007c04 <USBD_StdDevReq+0x34>
 8007bf2:	e04c      	b.n	8007c8e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	6839      	ldr	r1, [r7, #0]
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	4798      	blx	r3
      break;
 8007c02:	e049      	b.n	8007c98 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	785b      	ldrb	r3, [r3, #1]
 8007c08:	2b09      	cmp	r3, #9
 8007c0a:	d83a      	bhi.n	8007c82 <USBD_StdDevReq+0xb2>
 8007c0c:	a201      	add	r2, pc, #4	; (adr r2, 8007c14 <USBD_StdDevReq+0x44>)
 8007c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c12:	bf00      	nop
 8007c14:	08007c65 	.word	0x08007c65
 8007c18:	08007c79 	.word	0x08007c79
 8007c1c:	08007c83 	.word	0x08007c83
 8007c20:	08007c6f 	.word	0x08007c6f
 8007c24:	08007c83 	.word	0x08007c83
 8007c28:	08007c47 	.word	0x08007c47
 8007c2c:	08007c3d 	.word	0x08007c3d
 8007c30:	08007c83 	.word	0x08007c83
 8007c34:	08007c5b 	.word	0x08007c5b
 8007c38:	08007c51 	.word	0x08007c51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007c3c:	6839      	ldr	r1, [r7, #0]
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 f9d4 	bl	8007fec <USBD_GetDescriptor>
          break;
 8007c44:	e022      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007c46:	6839      	ldr	r1, [r7, #0]
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fb37 	bl	80082bc <USBD_SetAddress>
          break;
 8007c4e:	e01d      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007c50:	6839      	ldr	r1, [r7, #0]
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 fb74 	bl	8008340 <USBD_SetConfig>
          break;
 8007c58:	e018      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007c5a:	6839      	ldr	r1, [r7, #0]
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 fbfd 	bl	800845c <USBD_GetConfig>
          break;
 8007c62:	e013      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007c64:	6839      	ldr	r1, [r7, #0]
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 fc2c 	bl	80084c4 <USBD_GetStatus>
          break;
 8007c6c:	e00e      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007c6e:	6839      	ldr	r1, [r7, #0]
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 fc5a 	bl	800852a <USBD_SetFeature>
          break;
 8007c76:	e009      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007c78:	6839      	ldr	r1, [r7, #0]
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fc69 	bl	8008552 <USBD_ClrFeature>
          break;
 8007c80:	e004      	b.n	8007c8c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007c82:	6839      	ldr	r1, [r7, #0]
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 fcc1 	bl	800860c <USBD_CtlError>
          break;
 8007c8a:	bf00      	nop
      }
      break;
 8007c8c:	e004      	b.n	8007c98 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007c8e:	6839      	ldr	r1, [r7, #0]
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 fcbb 	bl	800860c <USBD_CtlError>
      break;
 8007c96:	bf00      	nop
  }

  return ret;
 8007c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop

08007ca4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007cba:	2b20      	cmp	r3, #32
 8007cbc:	d003      	beq.n	8007cc6 <USBD_StdItfReq+0x22>
 8007cbe:	2b40      	cmp	r3, #64	; 0x40
 8007cc0:	d001      	beq.n	8007cc6 <USBD_StdItfReq+0x22>
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d12a      	bne.n	8007d1c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d81d      	bhi.n	8007d0e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	889b      	ldrh	r3, [r3, #4]
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d813      	bhi.n	8007d04 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	4798      	blx	r3
 8007cea:	4603      	mov	r3, r0
 8007cec:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	88db      	ldrh	r3, [r3, #6]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d110      	bne.n	8007d18 <USBD_StdItfReq+0x74>
 8007cf6:	7bfb      	ldrb	r3, [r7, #15]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d10d      	bne.n	8007d18 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fd4d 	bl	800879c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007d02:	e009      	b.n	8007d18 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8007d04:	6839      	ldr	r1, [r7, #0]
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fc80 	bl	800860c <USBD_CtlError>
          break;
 8007d0c:	e004      	b.n	8007d18 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fc7b 	bl	800860c <USBD_CtlError>
          break;
 8007d16:	e000      	b.n	8007d1a <USBD_StdItfReq+0x76>
          break;
 8007d18:	bf00      	nop
      }
      break;
 8007d1a:	e004      	b.n	8007d26 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8007d1c:	6839      	ldr	r1, [r7, #0]
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 fc74 	bl	800860c <USBD_CtlError>
      break;
 8007d24:	bf00      	nop
  }

  return USBD_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	889b      	ldrh	r3, [r3, #4]
 8007d42:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d4c:	2b20      	cmp	r3, #32
 8007d4e:	d004      	beq.n	8007d5a <USBD_StdEPReq+0x2a>
 8007d50:	2b40      	cmp	r3, #64	; 0x40
 8007d52:	d002      	beq.n	8007d5a <USBD_StdEPReq+0x2a>
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d008      	beq.n	8007d6a <USBD_StdEPReq+0x3a>
 8007d58:	e13d      	b.n	8007fd6 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	6839      	ldr	r1, [r7, #0]
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	4798      	blx	r3
      break;
 8007d68:	e13a      	b.n	8007fe0 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	d10a      	bne.n	8007d8c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	4798      	blx	r3
 8007d84:	4603      	mov	r3, r0
 8007d86:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
 8007d8a:	e12a      	b.n	8007fe2 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	785b      	ldrb	r3, [r3, #1]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d03e      	beq.n	8007e12 <USBD_StdEPReq+0xe2>
 8007d94:	2b03      	cmp	r3, #3
 8007d96:	d002      	beq.n	8007d9e <USBD_StdEPReq+0x6e>
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d070      	beq.n	8007e7e <USBD_StdEPReq+0x14e>
 8007d9c:	e115      	b.n	8007fca <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d002      	beq.n	8007dae <USBD_StdEPReq+0x7e>
 8007da8:	2b03      	cmp	r3, #3
 8007daa:	d015      	beq.n	8007dd8 <USBD_StdEPReq+0xa8>
 8007dac:	e02b      	b.n	8007e06 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007dae:	7bbb      	ldrb	r3, [r7, #14]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00c      	beq.n	8007dce <USBD_StdEPReq+0x9e>
 8007db4:	7bbb      	ldrb	r3, [r7, #14]
 8007db6:	2b80      	cmp	r3, #128	; 0x80
 8007db8:	d009      	beq.n	8007dce <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007dba:	7bbb      	ldrb	r3, [r7, #14]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f007 ff04 	bl	800fbcc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007dc4:	2180      	movs	r1, #128	; 0x80
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f007 ff00 	bl	800fbcc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007dcc:	e020      	b.n	8007e10 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8007dce:	6839      	ldr	r1, [r7, #0]
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 fc1b 	bl	800860c <USBD_CtlError>
              break;
 8007dd6:	e01b      	b.n	8007e10 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	885b      	ldrh	r3, [r3, #2]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10e      	bne.n	8007dfe <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8007de0:	7bbb      	ldrb	r3, [r7, #14]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00b      	beq.n	8007dfe <USBD_StdEPReq+0xce>
 8007de6:	7bbb      	ldrb	r3, [r7, #14]
 8007de8:	2b80      	cmp	r3, #128	; 0x80
 8007dea:	d008      	beq.n	8007dfe <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	88db      	ldrh	r3, [r3, #6]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d104      	bne.n	8007dfe <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007df4:	7bbb      	ldrb	r3, [r7, #14]
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f007 fee7 	bl	800fbcc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 fccc 	bl	800879c <USBD_CtlSendStatus>

              break;
 8007e04:	e004      	b.n	8007e10 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8007e06:	6839      	ldr	r1, [r7, #0]
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fbff 	bl	800860c <USBD_CtlError>
              break;
 8007e0e:	bf00      	nop
          }
          break;
 8007e10:	e0e0      	b.n	8007fd4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d002      	beq.n	8007e22 <USBD_StdEPReq+0xf2>
 8007e1c:	2b03      	cmp	r3, #3
 8007e1e:	d015      	beq.n	8007e4c <USBD_StdEPReq+0x11c>
 8007e20:	e026      	b.n	8007e70 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00c      	beq.n	8007e42 <USBD_StdEPReq+0x112>
 8007e28:	7bbb      	ldrb	r3, [r7, #14]
 8007e2a:	2b80      	cmp	r3, #128	; 0x80
 8007e2c:	d009      	beq.n	8007e42 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007e2e:	7bbb      	ldrb	r3, [r7, #14]
 8007e30:	4619      	mov	r1, r3
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f007 feca 	bl	800fbcc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007e38:	2180      	movs	r1, #128	; 0x80
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f007 fec6 	bl	800fbcc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e40:	e01c      	b.n	8007e7c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8007e42:	6839      	ldr	r1, [r7, #0]
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 fbe1 	bl	800860c <USBD_CtlError>
              break;
 8007e4a:	e017      	b.n	8007e7c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	885b      	ldrh	r3, [r3, #2]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d112      	bne.n	8007e7a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007e54:	7bbb      	ldrb	r3, [r7, #14]
 8007e56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d004      	beq.n	8007e68 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007e5e:	7bbb      	ldrb	r3, [r7, #14]
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f007 fed1 	bl	800fc0a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 fc97 	bl	800879c <USBD_CtlSendStatus>
              }
              break;
 8007e6e:	e004      	b.n	8007e7a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8007e70:	6839      	ldr	r1, [r7, #0]
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 fbca 	bl	800860c <USBD_CtlError>
              break;
 8007e78:	e000      	b.n	8007e7c <USBD_StdEPReq+0x14c>
              break;
 8007e7a:	bf00      	nop
          }
          break;
 8007e7c:	e0aa      	b.n	8007fd4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d002      	beq.n	8007e8e <USBD_StdEPReq+0x15e>
 8007e88:	2b03      	cmp	r3, #3
 8007e8a:	d032      	beq.n	8007ef2 <USBD_StdEPReq+0x1c2>
 8007e8c:	e097      	b.n	8007fbe <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e8e:	7bbb      	ldrb	r3, [r7, #14]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d007      	beq.n	8007ea4 <USBD_StdEPReq+0x174>
 8007e94:	7bbb      	ldrb	r3, [r7, #14]
 8007e96:	2b80      	cmp	r3, #128	; 0x80
 8007e98:	d004      	beq.n	8007ea4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8007e9a:	6839      	ldr	r1, [r7, #0]
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 fbb5 	bl	800860c <USBD_CtlError>
                break;
 8007ea2:	e091      	b.n	8007fc8 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ea4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	da0b      	bge.n	8007ec4 <USBD_StdEPReq+0x194>
 8007eac:	7bbb      	ldrb	r3, [r7, #14]
 8007eae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	3310      	adds	r3, #16
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	3304      	adds	r3, #4
 8007ec2:	e00b      	b.n	8007edc <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ec4:	7bbb      	ldrb	r3, [r7, #14]
 8007ec6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007eca:	4613      	mov	r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	4413      	add	r3, r2
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	4413      	add	r3, r2
 8007eda:	3304      	adds	r3, #4
 8007edc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	2202      	movs	r2, #2
 8007ee8:	4619      	mov	r1, r3
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fbf8 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007ef0:	e06a      	b.n	8007fc8 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007ef2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	da11      	bge.n	8007f1e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007efa:	7bbb      	ldrb	r3, [r7, #14]
 8007efc:	f003 020f 	and.w	r2, r3, #15
 8007f00:	6879      	ldr	r1, [r7, #4]
 8007f02:	4613      	mov	r3, r2
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	4413      	add	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	440b      	add	r3, r1
 8007f0c:	3318      	adds	r3, #24
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d117      	bne.n	8007f44 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8007f14:	6839      	ldr	r1, [r7, #0]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fb78 	bl	800860c <USBD_CtlError>
                  break;
 8007f1c:	e054      	b.n	8007fc8 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007f1e:	7bbb      	ldrb	r3, [r7, #14]
 8007f20:	f003 020f 	and.w	r2, r3, #15
 8007f24:	6879      	ldr	r1, [r7, #4]
 8007f26:	4613      	mov	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d104      	bne.n	8007f44 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8007f3a:	6839      	ldr	r1, [r7, #0]
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fb65 	bl	800860c <USBD_CtlError>
                  break;
 8007f42:	e041      	b.n	8007fc8 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	da0b      	bge.n	8007f64 <USBD_StdEPReq+0x234>
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	3310      	adds	r3, #16
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	4413      	add	r3, r2
 8007f60:	3304      	adds	r3, #4
 8007f62:	e00b      	b.n	8007f7c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f64:	7bbb      	ldrb	r3, [r7, #14]
 8007f66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	4413      	add	r3, r2
 8007f7a:	3304      	adds	r3, #4
 8007f7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007f7e:	7bbb      	ldrb	r3, [r7, #14]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <USBD_StdEPReq+0x25a>
 8007f84:	7bbb      	ldrb	r3, [r7, #14]
 8007f86:	2b80      	cmp	r3, #128	; 0x80
 8007f88:	d103      	bne.n	8007f92 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	e00e      	b.n	8007fb0 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007f92:	7bbb      	ldrb	r3, [r7, #14]
 8007f94:	4619      	mov	r1, r3
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f007 fe56 	bl	800fc48 <USBD_LL_IsStallEP>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
 8007fa8:	e002      	b.n	8007fb0 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	2200      	movs	r2, #0
 8007fae:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fb92 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007fbc:	e004      	b.n	8007fc8 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8007fbe:	6839      	ldr	r1, [r7, #0]
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 fb23 	bl	800860c <USBD_CtlError>
              break;
 8007fc6:	bf00      	nop
          }
          break;
 8007fc8:	e004      	b.n	8007fd4 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8007fca:	6839      	ldr	r1, [r7, #0]
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fb1d 	bl	800860c <USBD_CtlError>
          break;
 8007fd2:	bf00      	nop
      }
      break;
 8007fd4:	e004      	b.n	8007fe0 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8007fd6:	6839      	ldr	r1, [r7, #0]
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fb17 	bl	800860c <USBD_CtlError>
      break;
 8007fde:	bf00      	nop
  }

  return ret;
 8007fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3710      	adds	r7, #16
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
	...

08007fec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007ffe:	2300      	movs	r3, #0
 8008000:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	885b      	ldrh	r3, [r3, #2]
 8008006:	0a1b      	lsrs	r3, r3, #8
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	2b06      	cmp	r3, #6
 800800e:	f200 8128 	bhi.w	8008262 <USBD_GetDescriptor+0x276>
 8008012:	a201      	add	r2, pc, #4	; (adr r2, 8008018 <USBD_GetDescriptor+0x2c>)
 8008014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008018:	08008035 	.word	0x08008035
 800801c:	0800804d 	.word	0x0800804d
 8008020:	0800808d 	.word	0x0800808d
 8008024:	08008263 	.word	0x08008263
 8008028:	08008263 	.word	0x08008263
 800802c:	08008203 	.word	0x08008203
 8008030:	0800822f 	.word	0x0800822f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	7c12      	ldrb	r2, [r2, #16]
 8008040:	f107 0108 	add.w	r1, r7, #8
 8008044:	4610      	mov	r0, r2
 8008046:	4798      	blx	r3
 8008048:	60f8      	str	r0, [r7, #12]
      break;
 800804a:	e112      	b.n	8008272 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	7c1b      	ldrb	r3, [r3, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d10d      	bne.n	8008070 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800805a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800805c:	f107 0208 	add.w	r2, r7, #8
 8008060:	4610      	mov	r0, r2
 8008062:	4798      	blx	r3
 8008064:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	3301      	adds	r3, #1
 800806a:	2202      	movs	r2, #2
 800806c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800806e:	e100      	b.n	8008272 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008078:	f107 0208 	add.w	r2, r7, #8
 800807c:	4610      	mov	r0, r2
 800807e:	4798      	blx	r3
 8008080:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3301      	adds	r3, #1
 8008086:	2202      	movs	r2, #2
 8008088:	701a      	strb	r2, [r3, #0]
      break;
 800808a:	e0f2      	b.n	8008272 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	885b      	ldrh	r3, [r3, #2]
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b05      	cmp	r3, #5
 8008094:	f200 80ac 	bhi.w	80081f0 <USBD_GetDescriptor+0x204>
 8008098:	a201      	add	r2, pc, #4	; (adr r2, 80080a0 <USBD_GetDescriptor+0xb4>)
 800809a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809e:	bf00      	nop
 80080a0:	080080b9 	.word	0x080080b9
 80080a4:	080080ed 	.word	0x080080ed
 80080a8:	08008121 	.word	0x08008121
 80080ac:	08008155 	.word	0x08008155
 80080b0:	08008189 	.word	0x08008189
 80080b4:	080081bd 	.word	0x080081bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00b      	beq.n	80080dc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	7c12      	ldrb	r2, [r2, #16]
 80080d0:	f107 0108 	add.w	r1, r7, #8
 80080d4:	4610      	mov	r0, r2
 80080d6:	4798      	blx	r3
 80080d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080da:	e091      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080dc:	6839      	ldr	r1, [r7, #0]
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fa94 	bl	800860c <USBD_CtlError>
            err++;
 80080e4:	7afb      	ldrb	r3, [r7, #11]
 80080e6:	3301      	adds	r3, #1
 80080e8:	72fb      	strb	r3, [r7, #11]
          break;
 80080ea:	e089      	b.n	8008200 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00b      	beq.n	8008110 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	7c12      	ldrb	r2, [r2, #16]
 8008104:	f107 0108 	add.w	r1, r7, #8
 8008108:	4610      	mov	r0, r2
 800810a:	4798      	blx	r3
 800810c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800810e:	e077      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fa7a 	bl	800860c <USBD_CtlError>
            err++;
 8008118:	7afb      	ldrb	r3, [r7, #11]
 800811a:	3301      	adds	r3, #1
 800811c:	72fb      	strb	r3, [r7, #11]
          break;
 800811e:	e06f      	b.n	8008200 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00b      	beq.n	8008144 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	7c12      	ldrb	r2, [r2, #16]
 8008138:	f107 0108 	add.w	r1, r7, #8
 800813c:	4610      	mov	r0, r2
 800813e:	4798      	blx	r3
 8008140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008142:	e05d      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008144:	6839      	ldr	r1, [r7, #0]
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 fa60 	bl	800860c <USBD_CtlError>
            err++;
 800814c:	7afb      	ldrb	r3, [r7, #11]
 800814e:	3301      	adds	r3, #1
 8008150:	72fb      	strb	r3, [r7, #11]
          break;
 8008152:	e055      	b.n	8008200 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00b      	beq.n	8008178 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	7c12      	ldrb	r2, [r2, #16]
 800816c:	f107 0108 	add.w	r1, r7, #8
 8008170:	4610      	mov	r0, r2
 8008172:	4798      	blx	r3
 8008174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008176:	e043      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008178:	6839      	ldr	r1, [r7, #0]
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 fa46 	bl	800860c <USBD_CtlError>
            err++;
 8008180:	7afb      	ldrb	r3, [r7, #11]
 8008182:	3301      	adds	r3, #1
 8008184:	72fb      	strb	r3, [r7, #11]
          break;
 8008186:	e03b      	b.n	8008200 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00b      	beq.n	80081ac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800819a:	695b      	ldr	r3, [r3, #20]
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	7c12      	ldrb	r2, [r2, #16]
 80081a0:	f107 0108 	add.w	r1, r7, #8
 80081a4:	4610      	mov	r0, r2
 80081a6:	4798      	blx	r3
 80081a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081aa:	e029      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081ac:	6839      	ldr	r1, [r7, #0]
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fa2c 	bl	800860c <USBD_CtlError>
            err++;
 80081b4:	7afb      	ldrb	r3, [r7, #11]
 80081b6:	3301      	adds	r3, #1
 80081b8:	72fb      	strb	r3, [r7, #11]
          break;
 80081ba:	e021      	b.n	8008200 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00b      	beq.n	80081e0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80081ce:	699b      	ldr	r3, [r3, #24]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	7c12      	ldrb	r2, [r2, #16]
 80081d4:	f107 0108 	add.w	r1, r7, #8
 80081d8:	4610      	mov	r0, r2
 80081da:	4798      	blx	r3
 80081dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081de:	e00f      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081e0:	6839      	ldr	r1, [r7, #0]
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 fa12 	bl	800860c <USBD_CtlError>
            err++;
 80081e8:	7afb      	ldrb	r3, [r7, #11]
 80081ea:	3301      	adds	r3, #1
 80081ec:	72fb      	strb	r3, [r7, #11]
          break;
 80081ee:	e007      	b.n	8008200 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80081f0:	6839      	ldr	r1, [r7, #0]
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fa0a 	bl	800860c <USBD_CtlError>
          err++;
 80081f8:	7afb      	ldrb	r3, [r7, #11]
 80081fa:	3301      	adds	r3, #1
 80081fc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80081fe:	e038      	b.n	8008272 <USBD_GetDescriptor+0x286>
 8008200:	e037      	b.n	8008272 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	7c1b      	ldrb	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d109      	bne.n	800821e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008212:	f107 0208 	add.w	r2, r7, #8
 8008216:	4610      	mov	r0, r2
 8008218:	4798      	blx	r3
 800821a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800821c:	e029      	b.n	8008272 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800821e:	6839      	ldr	r1, [r7, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f9f3 	bl	800860c <USBD_CtlError>
        err++;
 8008226:	7afb      	ldrb	r3, [r7, #11]
 8008228:	3301      	adds	r3, #1
 800822a:	72fb      	strb	r3, [r7, #11]
      break;
 800822c:	e021      	b.n	8008272 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	7c1b      	ldrb	r3, [r3, #16]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10d      	bne.n	8008252 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800823c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800823e:	f107 0208 	add.w	r2, r7, #8
 8008242:	4610      	mov	r0, r2
 8008244:	4798      	blx	r3
 8008246:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	3301      	adds	r3, #1
 800824c:	2207      	movs	r2, #7
 800824e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008250:	e00f      	b.n	8008272 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 f9d9 	bl	800860c <USBD_CtlError>
        err++;
 800825a:	7afb      	ldrb	r3, [r7, #11]
 800825c:	3301      	adds	r3, #1
 800825e:	72fb      	strb	r3, [r7, #11]
      break;
 8008260:	e007      	b.n	8008272 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008262:	6839      	ldr	r1, [r7, #0]
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f9d1 	bl	800860c <USBD_CtlError>
      err++;
 800826a:	7afb      	ldrb	r3, [r7, #11]
 800826c:	3301      	adds	r3, #1
 800826e:	72fb      	strb	r3, [r7, #11]
      break;
 8008270:	bf00      	nop
  }

  if (err != 0U)
 8008272:	7afb      	ldrb	r3, [r7, #11]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d11c      	bne.n	80082b2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008278:	893b      	ldrh	r3, [r7, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d011      	beq.n	80082a2 <USBD_GetDescriptor+0x2b6>
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	88db      	ldrh	r3, [r3, #6]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00d      	beq.n	80082a2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	88da      	ldrh	r2, [r3, #6]
 800828a:	893b      	ldrh	r3, [r7, #8]
 800828c:	4293      	cmp	r3, r2
 800828e:	bf28      	it	cs
 8008290:	4613      	movcs	r3, r2
 8008292:	b29b      	uxth	r3, r3
 8008294:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008296:	893b      	ldrh	r3, [r7, #8]
 8008298:	461a      	mov	r2, r3
 800829a:	68f9      	ldr	r1, [r7, #12]
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fa1f 	bl	80086e0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	88db      	ldrh	r3, [r3, #6]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d104      	bne.n	80082b4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa76 	bl	800879c <USBD_CtlSendStatus>
 80082b0:	e000      	b.n	80082b4 <USBD_GetDescriptor+0x2c8>
    return;
 80082b2:	bf00      	nop
    }
  }
}
 80082b4:	3710      	adds	r7, #16
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop

080082bc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	889b      	ldrh	r3, [r3, #4]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d130      	bne.n	8008330 <USBD_SetAddress+0x74>
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	88db      	ldrh	r3, [r3, #6]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d12c      	bne.n	8008330 <USBD_SetAddress+0x74>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	885b      	ldrh	r3, [r3, #2]
 80082da:	2b7f      	cmp	r3, #127	; 0x7f
 80082dc:	d828      	bhi.n	8008330 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	885b      	ldrh	r3, [r3, #2]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	d104      	bne.n	80082fe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f988 	bl	800860c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082fc:	e01c      	b.n	8008338 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	7bfa      	ldrb	r2, [r7, #15]
 8008302:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008306:	7bfb      	ldrb	r3, [r7, #15]
 8008308:	4619      	mov	r1, r3
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f007 fcc1 	bl	800fc92 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fa43 	bl	800879c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008316:	7bfb      	ldrb	r3, [r7, #15]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d004      	beq.n	8008326 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2202      	movs	r2, #2
 8008320:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008324:	e008      	b.n	8008338 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800832e:	e003      	b.n	8008338 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008330:	6839      	ldr	r1, [r7, #0]
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f96a 	bl	800860c <USBD_CtlError>
  }
}
 8008338:	bf00      	nop
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b082      	sub	sp, #8
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	885b      	ldrh	r3, [r3, #2]
 800834e:	b2da      	uxtb	r2, r3
 8008350:	4b41      	ldr	r3, [pc, #260]	; (8008458 <USBD_SetConfig+0x118>)
 8008352:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008354:	4b40      	ldr	r3, [pc, #256]	; (8008458 <USBD_SetConfig+0x118>)
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	2b01      	cmp	r3, #1
 800835a:	d904      	bls.n	8008366 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f954 	bl	800860c <USBD_CtlError>
 8008364:	e075      	b.n	8008452 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800836c:	2b02      	cmp	r3, #2
 800836e:	d002      	beq.n	8008376 <USBD_SetConfig+0x36>
 8008370:	2b03      	cmp	r3, #3
 8008372:	d023      	beq.n	80083bc <USBD_SetConfig+0x7c>
 8008374:	e062      	b.n	800843c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008376:	4b38      	ldr	r3, [pc, #224]	; (8008458 <USBD_SetConfig+0x118>)
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d01a      	beq.n	80083b4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800837e:	4b36      	ldr	r3, [pc, #216]	; (8008458 <USBD_SetConfig+0x118>)
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	461a      	mov	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2203      	movs	r2, #3
 800838c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008390:	4b31      	ldr	r3, [pc, #196]	; (8008458 <USBD_SetConfig+0x118>)
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	4619      	mov	r1, r3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7ff f9f4 	bl	8007784 <USBD_SetClassConfig>
 800839c:	4603      	mov	r3, r0
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d104      	bne.n	80083ac <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80083a2:	6839      	ldr	r1, [r7, #0]
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 f931 	bl	800860c <USBD_CtlError>
            return;
 80083aa:	e052      	b.n	8008452 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 f9f5 	bl	800879c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80083b2:	e04e      	b.n	8008452 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 f9f1 	bl	800879c <USBD_CtlSendStatus>
        break;
 80083ba:	e04a      	b.n	8008452 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80083bc:	4b26      	ldr	r3, [pc, #152]	; (8008458 <USBD_SetConfig+0x118>)
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d112      	bne.n	80083ea <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80083cc:	4b22      	ldr	r3, [pc, #136]	; (8008458 <USBD_SetConfig+0x118>)
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	461a      	mov	r2, r3
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80083d6:	4b20      	ldr	r3, [pc, #128]	; (8008458 <USBD_SetConfig+0x118>)
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f7ff f9f0 	bl	80077c2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f9da 	bl	800879c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80083e8:	e033      	b.n	8008452 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80083ea:	4b1b      	ldr	r3, [pc, #108]	; (8008458 <USBD_SetConfig+0x118>)
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d01d      	beq.n	8008434 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	4619      	mov	r1, r3
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f7ff f9de 	bl	80077c2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008406:	4b14      	ldr	r3, [pc, #80]	; (8008458 <USBD_SetConfig+0x118>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008410:	4b11      	ldr	r3, [pc, #68]	; (8008458 <USBD_SetConfig+0x118>)
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	4619      	mov	r1, r3
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f7ff f9b4 	bl	8007784 <USBD_SetClassConfig>
 800841c:	4603      	mov	r3, r0
 800841e:	2b02      	cmp	r3, #2
 8008420:	d104      	bne.n	800842c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f8f1 	bl	800860c <USBD_CtlError>
            return;
 800842a:	e012      	b.n	8008452 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 f9b5 	bl	800879c <USBD_CtlSendStatus>
        break;
 8008432:	e00e      	b.n	8008452 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 f9b1 	bl	800879c <USBD_CtlSendStatus>
        break;
 800843a:	e00a      	b.n	8008452 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800843c:	6839      	ldr	r1, [r7, #0]
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f8e4 	bl	800860c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008444:	4b04      	ldr	r3, [pc, #16]	; (8008458 <USBD_SetConfig+0x118>)
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff f9b9 	bl	80077c2 <USBD_ClrClassConfig>
        break;
 8008450:	bf00      	nop
    }
  }
}
 8008452:	3708      	adds	r7, #8
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	20000538 	.word	0x20000538

0800845c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	88db      	ldrh	r3, [r3, #6]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d004      	beq.n	8008478 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800846e:	6839      	ldr	r1, [r7, #0]
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f8cb 	bl	800860c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008476:	e021      	b.n	80084bc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800847e:	2b01      	cmp	r3, #1
 8008480:	db17      	blt.n	80084b2 <USBD_GetConfig+0x56>
 8008482:	2b02      	cmp	r3, #2
 8008484:	dd02      	ble.n	800848c <USBD_GetConfig+0x30>
 8008486:	2b03      	cmp	r3, #3
 8008488:	d00b      	beq.n	80084a2 <USBD_GetConfig+0x46>
 800848a:	e012      	b.n	80084b2 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	3308      	adds	r3, #8
 8008496:	2201      	movs	r2, #1
 8008498:	4619      	mov	r1, r3
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f920 	bl	80086e0 <USBD_CtlSendData>
        break;
 80084a0:	e00c      	b.n	80084bc <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	3304      	adds	r3, #4
 80084a6:	2201      	movs	r2, #1
 80084a8:	4619      	mov	r1, r3
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f918 	bl	80086e0 <USBD_CtlSendData>
        break;
 80084b0:	e004      	b.n	80084bc <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f8a9 	bl	800860c <USBD_CtlError>
        break;
 80084ba:	bf00      	nop
}
 80084bc:	bf00      	nop
 80084be:	3708      	adds	r7, #8
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084d4:	3b01      	subs	r3, #1
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d81e      	bhi.n	8008518 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	88db      	ldrh	r3, [r3, #6]
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d004      	beq.n	80084ec <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80084e2:	6839      	ldr	r1, [r7, #0]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f891 	bl	800860c <USBD_CtlError>
        break;
 80084ea:	e01a      	b.n	8008522 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d005      	beq.n	8008508 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f043 0202 	orr.w	r2, r3, #2
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	330c      	adds	r3, #12
 800850c:	2202      	movs	r2, #2
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 f8e5 	bl	80086e0 <USBD_CtlSendData>
      break;
 8008516:	e004      	b.n	8008522 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f876 	bl	800860c <USBD_CtlError>
      break;
 8008520:	bf00      	nop
  }
}
 8008522:	bf00      	nop
 8008524:	3708      	adds	r7, #8
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}

0800852a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b082      	sub	sp, #8
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	885b      	ldrh	r3, [r3, #2]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d106      	bne.n	800854a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 f929 	bl	800879c <USBD_CtlSendStatus>
  }
}
 800854a:	bf00      	nop
 800854c:	3708      	adds	r7, #8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b082      	sub	sp, #8
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008562:	3b01      	subs	r3, #1
 8008564:	2b02      	cmp	r3, #2
 8008566:	d80b      	bhi.n	8008580 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	885b      	ldrh	r3, [r3, #2]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d10c      	bne.n	800858a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f90f 	bl	800879c <USBD_CtlSendStatus>
      }
      break;
 800857e:	e004      	b.n	800858a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008580:	6839      	ldr	r1, [r7, #0]
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 f842 	bl	800860c <USBD_CtlError>
      break;
 8008588:	e000      	b.n	800858c <USBD_ClrFeature+0x3a>
      break;
 800858a:	bf00      	nop
  }
}
 800858c:	bf00      	nop
 800858e:	3708      	adds	r7, #8
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	781a      	ldrb	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	785a      	ldrb	r2, [r3, #1]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	3302      	adds	r3, #2
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	3303      	adds	r3, #3
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	b29b      	uxth	r3, r3
 80085be:	021b      	lsls	r3, r3, #8
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	4413      	add	r3, r2
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	3304      	adds	r3, #4
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	3305      	adds	r3, #5
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	b29b      	uxth	r3, r3
 80085da:	021b      	lsls	r3, r3, #8
 80085dc:	b29b      	uxth	r3, r3
 80085de:	4413      	add	r3, r2
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	3306      	adds	r3, #6
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	b29a      	uxth	r2, r3
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	3307      	adds	r3, #7
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	021b      	lsls	r3, r3, #8
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	4413      	add	r3, r2
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	80da      	strh	r2, [r3, #6]

}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	bc80      	pop	{r7}
 800860a:	4770      	bx	lr

0800860c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008616:	2180      	movs	r1, #128	; 0x80
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f007 fad7 	bl	800fbcc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800861e:	2100      	movs	r1, #0
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f007 fad3 	bl	800fbcc <USBD_LL_StallEP>
}
 8008626:	bf00      	nop
 8008628:	3708      	adds	r7, #8
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}

0800862e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800862e:	b580      	push	{r7, lr}
 8008630:	b086      	sub	sp, #24
 8008632:	af00      	add	r7, sp, #0
 8008634:	60f8      	str	r0, [r7, #12]
 8008636:	60b9      	str	r1, [r7, #8]
 8008638:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800863a:	2300      	movs	r3, #0
 800863c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d032      	beq.n	80086aa <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f000 f834 	bl	80086b2 <USBD_GetLen>
 800864a:	4603      	mov	r3, r0
 800864c:	3301      	adds	r3, #1
 800864e:	b29b      	uxth	r3, r3
 8008650:	005b      	lsls	r3, r3, #1
 8008652:	b29a      	uxth	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008658:	7dfb      	ldrb	r3, [r7, #23]
 800865a:	1c5a      	adds	r2, r3, #1
 800865c:	75fa      	strb	r2, [r7, #23]
 800865e:	461a      	mov	r2, r3
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	4413      	add	r3, r2
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	7812      	ldrb	r2, [r2, #0]
 8008668:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800866a:	7dfb      	ldrb	r3, [r7, #23]
 800866c:	1c5a      	adds	r2, r3, #1
 800866e:	75fa      	strb	r2, [r7, #23]
 8008670:	461a      	mov	r2, r3
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	4413      	add	r3, r2
 8008676:	2203      	movs	r2, #3
 8008678:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800867a:	e012      	b.n	80086a2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	1c5a      	adds	r2, r3, #1
 8008680:	60fa      	str	r2, [r7, #12]
 8008682:	7dfa      	ldrb	r2, [r7, #23]
 8008684:	1c51      	adds	r1, r2, #1
 8008686:	75f9      	strb	r1, [r7, #23]
 8008688:	4611      	mov	r1, r2
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	440a      	add	r2, r1
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008692:	7dfb      	ldrb	r3, [r7, #23]
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	75fa      	strb	r2, [r7, #23]
 8008698:	461a      	mov	r2, r3
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	4413      	add	r3, r2
 800869e:	2200      	movs	r2, #0
 80086a0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e8      	bne.n	800867c <USBD_GetString+0x4e>
    }
  }
}
 80086aa:	bf00      	nop
 80086ac:	3718      	adds	r7, #24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086b2:	b480      	push	{r7}
 80086b4:	b085      	sub	sp, #20
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086ba:	2300      	movs	r3, #0
 80086bc:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80086be:	e005      	b.n	80086cc <USBD_GetLen+0x1a>
  {
    len++;
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
 80086c2:	3301      	adds	r3, #1
 80086c4:	73fb      	strb	r3, [r7, #15]
    buf++;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	3301      	adds	r3, #1
 80086ca:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1f5      	bne.n	80086c0 <USBD_GetLen+0xe>
  }

  return len;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	bc80      	pop	{r7}
 80086de:	4770      	bx	lr

080086e0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	4613      	mov	r3, r2
 80086ec:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2202      	movs	r2, #2
 80086f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80086f6:	88fa      	ldrh	r2, [r7, #6]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80086fc:	88fa      	ldrh	r2, [r7, #6]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008702:	88fb      	ldrh	r3, [r7, #6]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	2100      	movs	r1, #0
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f007 fae1 	bl	800fcd0 <USBD_LL_Transmit>

  return USBD_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3710      	adds	r7, #16
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	4613      	mov	r3, r2
 8008724:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008726:	88fb      	ldrh	r3, [r7, #6]
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	2100      	movs	r1, #0
 800872c:	68f8      	ldr	r0, [r7, #12]
 800872e:	f007 facf 	bl	800fcd0 <USBD_LL_Transmit>

  return USBD_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	4613      	mov	r3, r2
 8008748:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2203      	movs	r2, #3
 800874e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008752:	88fa      	ldrh	r2, [r7, #6]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800875a:	88fa      	ldrh	r2, [r7, #6]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008762:	88fb      	ldrh	r3, [r7, #6]
 8008764:	68ba      	ldr	r2, [r7, #8]
 8008766:	2100      	movs	r1, #0
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f007 fad4 	bl	800fd16 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	4613      	mov	r3, r2
 8008784:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008786:	88fb      	ldrh	r3, [r7, #6]
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	2100      	movs	r1, #0
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f007 fac2 	bl	800fd16 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2204      	movs	r2, #4
 80087a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087ac:	2300      	movs	r3, #0
 80087ae:	2200      	movs	r2, #0
 80087b0:	2100      	movs	r1, #0
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f007 fa8c 	bl	800fcd0 <USBD_LL_Transmit>

  return USBD_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3708      	adds	r7, #8
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b082      	sub	sp, #8
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2205      	movs	r2, #5
 80087ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087d2:	2300      	movs	r3, #0
 80087d4:	2200      	movs	r2, #0
 80087d6:	2100      	movs	r1, #0
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f007 fa9c 	bl	800fd16 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	4603      	mov	r3, r0
 80087f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80087f2:	2300      	movs	r3, #0
 80087f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80087f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087fa:	2b84      	cmp	r3, #132	; 0x84
 80087fc:	d005      	beq.n	800880a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80087fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	3303      	adds	r3, #3
 8008808:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800880a:	68fb      	ldr	r3, [r7, #12]
}
 800880c:	4618      	mov	r0, r3
 800880e:	3714      	adds	r7, #20
 8008810:	46bd      	mov	sp, r7
 8008812:	bc80      	pop	{r7}
 8008814:	4770      	bx	lr

08008816 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008816:	b580      	push	{r7, lr}
 8008818:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800881a:	f000 fadb 	bl	8008dd4 <vTaskStartScheduler>
  
  return osOK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	bd80      	pop	{r7, pc}

08008824 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008826:	b089      	sub	sp, #36	; 0x24
 8008828:	af04      	add	r7, sp, #16
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	695b      	ldr	r3, [r3, #20]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d020      	beq.n	8008878 <osThreadCreate+0x54>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d01c      	beq.n	8008878 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	685c      	ldr	r4, [r3, #4]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681d      	ldr	r5, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	691e      	ldr	r6, [r3, #16]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008850:	4618      	mov	r0, r3
 8008852:	f7ff ffc9 	bl	80087e8 <makeFreeRtosPriority>
 8008856:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008860:	9202      	str	r2, [sp, #8]
 8008862:	9301      	str	r3, [sp, #4]
 8008864:	9100      	str	r1, [sp, #0]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	4632      	mov	r2, r6
 800886a:	4629      	mov	r1, r5
 800886c:	4620      	mov	r0, r4
 800886e:	f000 f8e8 	bl	8008a42 <xTaskCreateStatic>
 8008872:	4603      	mov	r3, r0
 8008874:	60fb      	str	r3, [r7, #12]
 8008876:	e01c      	b.n	80088b2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	685c      	ldr	r4, [r3, #4]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008884:	b29e      	uxth	r6, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800888c:	4618      	mov	r0, r3
 800888e:	f7ff ffab 	bl	80087e8 <makeFreeRtosPriority>
 8008892:	4602      	mov	r2, r0
 8008894:	f107 030c 	add.w	r3, r7, #12
 8008898:	9301      	str	r3, [sp, #4]
 800889a:	9200      	str	r2, [sp, #0]
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	4632      	mov	r2, r6
 80088a0:	4629      	mov	r1, r5
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 f926 	bl	8008af4 <xTaskCreate>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d001      	beq.n	80088b2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	e000      	b.n	80088b4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80088b2:	68fb      	ldr	r3, [r7, #12]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3714      	adds	r7, #20
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088bc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <osDelay+0x16>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	e000      	b.n	80088d4 <osDelay+0x18>
 80088d2:	2301      	movs	r3, #1
 80088d4:	4618      	mov	r0, r3
 80088d6:	f000 fa49 	bl	8008d6c <vTaskDelay>
  
  return osOK;
 80088da:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f103 0208 	add.w	r2, r3, #8
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f04f 32ff 	mov.w	r2, #4294967295
 80088fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f103 0208 	add.w	r2, r3, #8
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f103 0208 	add.w	r2, r3, #8
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008918:	bf00      	nop
 800891a:	370c      	adds	r7, #12
 800891c:	46bd      	mov	sp, r7
 800891e:	bc80      	pop	{r7}
 8008920:	4770      	bx	lr

08008922 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008922:	b480      	push	{r7}
 8008924:	b083      	sub	sp, #12
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	bc80      	pop	{r7}
 8008938:	4770      	bx	lr

0800893a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800893a:	b480      	push	{r7}
 800893c:	b085      	sub	sp, #20
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	689a      	ldr	r2, [r3, #8]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	683a      	ldr	r2, [r7, #0]
 8008964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	1c5a      	adds	r2, r3, #1
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	601a      	str	r2, [r3, #0]
}
 8008976:	bf00      	nop
 8008978:	3714      	adds	r7, #20
 800897a:	46bd      	mov	sp, r7
 800897c:	bc80      	pop	{r7}
 800897e:	4770      	bx	lr

08008980 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008996:	d103      	bne.n	80089a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	60fb      	str	r3, [r7, #12]
 800899e:	e00c      	b.n	80089ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	3308      	adds	r3, #8
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	e002      	b.n	80089ae <vListInsert+0x2e>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	60fb      	str	r3, [r7, #12]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68ba      	ldr	r2, [r7, #8]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d2f6      	bcs.n	80089a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	1c5a      	adds	r2, r3, #1
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	601a      	str	r2, [r3, #0]
}
 80089e6:	bf00      	nop
 80089e8:	3714      	adds	r7, #20
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bc80      	pop	{r7}
 80089ee:	4770      	bx	lr

080089f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	6892      	ldr	r2, [r2, #8]
 8008a06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	6852      	ldr	r2, [r2, #4]
 8008a10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d103      	bne.n	8008a24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689a      	ldr	r2, [r3, #8]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	1e5a      	subs	r2, r3, #1
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3714      	adds	r7, #20
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bc80      	pop	{r7}
 8008a40:	4770      	bx	lr

08008a42 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b08e      	sub	sp, #56	; 0x38
 8008a46:	af04      	add	r7, sp, #16
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	607a      	str	r2, [r7, #4]
 8008a4e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d109      	bne.n	8008a6a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a5a:	f383 8811 	msr	BASEPRI, r3
 8008a5e:	f3bf 8f6f 	isb	sy
 8008a62:	f3bf 8f4f 	dsb	sy
 8008a66:	623b      	str	r3, [r7, #32]
 8008a68:	e7fe      	b.n	8008a68 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d109      	bne.n	8008a84 <xTaskCreateStatic+0x42>
 8008a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a74:	f383 8811 	msr	BASEPRI, r3
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	61fb      	str	r3, [r7, #28]
 8008a82:	e7fe      	b.n	8008a82 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a84:	2360      	movs	r3, #96	; 0x60
 8008a86:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b60      	cmp	r3, #96	; 0x60
 8008a8c:	d009      	beq.n	8008aa2 <xTaskCreateStatic+0x60>
 8008a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	61bb      	str	r3, [r7, #24]
 8008aa0:	e7fe      	b.n	8008aa0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d01e      	beq.n	8008ae6 <xTaskCreateStatic+0xa4>
 8008aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d01b      	beq.n	8008ae6 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ab6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aba:	2202      	movs	r2, #2
 8008abc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	9303      	str	r3, [sp, #12]
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac6:	9302      	str	r3, [sp, #8]
 8008ac8:	f107 0314 	add.w	r3, r7, #20
 8008acc:	9301      	str	r3, [sp, #4]
 8008ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad0:	9300      	str	r3, [sp, #0]
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	68b9      	ldr	r1, [r7, #8]
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f000 f850 	bl	8008b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ade:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ae0:	f000 f8d6 	bl	8008c90 <prvAddNewTaskToReadyList>
 8008ae4:	e001      	b.n	8008aea <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008aea:	697b      	ldr	r3, [r7, #20]
	}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3728      	adds	r7, #40	; 0x28
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b08c      	sub	sp, #48	; 0x30
 8008af8:	af04      	add	r7, sp, #16
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	603b      	str	r3, [r7, #0]
 8008b00:	4613      	mov	r3, r2
 8008b02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b04:	88fb      	ldrh	r3, [r7, #6]
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 fe7f 	bl	800980c <pvPortMalloc>
 8008b0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00e      	beq.n	8008b34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008b16:	2060      	movs	r0, #96	; 0x60
 8008b18:	f000 fe78 	bl	800980c <pvPortMalloc>
 8008b1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d003      	beq.n	8008b2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	697a      	ldr	r2, [r7, #20]
 8008b28:	631a      	str	r2, [r3, #48]	; 0x30
 8008b2a:	e005      	b.n	8008b38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b2c:	6978      	ldr	r0, [r7, #20]
 8008b2e:	f000 ff2f 	bl	8009990 <vPortFree>
 8008b32:	e001      	b.n	8008b38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b34:	2300      	movs	r3, #0
 8008b36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d017      	beq.n	8008b6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b46:	88fa      	ldrh	r2, [r7, #6]
 8008b48:	2300      	movs	r3, #0
 8008b4a:	9303      	str	r3, [sp, #12]
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	9302      	str	r3, [sp, #8]
 8008b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b52:	9301      	str	r3, [sp, #4]
 8008b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	68b9      	ldr	r1, [r7, #8]
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f000 f80e 	bl	8008b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b62:	69f8      	ldr	r0, [r7, #28]
 8008b64:	f000 f894 	bl	8008c90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	61bb      	str	r3, [r7, #24]
 8008b6c:	e002      	b.n	8008b74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b74:	69bb      	ldr	r3, [r7, #24]
	}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3720      	adds	r7, #32
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b088      	sub	sp, #32
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
 8008b8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b8e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	461a      	mov	r2, r3
 8008b96:	21a5      	movs	r1, #165	; 0xa5
 8008b98:	f007 f956 	bl	800fe48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4413      	add	r3, r2
 8008bac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	f023 0307 	bic.w	r3, r3, #7
 8008bb4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	f003 0307 	and.w	r3, r3, #7
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d009      	beq.n	8008bd4 <prvInitialiseNewTask+0x56>
 8008bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	617b      	str	r3, [r7, #20]
 8008bd2:	e7fe      	b.n	8008bd2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	61fb      	str	r3, [r7, #28]
 8008bd8:	e012      	b.n	8008c00 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	4413      	add	r3, r2
 8008be0:	7819      	ldrb	r1, [r3, #0]
 8008be2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	3334      	adds	r3, #52	; 0x34
 8008bea:	460a      	mov	r2, r1
 8008bec:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d006      	beq.n	8008c08 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	61fb      	str	r3, [r7, #28]
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	2b0f      	cmp	r3, #15
 8008c04:	d9e9      	bls.n	8008bda <prvInitialiseNewTask+0x5c>
 8008c06:	e000      	b.n	8008c0a <prvInitialiseNewTask+0x8c>
		{
			break;
 8008c08:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c14:	2b06      	cmp	r3, #6
 8008c16:	d901      	bls.n	8008c1c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c18:	2306      	movs	r3, #6
 8008c1a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c20:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c26:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c30:	3304      	adds	r3, #4
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7ff fe75 	bl	8008922 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c3a:	3318      	adds	r3, #24
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7ff fe70 	bl	8008922 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c4a:	f1c3 0207 	rsb	r2, r3, #7
 8008c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c56:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c60:	2200      	movs	r2, #0
 8008c62:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c6c:	683a      	ldr	r2, [r7, #0]
 8008c6e:	68f9      	ldr	r1, [r7, #12]
 8008c70:	69b8      	ldr	r0, [r7, #24]
 8008c72:	f000 fc27 	bl	80094c4 <pxPortInitialiseStack>
 8008c76:	4602      	mov	r2, r0
 8008c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d002      	beq.n	8008c88 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c88:	bf00      	nop
 8008c8a:	3720      	adds	r7, #32
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c98:	f000 fcfe 	bl	8009698 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c9c:	4b2c      	ldr	r3, [pc, #176]	; (8008d50 <prvAddNewTaskToReadyList+0xc0>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	4a2b      	ldr	r2, [pc, #172]	; (8008d50 <prvAddNewTaskToReadyList+0xc0>)
 8008ca4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008ca6:	4b2b      	ldr	r3, [pc, #172]	; (8008d54 <prvAddNewTaskToReadyList+0xc4>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d109      	bne.n	8008cc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cae:	4a29      	ldr	r2, [pc, #164]	; (8008d54 <prvAddNewTaskToReadyList+0xc4>)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008cb4:	4b26      	ldr	r3, [pc, #152]	; (8008d50 <prvAddNewTaskToReadyList+0xc0>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d110      	bne.n	8008cde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008cbc:	f000 fade 	bl	800927c <prvInitialiseTaskLists>
 8008cc0:	e00d      	b.n	8008cde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008cc2:	4b25      	ldr	r3, [pc, #148]	; (8008d58 <prvAddNewTaskToReadyList+0xc8>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d109      	bne.n	8008cde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008cca:	4b22      	ldr	r3, [pc, #136]	; (8008d54 <prvAddNewTaskToReadyList+0xc4>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d802      	bhi.n	8008cde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cd8:	4a1e      	ldr	r2, [pc, #120]	; (8008d54 <prvAddNewTaskToReadyList+0xc4>)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cde:	4b1f      	ldr	r3, [pc, #124]	; (8008d5c <prvAddNewTaskToReadyList+0xcc>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	4a1d      	ldr	r2, [pc, #116]	; (8008d5c <prvAddNewTaskToReadyList+0xcc>)
 8008ce6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008ce8:	4b1c      	ldr	r3, [pc, #112]	; (8008d5c <prvAddNewTaskToReadyList+0xcc>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	409a      	lsls	r2, r3
 8008cf8:	4b19      	ldr	r3, [pc, #100]	; (8008d60 <prvAddNewTaskToReadyList+0xd0>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	4a18      	ldr	r2, [pc, #96]	; (8008d60 <prvAddNewTaskToReadyList+0xd0>)
 8008d00:	6013      	str	r3, [r2, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d06:	4613      	mov	r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	4413      	add	r3, r2
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	4a15      	ldr	r2, [pc, #84]	; (8008d64 <prvAddNewTaskToReadyList+0xd4>)
 8008d10:	441a      	add	r2, r3
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	3304      	adds	r3, #4
 8008d16:	4619      	mov	r1, r3
 8008d18:	4610      	mov	r0, r2
 8008d1a:	f7ff fe0e 	bl	800893a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d1e:	f000 fce9 	bl	80096f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d22:	4b0d      	ldr	r3, [pc, #52]	; (8008d58 <prvAddNewTaskToReadyList+0xc8>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00e      	beq.n	8008d48 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d2a:	4b0a      	ldr	r3, [pc, #40]	; (8008d54 <prvAddNewTaskToReadyList+0xc4>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d207      	bcs.n	8008d48 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d38:	4b0b      	ldr	r3, [pc, #44]	; (8008d68 <prvAddNewTaskToReadyList+0xd8>)
 8008d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d3e:	601a      	str	r2, [r3, #0]
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d48:	bf00      	nop
 8008d4a:	3708      	adds	r7, #8
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	2000063c 	.word	0x2000063c
 8008d54:	2000053c 	.word	0x2000053c
 8008d58:	20000648 	.word	0x20000648
 8008d5c:	20000658 	.word	0x20000658
 8008d60:	20000644 	.word	0x20000644
 8008d64:	20000540 	.word	0x20000540
 8008d68:	e000ed04 	.word	0xe000ed04

08008d6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d74:	2300      	movs	r3, #0
 8008d76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d016      	beq.n	8008dac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d7e:	4b13      	ldr	r3, [pc, #76]	; (8008dcc <vTaskDelay+0x60>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d009      	beq.n	8008d9a <vTaskDelay+0x2e>
 8008d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	60bb      	str	r3, [r7, #8]
 8008d98:	e7fe      	b.n	8008d98 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008d9a:	f000 f87b 	bl	8008e94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d9e:	2100      	movs	r1, #0
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fb29 	bl	80093f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008da6:	f000 f883 	bl	8008eb0 <xTaskResumeAll>
 8008daa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d107      	bne.n	8008dc2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008db2:	4b07      	ldr	r3, [pc, #28]	; (8008dd0 <vTaskDelay+0x64>)
 8008db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008dc2:	bf00      	nop
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	20000664 	.word	0x20000664
 8008dd0:	e000ed04 	.word	0xe000ed04

08008dd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b08a      	sub	sp, #40	; 0x28
 8008dd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dde:	2300      	movs	r3, #0
 8008de0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008de2:	463a      	mov	r2, r7
 8008de4:	1d39      	adds	r1, r7, #4
 8008de6:	f107 0308 	add.w	r3, r7, #8
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7f7 ffa6 	bl	8000d3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	9202      	str	r2, [sp, #8]
 8008df8:	9301      	str	r3, [sp, #4]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	2300      	movs	r3, #0
 8008e00:	460a      	mov	r2, r1
 8008e02:	491e      	ldr	r1, [pc, #120]	; (8008e7c <vTaskStartScheduler+0xa8>)
 8008e04:	481e      	ldr	r0, [pc, #120]	; (8008e80 <vTaskStartScheduler+0xac>)
 8008e06:	f7ff fe1c 	bl	8008a42 <xTaskCreateStatic>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	4b1d      	ldr	r3, [pc, #116]	; (8008e84 <vTaskStartScheduler+0xb0>)
 8008e0e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e10:	4b1c      	ldr	r3, [pc, #112]	; (8008e84 <vTaskStartScheduler+0xb0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	617b      	str	r3, [r7, #20]
 8008e1c:	e001      	b.n	8008e22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d117      	bne.n	8008e58 <vTaskStartScheduler+0x84>
 8008e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e2c:	f383 8811 	msr	BASEPRI, r3
 8008e30:	f3bf 8f6f 	isb	sy
 8008e34:	f3bf 8f4f 	dsb	sy
 8008e38:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e3a:	4b13      	ldr	r3, [pc, #76]	; (8008e88 <vTaskStartScheduler+0xb4>)
 8008e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e42:	4b12      	ldr	r3, [pc, #72]	; (8008e8c <vTaskStartScheduler+0xb8>)
 8008e44:	2201      	movs	r2, #1
 8008e46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008e48:	4b11      	ldr	r3, [pc, #68]	; (8008e90 <vTaskStartScheduler+0xbc>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8008e4e:	f7f7 ff5f 	bl	8000d10 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e52:	f000 fbb1 	bl	80095b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e56:	e00d      	b.n	8008e74 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e5e:	d109      	bne.n	8008e74 <vTaskStartScheduler+0xa0>
 8008e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	e7fe      	b.n	8008e72 <vTaskStartScheduler+0x9e>
}
 8008e74:	bf00      	nop
 8008e76:	3718      	adds	r7, #24
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	08012ea8 	.word	0x08012ea8
 8008e80:	0800924d 	.word	0x0800924d
 8008e84:	20000660 	.word	0x20000660
 8008e88:	2000065c 	.word	0x2000065c
 8008e8c:	20000648 	.word	0x20000648
 8008e90:	20000640 	.word	0x20000640

08008e94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e94:	b480      	push	{r7}
 8008e96:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008e98:	4b04      	ldr	r3, [pc, #16]	; (8008eac <vTaskSuspendAll+0x18>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	4a03      	ldr	r2, [pc, #12]	; (8008eac <vTaskSuspendAll+0x18>)
 8008ea0:	6013      	str	r3, [r2, #0]
}
 8008ea2:	bf00      	nop
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bc80      	pop	{r7}
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	20000664 	.word	0x20000664

08008eb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ebe:	4b41      	ldr	r3, [pc, #260]	; (8008fc4 <xTaskResumeAll+0x114>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d109      	bne.n	8008eda <xTaskResumeAll+0x2a>
 8008ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eca:	f383 8811 	msr	BASEPRI, r3
 8008ece:	f3bf 8f6f 	isb	sy
 8008ed2:	f3bf 8f4f 	dsb	sy
 8008ed6:	603b      	str	r3, [r7, #0]
 8008ed8:	e7fe      	b.n	8008ed8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008eda:	f000 fbdd 	bl	8009698 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ede:	4b39      	ldr	r3, [pc, #228]	; (8008fc4 <xTaskResumeAll+0x114>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	4a37      	ldr	r2, [pc, #220]	; (8008fc4 <xTaskResumeAll+0x114>)
 8008ee6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ee8:	4b36      	ldr	r3, [pc, #216]	; (8008fc4 <xTaskResumeAll+0x114>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d161      	bne.n	8008fb4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ef0:	4b35      	ldr	r3, [pc, #212]	; (8008fc8 <xTaskResumeAll+0x118>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d05d      	beq.n	8008fb4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ef8:	e02e      	b.n	8008f58 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008efa:	4b34      	ldr	r3, [pc, #208]	; (8008fcc <xTaskResumeAll+0x11c>)
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3318      	adds	r3, #24
 8008f06:	4618      	mov	r0, r3
 8008f08:	f7ff fd72 	bl	80089f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	3304      	adds	r3, #4
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7ff fd6d 	bl	80089f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	409a      	lsls	r2, r3
 8008f1e:	4b2c      	ldr	r3, [pc, #176]	; (8008fd0 <xTaskResumeAll+0x120>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	4a2a      	ldr	r2, [pc, #168]	; (8008fd0 <xTaskResumeAll+0x120>)
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	4413      	add	r3, r2
 8008f32:	009b      	lsls	r3, r3, #2
 8008f34:	4a27      	ldr	r2, [pc, #156]	; (8008fd4 <xTaskResumeAll+0x124>)
 8008f36:	441a      	add	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	3304      	adds	r3, #4
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	4610      	mov	r0, r2
 8008f40:	f7ff fcfb 	bl	800893a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f48:	4b23      	ldr	r3, [pc, #140]	; (8008fd8 <xTaskResumeAll+0x128>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d302      	bcc.n	8008f58 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8008f52:	4b22      	ldr	r3, [pc, #136]	; (8008fdc <xTaskResumeAll+0x12c>)
 8008f54:	2201      	movs	r2, #1
 8008f56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f58:	4b1c      	ldr	r3, [pc, #112]	; (8008fcc <xTaskResumeAll+0x11c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1cc      	bne.n	8008efa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f66:	f000 fa23 	bl	80093b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f6a:	4b1d      	ldr	r3, [pc, #116]	; (8008fe0 <xTaskResumeAll+0x130>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d010      	beq.n	8008f98 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f76:	f000 f837 	bl	8008fe8 <xTaskIncrementTick>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d002      	beq.n	8008f86 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008f80:	4b16      	ldr	r3, [pc, #88]	; (8008fdc <xTaskResumeAll+0x12c>)
 8008f82:	2201      	movs	r2, #1
 8008f84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d1f1      	bne.n	8008f76 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8008f92:	4b13      	ldr	r3, [pc, #76]	; (8008fe0 <xTaskResumeAll+0x130>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f98:	4b10      	ldr	r3, [pc, #64]	; (8008fdc <xTaskResumeAll+0x12c>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d009      	beq.n	8008fb4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fa4:	4b0f      	ldr	r3, [pc, #60]	; (8008fe4 <xTaskResumeAll+0x134>)
 8008fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008faa:	601a      	str	r2, [r3, #0]
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fb4:	f000 fb9e 	bl	80096f4 <vPortExitCritical>

	return xAlreadyYielded;
 8008fb8:	68bb      	ldr	r3, [r7, #8]
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	20000664 	.word	0x20000664
 8008fc8:	2000063c 	.word	0x2000063c
 8008fcc:	200005fc 	.word	0x200005fc
 8008fd0:	20000644 	.word	0x20000644
 8008fd4:	20000540 	.word	0x20000540
 8008fd8:	2000053c 	.word	0x2000053c
 8008fdc:	20000650 	.word	0x20000650
 8008fe0:	2000064c 	.word	0x2000064c
 8008fe4:	e000ed04 	.word	0xe000ed04

08008fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ff2:	4b50      	ldr	r3, [pc, #320]	; (8009134 <xTaskIncrementTick+0x14c>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f040 808c 	bne.w	8009114 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ffc:	4b4e      	ldr	r3, [pc, #312]	; (8009138 <xTaskIncrementTick+0x150>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	3301      	adds	r3, #1
 8009002:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009004:	4a4c      	ldr	r2, [pc, #304]	; (8009138 <xTaskIncrementTick+0x150>)
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d11f      	bne.n	8009050 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8009010:	4b4a      	ldr	r3, [pc, #296]	; (800913c <xTaskIncrementTick+0x154>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d009      	beq.n	800902e <xTaskIncrementTick+0x46>
 800901a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901e:	f383 8811 	msr	BASEPRI, r3
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	f3bf 8f4f 	dsb	sy
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	e7fe      	b.n	800902c <xTaskIncrementTick+0x44>
 800902e:	4b43      	ldr	r3, [pc, #268]	; (800913c <xTaskIncrementTick+0x154>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	60fb      	str	r3, [r7, #12]
 8009034:	4b42      	ldr	r3, [pc, #264]	; (8009140 <xTaskIncrementTick+0x158>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a40      	ldr	r2, [pc, #256]	; (800913c <xTaskIncrementTick+0x154>)
 800903a:	6013      	str	r3, [r2, #0]
 800903c:	4a40      	ldr	r2, [pc, #256]	; (8009140 <xTaskIncrementTick+0x158>)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6013      	str	r3, [r2, #0]
 8009042:	4b40      	ldr	r3, [pc, #256]	; (8009144 <xTaskIncrementTick+0x15c>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	3301      	adds	r3, #1
 8009048:	4a3e      	ldr	r2, [pc, #248]	; (8009144 <xTaskIncrementTick+0x15c>)
 800904a:	6013      	str	r3, [r2, #0]
 800904c:	f000 f9b0 	bl	80093b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009050:	4b3d      	ldr	r3, [pc, #244]	; (8009148 <xTaskIncrementTick+0x160>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	429a      	cmp	r2, r3
 8009058:	d34d      	bcc.n	80090f6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800905a:	4b38      	ldr	r3, [pc, #224]	; (800913c <xTaskIncrementTick+0x154>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d101      	bne.n	8009068 <xTaskIncrementTick+0x80>
 8009064:	2301      	movs	r3, #1
 8009066:	e000      	b.n	800906a <xTaskIncrementTick+0x82>
 8009068:	2300      	movs	r3, #0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d004      	beq.n	8009078 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800906e:	4b36      	ldr	r3, [pc, #216]	; (8009148 <xTaskIncrementTick+0x160>)
 8009070:	f04f 32ff 	mov.w	r2, #4294967295
 8009074:	601a      	str	r2, [r3, #0]
					break;
 8009076:	e03e      	b.n	80090f6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009078:	4b30      	ldr	r3, [pc, #192]	; (800913c <xTaskIncrementTick+0x154>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009088:	693a      	ldr	r2, [r7, #16]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	429a      	cmp	r2, r3
 800908e:	d203      	bcs.n	8009098 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009090:	4a2d      	ldr	r2, [pc, #180]	; (8009148 <xTaskIncrementTick+0x160>)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6013      	str	r3, [r2, #0]
						break;
 8009096:	e02e      	b.n	80090f6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	3304      	adds	r3, #4
 800909c:	4618      	mov	r0, r3
 800909e:	f7ff fca7 	bl	80089f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d004      	beq.n	80090b4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	3318      	adds	r3, #24
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7ff fc9e 	bl	80089f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b8:	2201      	movs	r2, #1
 80090ba:	409a      	lsls	r2, r3
 80090bc:	4b23      	ldr	r3, [pc, #140]	; (800914c <xTaskIncrementTick+0x164>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4313      	orrs	r3, r2
 80090c2:	4a22      	ldr	r2, [pc, #136]	; (800914c <xTaskIncrementTick+0x164>)
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090ca:	4613      	mov	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4a1f      	ldr	r2, [pc, #124]	; (8009150 <xTaskIncrementTick+0x168>)
 80090d4:	441a      	add	r2, r3
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	3304      	adds	r3, #4
 80090da:	4619      	mov	r1, r3
 80090dc:	4610      	mov	r0, r2
 80090de:	f7ff fc2c 	bl	800893a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090e6:	4b1b      	ldr	r3, [pc, #108]	; (8009154 <xTaskIncrementTick+0x16c>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d3b4      	bcc.n	800905a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80090f0:	2301      	movs	r3, #1
 80090f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090f4:	e7b1      	b.n	800905a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80090f6:	4b17      	ldr	r3, [pc, #92]	; (8009154 <xTaskIncrementTick+0x16c>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090fc:	4914      	ldr	r1, [pc, #80]	; (8009150 <xTaskIncrementTick+0x168>)
 80090fe:	4613      	mov	r3, r2
 8009100:	009b      	lsls	r3, r3, #2
 8009102:	4413      	add	r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	440b      	add	r3, r1
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d907      	bls.n	800911e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800910e:	2301      	movs	r3, #1
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	e004      	b.n	800911e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009114:	4b10      	ldr	r3, [pc, #64]	; (8009158 <xTaskIncrementTick+0x170>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	3301      	adds	r3, #1
 800911a:	4a0f      	ldr	r2, [pc, #60]	; (8009158 <xTaskIncrementTick+0x170>)
 800911c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800911e:	4b0f      	ldr	r3, [pc, #60]	; (800915c <xTaskIncrementTick+0x174>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d001      	beq.n	800912a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8009126:	2301      	movs	r3, #1
 8009128:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800912a:	697b      	ldr	r3, [r7, #20]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3718      	adds	r7, #24
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}
 8009134:	20000664 	.word	0x20000664
 8009138:	20000640 	.word	0x20000640
 800913c:	200005f4 	.word	0x200005f4
 8009140:	200005f8 	.word	0x200005f8
 8009144:	20000654 	.word	0x20000654
 8009148:	2000065c 	.word	0x2000065c
 800914c:	20000644 	.word	0x20000644
 8009150:	20000540 	.word	0x20000540
 8009154:	2000053c 	.word	0x2000053c
 8009158:	2000064c 	.word	0x2000064c
 800915c:	20000650 	.word	0x20000650

08009160 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b086      	sub	sp, #24
 8009164:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009166:	4b32      	ldr	r3, [pc, #200]	; (8009230 <vTaskSwitchContext+0xd0>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d003      	beq.n	8009176 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800916e:	4b31      	ldr	r3, [pc, #196]	; (8009234 <vTaskSwitchContext+0xd4>)
 8009170:	2201      	movs	r2, #1
 8009172:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009174:	e057      	b.n	8009226 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8009176:	4b2f      	ldr	r3, [pc, #188]	; (8009234 <vTaskSwitchContext+0xd4>)
 8009178:	2200      	movs	r2, #0
 800917a:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800917c:	f7f7 fdd4 	bl	8000d28 <getRunTimeCounterValue>
 8009180:	4602      	mov	r2, r0
 8009182:	4b2d      	ldr	r3, [pc, #180]	; (8009238 <vTaskSwitchContext+0xd8>)
 8009184:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009186:	4b2c      	ldr	r3, [pc, #176]	; (8009238 <vTaskSwitchContext+0xd8>)
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	4b2c      	ldr	r3, [pc, #176]	; (800923c <vTaskSwitchContext+0xdc>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	429a      	cmp	r2, r3
 8009190:	d909      	bls.n	80091a6 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009192:	4b2b      	ldr	r3, [pc, #172]	; (8009240 <vTaskSwitchContext+0xe0>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009198:	4a27      	ldr	r2, [pc, #156]	; (8009238 <vTaskSwitchContext+0xd8>)
 800919a:	6810      	ldr	r0, [r2, #0]
 800919c:	4a27      	ldr	r2, [pc, #156]	; (800923c <vTaskSwitchContext+0xdc>)
 800919e:	6812      	ldr	r2, [r2, #0]
 80091a0:	1a82      	subs	r2, r0, r2
 80091a2:	440a      	add	r2, r1
 80091a4:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 80091a6:	4b24      	ldr	r3, [pc, #144]	; (8009238 <vTaskSwitchContext+0xd8>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a24      	ldr	r2, [pc, #144]	; (800923c <vTaskSwitchContext+0xdc>)
 80091ac:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80091ae:	4b25      	ldr	r3, [pc, #148]	; (8009244 <vTaskSwitchContext+0xe4>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	fab3 f383 	clz	r3, r3
 80091ba:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80091bc:	7afb      	ldrb	r3, [r7, #11]
 80091be:	f1c3 031f 	rsb	r3, r3, #31
 80091c2:	617b      	str	r3, [r7, #20]
 80091c4:	4920      	ldr	r1, [pc, #128]	; (8009248 <vTaskSwitchContext+0xe8>)
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4613      	mov	r3, r2
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	4413      	add	r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	440b      	add	r3, r1
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d109      	bne.n	80091ec <vTaskSwitchContext+0x8c>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	607b      	str	r3, [r7, #4]
 80091ea:	e7fe      	b.n	80091ea <vTaskSwitchContext+0x8a>
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	4613      	mov	r3, r2
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	4413      	add	r3, r2
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	4a14      	ldr	r2, [pc, #80]	; (8009248 <vTaskSwitchContext+0xe8>)
 80091f8:	4413      	add	r3, r2
 80091fa:	613b      	str	r3, [r7, #16]
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	685a      	ldr	r2, [r3, #4]
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	605a      	str	r2, [r3, #4]
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	3308      	adds	r3, #8
 800920e:	429a      	cmp	r2, r3
 8009210:	d104      	bne.n	800921c <vTaskSwitchContext+0xbc>
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	605a      	str	r2, [r3, #4]
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	4a07      	ldr	r2, [pc, #28]	; (8009240 <vTaskSwitchContext+0xe0>)
 8009224:	6013      	str	r3, [r2, #0]
}
 8009226:	bf00      	nop
 8009228:	3718      	adds	r7, #24
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}
 800922e:	bf00      	nop
 8009230:	20000664 	.word	0x20000664
 8009234:	20000650 	.word	0x20000650
 8009238:	2000066c 	.word	0x2000066c
 800923c:	20000668 	.word	0x20000668
 8009240:	2000053c 	.word	0x2000053c
 8009244:	20000644 	.word	0x20000644
 8009248:	20000540 	.word	0x20000540

0800924c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009254:	f000 f852 	bl	80092fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009258:	4b06      	ldr	r3, [pc, #24]	; (8009274 <prvIdleTask+0x28>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d9f9      	bls.n	8009254 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009260:	4b05      	ldr	r3, [pc, #20]	; (8009278 <prvIdleTask+0x2c>)
 8009262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009266:	601a      	str	r2, [r3, #0]
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009270:	e7f0      	b.n	8009254 <prvIdleTask+0x8>
 8009272:	bf00      	nop
 8009274:	20000540 	.word	0x20000540
 8009278:	e000ed04 	.word	0xe000ed04

0800927c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009282:	2300      	movs	r3, #0
 8009284:	607b      	str	r3, [r7, #4]
 8009286:	e00c      	b.n	80092a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009288:	687a      	ldr	r2, [r7, #4]
 800928a:	4613      	mov	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4413      	add	r3, r2
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	4a12      	ldr	r2, [pc, #72]	; (80092dc <prvInitialiseTaskLists+0x60>)
 8009294:	4413      	add	r3, r2
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff fb24 	bl	80088e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	3301      	adds	r3, #1
 80092a0:	607b      	str	r3, [r7, #4]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2b06      	cmp	r3, #6
 80092a6:	d9ef      	bls.n	8009288 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092a8:	480d      	ldr	r0, [pc, #52]	; (80092e0 <prvInitialiseTaskLists+0x64>)
 80092aa:	f7ff fb1b 	bl	80088e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092ae:	480d      	ldr	r0, [pc, #52]	; (80092e4 <prvInitialiseTaskLists+0x68>)
 80092b0:	f7ff fb18 	bl	80088e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80092b4:	480c      	ldr	r0, [pc, #48]	; (80092e8 <prvInitialiseTaskLists+0x6c>)
 80092b6:	f7ff fb15 	bl	80088e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80092ba:	480c      	ldr	r0, [pc, #48]	; (80092ec <prvInitialiseTaskLists+0x70>)
 80092bc:	f7ff fb12 	bl	80088e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80092c0:	480b      	ldr	r0, [pc, #44]	; (80092f0 <prvInitialiseTaskLists+0x74>)
 80092c2:	f7ff fb0f 	bl	80088e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80092c6:	4b0b      	ldr	r3, [pc, #44]	; (80092f4 <prvInitialiseTaskLists+0x78>)
 80092c8:	4a05      	ldr	r2, [pc, #20]	; (80092e0 <prvInitialiseTaskLists+0x64>)
 80092ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092cc:	4b0a      	ldr	r3, [pc, #40]	; (80092f8 <prvInitialiseTaskLists+0x7c>)
 80092ce:	4a05      	ldr	r2, [pc, #20]	; (80092e4 <prvInitialiseTaskLists+0x68>)
 80092d0:	601a      	str	r2, [r3, #0]
}
 80092d2:	bf00      	nop
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	20000540 	.word	0x20000540
 80092e0:	200005cc 	.word	0x200005cc
 80092e4:	200005e0 	.word	0x200005e0
 80092e8:	200005fc 	.word	0x200005fc
 80092ec:	20000610 	.word	0x20000610
 80092f0:	20000628 	.word	0x20000628
 80092f4:	200005f4 	.word	0x200005f4
 80092f8:	200005f8 	.word	0x200005f8

080092fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009302:	e019      	b.n	8009338 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009304:	f000 f9c8 	bl	8009698 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009308:	4b0f      	ldr	r3, [pc, #60]	; (8009348 <prvCheckTasksWaitingTermination+0x4c>)
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	3304      	adds	r3, #4
 8009314:	4618      	mov	r0, r3
 8009316:	f7ff fb6b 	bl	80089f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800931a:	4b0c      	ldr	r3, [pc, #48]	; (800934c <prvCheckTasksWaitingTermination+0x50>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	3b01      	subs	r3, #1
 8009320:	4a0a      	ldr	r2, [pc, #40]	; (800934c <prvCheckTasksWaitingTermination+0x50>)
 8009322:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009324:	4b0a      	ldr	r3, [pc, #40]	; (8009350 <prvCheckTasksWaitingTermination+0x54>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	3b01      	subs	r3, #1
 800932a:	4a09      	ldr	r2, [pc, #36]	; (8009350 <prvCheckTasksWaitingTermination+0x54>)
 800932c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800932e:	f000 f9e1 	bl	80096f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f80e 	bl	8009354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009338:	4b05      	ldr	r3, [pc, #20]	; (8009350 <prvCheckTasksWaitingTermination+0x54>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1e1      	bne.n	8009304 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	20000610 	.word	0x20000610
 800934c:	2000063c 	.word	0x2000063c
 8009350:	20000624 	.word	0x20000624

08009354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009362:	2b00      	cmp	r3, #0
 8009364:	d108      	bne.n	8009378 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800936a:	4618      	mov	r0, r3
 800936c:	f000 fb10 	bl	8009990 <vPortFree>
				vPortFree( pxTCB );
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fb0d 	bl	8009990 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009376:	e017      	b.n	80093a8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800937e:	2b01      	cmp	r3, #1
 8009380:	d103      	bne.n	800938a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fb04 	bl	8009990 <vPortFree>
	}
 8009388:	e00e      	b.n	80093a8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009390:	2b02      	cmp	r3, #2
 8009392:	d009      	beq.n	80093a8 <prvDeleteTCB+0x54>
 8009394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009398:	f383 8811 	msr	BASEPRI, r3
 800939c:	f3bf 8f6f 	isb	sy
 80093a0:	f3bf 8f4f 	dsb	sy
 80093a4:	60fb      	str	r3, [r7, #12]
 80093a6:	e7fe      	b.n	80093a6 <prvDeleteTCB+0x52>
	}
 80093a8:	bf00      	nop
 80093aa:	3710      	adds	r7, #16
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093b6:	4b0e      	ldr	r3, [pc, #56]	; (80093f0 <prvResetNextTaskUnblockTime+0x40>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d101      	bne.n	80093c4 <prvResetNextTaskUnblockTime+0x14>
 80093c0:	2301      	movs	r3, #1
 80093c2:	e000      	b.n	80093c6 <prvResetNextTaskUnblockTime+0x16>
 80093c4:	2300      	movs	r3, #0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d004      	beq.n	80093d4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093ca:	4b0a      	ldr	r3, [pc, #40]	; (80093f4 <prvResetNextTaskUnblockTime+0x44>)
 80093cc:	f04f 32ff 	mov.w	r2, #4294967295
 80093d0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093d2:	e008      	b.n	80093e6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80093d4:	4b06      	ldr	r3, [pc, #24]	; (80093f0 <prvResetNextTaskUnblockTime+0x40>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68db      	ldr	r3, [r3, #12]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	4a04      	ldr	r2, [pc, #16]	; (80093f4 <prvResetNextTaskUnblockTime+0x44>)
 80093e4:	6013      	str	r3, [r2, #0]
}
 80093e6:	bf00      	nop
 80093e8:	370c      	adds	r7, #12
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bc80      	pop	{r7}
 80093ee:	4770      	bx	lr
 80093f0:	200005f4 	.word	0x200005f4
 80093f4:	2000065c 	.word	0x2000065c

080093f8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009402:	4b29      	ldr	r3, [pc, #164]	; (80094a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009408:	4b28      	ldr	r3, [pc, #160]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	3304      	adds	r3, #4
 800940e:	4618      	mov	r0, r3
 8009410:	f7ff faee 	bl	80089f0 <uxListRemove>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d10b      	bne.n	8009432 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800941a:	4b24      	ldr	r3, [pc, #144]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009420:	2201      	movs	r2, #1
 8009422:	fa02 f303 	lsl.w	r3, r2, r3
 8009426:	43da      	mvns	r2, r3
 8009428:	4b21      	ldr	r3, [pc, #132]	; (80094b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4013      	ands	r3, r2
 800942e:	4a20      	ldr	r2, [pc, #128]	; (80094b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009430:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009438:	d10a      	bne.n	8009450 <prvAddCurrentTaskToDelayedList+0x58>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d007      	beq.n	8009450 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009440:	4b1a      	ldr	r3, [pc, #104]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	3304      	adds	r3, #4
 8009446:	4619      	mov	r1, r3
 8009448:	481a      	ldr	r0, [pc, #104]	; (80094b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800944a:	f7ff fa76 	bl	800893a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800944e:	e026      	b.n	800949e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4413      	add	r3, r2
 8009456:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009458:	4b14      	ldr	r3, [pc, #80]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68ba      	ldr	r2, [r7, #8]
 800945e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009460:	68ba      	ldr	r2, [r7, #8]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	429a      	cmp	r2, r3
 8009466:	d209      	bcs.n	800947c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009468:	4b13      	ldr	r3, [pc, #76]	; (80094b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	4b0f      	ldr	r3, [pc, #60]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3304      	adds	r3, #4
 8009472:	4619      	mov	r1, r3
 8009474:	4610      	mov	r0, r2
 8009476:	f7ff fa83 	bl	8008980 <vListInsert>
}
 800947a:	e010      	b.n	800949e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800947c:	4b0f      	ldr	r3, [pc, #60]	; (80094bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	4b0a      	ldr	r3, [pc, #40]	; (80094ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	3304      	adds	r3, #4
 8009486:	4619      	mov	r1, r3
 8009488:	4610      	mov	r0, r2
 800948a:	f7ff fa79 	bl	8008980 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800948e:	4b0c      	ldr	r3, [pc, #48]	; (80094c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	429a      	cmp	r2, r3
 8009496:	d202      	bcs.n	800949e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009498:	4a09      	ldr	r2, [pc, #36]	; (80094c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	6013      	str	r3, [r2, #0]
}
 800949e:	bf00      	nop
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	20000640 	.word	0x20000640
 80094ac:	2000053c 	.word	0x2000053c
 80094b0:	20000644 	.word	0x20000644
 80094b4:	20000628 	.word	0x20000628
 80094b8:	200005f8 	.word	0x200005f8
 80094bc:	200005f4 	.word	0x200005f4
 80094c0:	2000065c 	.word	0x2000065c

080094c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094c4:	b480      	push	{r7}
 80094c6:	b085      	sub	sp, #20
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	3b04      	subs	r3, #4
 80094d4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80094dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	3b04      	subs	r3, #4
 80094e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	f023 0201 	bic.w	r2, r3, #1
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3b04      	subs	r3, #4
 80094f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094f4:	4a08      	ldr	r2, [pc, #32]	; (8009518 <pxPortInitialiseStack+0x54>)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	3b14      	subs	r3, #20
 80094fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	3b20      	subs	r3, #32
 800950a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800950c:	68fb      	ldr	r3, [r7, #12]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	bc80      	pop	{r7}
 8009516:	4770      	bx	lr
 8009518:	0800951d 	.word	0x0800951d

0800951c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009522:	2300      	movs	r3, #0
 8009524:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009526:	4b10      	ldr	r3, [pc, #64]	; (8009568 <prvTaskExitError+0x4c>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800952e:	d009      	beq.n	8009544 <prvTaskExitError+0x28>
 8009530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009534:	f383 8811 	msr	BASEPRI, r3
 8009538:	f3bf 8f6f 	isb	sy
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	60fb      	str	r3, [r7, #12]
 8009542:	e7fe      	b.n	8009542 <prvTaskExitError+0x26>
 8009544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009548:	f383 8811 	msr	BASEPRI, r3
 800954c:	f3bf 8f6f 	isb	sy
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009556:	bf00      	nop
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d0fc      	beq.n	8009558 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800955e:	bf00      	nop
 8009560:	3714      	adds	r7, #20
 8009562:	46bd      	mov	sp, r7
 8009564:	bc80      	pop	{r7}
 8009566:	4770      	bx	lr
 8009568:	200000e0 	.word	0x200000e0
 800956c:	00000000 	.word	0x00000000

08009570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009570:	4b07      	ldr	r3, [pc, #28]	; (8009590 <pxCurrentTCBConst2>)
 8009572:	6819      	ldr	r1, [r3, #0]
 8009574:	6808      	ldr	r0, [r1, #0]
 8009576:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800957a:	f380 8809 	msr	PSP, r0
 800957e:	f3bf 8f6f 	isb	sy
 8009582:	f04f 0000 	mov.w	r0, #0
 8009586:	f380 8811 	msr	BASEPRI, r0
 800958a:	f04e 0e0d 	orr.w	lr, lr, #13
 800958e:	4770      	bx	lr

08009590 <pxCurrentTCBConst2>:
 8009590:	2000053c 	.word	0x2000053c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009594:	bf00      	nop
 8009596:	bf00      	nop

08009598 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009598:	4806      	ldr	r0, [pc, #24]	; (80095b4 <prvPortStartFirstTask+0x1c>)
 800959a:	6800      	ldr	r0, [r0, #0]
 800959c:	6800      	ldr	r0, [r0, #0]
 800959e:	f380 8808 	msr	MSP, r0
 80095a2:	b662      	cpsie	i
 80095a4:	b661      	cpsie	f
 80095a6:	f3bf 8f4f 	dsb	sy
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	df00      	svc	0
 80095b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80095b2:	bf00      	nop
 80095b4:	e000ed08 	.word	0xe000ed08

080095b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80095be:	4b31      	ldr	r3, [pc, #196]	; (8009684 <xPortStartScheduler+0xcc>)
 80095c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	b2db      	uxtb	r3, r3
 80095c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	22ff      	movs	r2, #255	; 0xff
 80095ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80095d8:	78fb      	ldrb	r3, [r7, #3]
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	4b29      	ldr	r3, [pc, #164]	; (8009688 <xPortStartScheduler+0xd0>)
 80095e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80095e6:	4b29      	ldr	r3, [pc, #164]	; (800968c <xPortStartScheduler+0xd4>)
 80095e8:	2207      	movs	r2, #7
 80095ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80095ec:	e009      	b.n	8009602 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80095ee:	4b27      	ldr	r3, [pc, #156]	; (800968c <xPortStartScheduler+0xd4>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	3b01      	subs	r3, #1
 80095f4:	4a25      	ldr	r2, [pc, #148]	; (800968c <xPortStartScheduler+0xd4>)
 80095f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80095f8:	78fb      	ldrb	r3, [r7, #3]
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	005b      	lsls	r3, r3, #1
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009602:	78fb      	ldrb	r3, [r7, #3]
 8009604:	b2db      	uxtb	r3, r3
 8009606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800960a:	2b80      	cmp	r3, #128	; 0x80
 800960c:	d0ef      	beq.n	80095ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800960e:	4b1f      	ldr	r3, [pc, #124]	; (800968c <xPortStartScheduler+0xd4>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f1c3 0307 	rsb	r3, r3, #7
 8009616:	2b04      	cmp	r3, #4
 8009618:	d009      	beq.n	800962e <xPortStartScheduler+0x76>
 800961a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961e:	f383 8811 	msr	BASEPRI, r3
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	60bb      	str	r3, [r7, #8]
 800962c:	e7fe      	b.n	800962c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800962e:	4b17      	ldr	r3, [pc, #92]	; (800968c <xPortStartScheduler+0xd4>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	021b      	lsls	r3, r3, #8
 8009634:	4a15      	ldr	r2, [pc, #84]	; (800968c <xPortStartScheduler+0xd4>)
 8009636:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009638:	4b14      	ldr	r3, [pc, #80]	; (800968c <xPortStartScheduler+0xd4>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009640:	4a12      	ldr	r2, [pc, #72]	; (800968c <xPortStartScheduler+0xd4>)
 8009642:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	b2da      	uxtb	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800964c:	4b10      	ldr	r3, [pc, #64]	; (8009690 <xPortStartScheduler+0xd8>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a0f      	ldr	r2, [pc, #60]	; (8009690 <xPortStartScheduler+0xd8>)
 8009652:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009656:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009658:	4b0d      	ldr	r3, [pc, #52]	; (8009690 <xPortStartScheduler+0xd8>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a0c      	ldr	r2, [pc, #48]	; (8009690 <xPortStartScheduler+0xd8>)
 800965e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009662:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009664:	f000 f8b0 	bl	80097c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009668:	4b0a      	ldr	r3, [pc, #40]	; (8009694 <xPortStartScheduler+0xdc>)
 800966a:	2200      	movs	r2, #0
 800966c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800966e:	f7ff ff93 	bl	8009598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009672:	f7ff fd75 	bl	8009160 <vTaskSwitchContext>
	prvTaskExitError();
 8009676:	f7ff ff51 	bl	800951c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	e000e400 	.word	0xe000e400
 8009688:	20000670 	.word	0x20000670
 800968c:	20000674 	.word	0x20000674
 8009690:	e000ed20 	.word	0xe000ed20
 8009694:	200000e0 	.word	0x200000e0

08009698 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80096b0:	4b0e      	ldr	r3, [pc, #56]	; (80096ec <vPortEnterCritical+0x54>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3301      	adds	r3, #1
 80096b6:	4a0d      	ldr	r2, [pc, #52]	; (80096ec <vPortEnterCritical+0x54>)
 80096b8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80096ba:	4b0c      	ldr	r3, [pc, #48]	; (80096ec <vPortEnterCritical+0x54>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d10e      	bne.n	80096e0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80096c2:	4b0b      	ldr	r3, [pc, #44]	; (80096f0 <vPortEnterCritical+0x58>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d009      	beq.n	80096e0 <vPortEnterCritical+0x48>
 80096cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	603b      	str	r3, [r7, #0]
 80096de:	e7fe      	b.n	80096de <vPortEnterCritical+0x46>
	}
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bc80      	pop	{r7}
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop
 80096ec:	200000e0 	.word	0x200000e0
 80096f0:	e000ed04 	.word	0xe000ed04

080096f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80096fa:	4b10      	ldr	r3, [pc, #64]	; (800973c <vPortExitCritical+0x48>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d109      	bne.n	8009716 <vPortExitCritical+0x22>
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	607b      	str	r3, [r7, #4]
 8009714:	e7fe      	b.n	8009714 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009716:	4b09      	ldr	r3, [pc, #36]	; (800973c <vPortExitCritical+0x48>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3b01      	subs	r3, #1
 800971c:	4a07      	ldr	r2, [pc, #28]	; (800973c <vPortExitCritical+0x48>)
 800971e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009720:	4b06      	ldr	r3, [pc, #24]	; (800973c <vPortExitCritical+0x48>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d104      	bne.n	8009732 <vPortExitCritical+0x3e>
 8009728:	2300      	movs	r3, #0
 800972a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009732:	bf00      	nop
 8009734:	370c      	adds	r7, #12
 8009736:	46bd      	mov	sp, r7
 8009738:	bc80      	pop	{r7}
 800973a:	4770      	bx	lr
 800973c:	200000e0 	.word	0x200000e0

08009740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009740:	f3ef 8009 	mrs	r0, PSP
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	4b0d      	ldr	r3, [pc, #52]	; (8009780 <pxCurrentTCBConst>)
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009750:	6010      	str	r0, [r2, #0]
 8009752:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009756:	f04f 0050 	mov.w	r0, #80	; 0x50
 800975a:	f380 8811 	msr	BASEPRI, r0
 800975e:	f7ff fcff 	bl	8009160 <vTaskSwitchContext>
 8009762:	f04f 0000 	mov.w	r0, #0
 8009766:	f380 8811 	msr	BASEPRI, r0
 800976a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800976e:	6819      	ldr	r1, [r3, #0]
 8009770:	6808      	ldr	r0, [r1, #0]
 8009772:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009776:	f380 8809 	msr	PSP, r0
 800977a:	f3bf 8f6f 	isb	sy
 800977e:	4770      	bx	lr

08009780 <pxCurrentTCBConst>:
 8009780:	2000053c 	.word	0x2000053c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009784:	bf00      	nop
 8009786:	bf00      	nop

08009788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
	__asm volatile
 800978e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009792:	f383 8811 	msr	BASEPRI, r3
 8009796:	f3bf 8f6f 	isb	sy
 800979a:	f3bf 8f4f 	dsb	sy
 800979e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80097a0:	f7ff fc22 	bl	8008fe8 <xTaskIncrementTick>
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d003      	beq.n	80097b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80097aa:	4b06      	ldr	r3, [pc, #24]	; (80097c4 <SysTick_Handler+0x3c>)
 80097ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097b0:	601a      	str	r2, [r3, #0]
 80097b2:	2300      	movs	r3, #0
 80097b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80097bc:	bf00      	nop
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	e000ed04 	.word	0xe000ed04

080097c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80097c8:	b480      	push	{r7}
 80097ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80097cc:	4b0a      	ldr	r3, [pc, #40]	; (80097f8 <vPortSetupTimerInterrupt+0x30>)
 80097ce:	2200      	movs	r2, #0
 80097d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80097d2:	4b0a      	ldr	r3, [pc, #40]	; (80097fc <vPortSetupTimerInterrupt+0x34>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80097d8:	4b09      	ldr	r3, [pc, #36]	; (8009800 <vPortSetupTimerInterrupt+0x38>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a09      	ldr	r2, [pc, #36]	; (8009804 <vPortSetupTimerInterrupt+0x3c>)
 80097de:	fba2 2303 	umull	r2, r3, r2, r3
 80097e2:	099b      	lsrs	r3, r3, #6
 80097e4:	4a08      	ldr	r2, [pc, #32]	; (8009808 <vPortSetupTimerInterrupt+0x40>)
 80097e6:	3b01      	subs	r3, #1
 80097e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80097ea:	4b03      	ldr	r3, [pc, #12]	; (80097f8 <vPortSetupTimerInterrupt+0x30>)
 80097ec:	2207      	movs	r2, #7
 80097ee:	601a      	str	r2, [r3, #0]
}
 80097f0:	bf00      	nop
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bc80      	pop	{r7}
 80097f6:	4770      	bx	lr
 80097f8:	e000e010 	.word	0xe000e010
 80097fc:	e000e018 	.word	0xe000e018
 8009800:	20000000 	.word	0x20000000
 8009804:	10624dd3 	.word	0x10624dd3
 8009808:	e000e014 	.word	0xe000e014

0800980c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b08a      	sub	sp, #40	; 0x28
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009814:	2300      	movs	r3, #0
 8009816:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009818:	f7ff fb3c 	bl	8008e94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800981c:	4b57      	ldr	r3, [pc, #348]	; (800997c <pvPortMalloc+0x170>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d101      	bne.n	8009828 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009824:	f000 f90c 	bl	8009a40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009828:	4b55      	ldr	r3, [pc, #340]	; (8009980 <pvPortMalloc+0x174>)
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4013      	ands	r3, r2
 8009830:	2b00      	cmp	r3, #0
 8009832:	f040 808c 	bne.w	800994e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d01c      	beq.n	8009876 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800983c:	2208      	movs	r2, #8
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	4413      	add	r3, r2
 8009842:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f003 0307 	and.w	r3, r3, #7
 800984a:	2b00      	cmp	r3, #0
 800984c:	d013      	beq.n	8009876 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f023 0307 	bic.w	r3, r3, #7
 8009854:	3308      	adds	r3, #8
 8009856:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f003 0307 	and.w	r3, r3, #7
 800985e:	2b00      	cmp	r3, #0
 8009860:	d009      	beq.n	8009876 <pvPortMalloc+0x6a>
	__asm volatile
 8009862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009866:	f383 8811 	msr	BASEPRI, r3
 800986a:	f3bf 8f6f 	isb	sy
 800986e:	f3bf 8f4f 	dsb	sy
 8009872:	617b      	str	r3, [r7, #20]
 8009874:	e7fe      	b.n	8009874 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d068      	beq.n	800994e <pvPortMalloc+0x142>
 800987c:	4b41      	ldr	r3, [pc, #260]	; (8009984 <pvPortMalloc+0x178>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	429a      	cmp	r2, r3
 8009884:	d863      	bhi.n	800994e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009886:	4b40      	ldr	r3, [pc, #256]	; (8009988 <pvPortMalloc+0x17c>)
 8009888:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800988a:	4b3f      	ldr	r3, [pc, #252]	; (8009988 <pvPortMalloc+0x17c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009890:	e004      	b.n	800989c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009894:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800989c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d903      	bls.n	80098ae <pvPortMalloc+0xa2>
 80098a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1f1      	bne.n	8009892 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80098ae:	4b33      	ldr	r3, [pc, #204]	; (800997c <pvPortMalloc+0x170>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d04a      	beq.n	800994e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2208      	movs	r2, #8
 80098be:	4413      	add	r3, r2
 80098c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80098c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	6a3b      	ldr	r3, [r7, #32]
 80098c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80098ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	1ad2      	subs	r2, r2, r3
 80098d2:	2308      	movs	r3, #8
 80098d4:	005b      	lsls	r3, r3, #1
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d91e      	bls.n	8009918 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80098da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	4413      	add	r3, r2
 80098e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	f003 0307 	and.w	r3, r3, #7
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d009      	beq.n	8009900 <pvPortMalloc+0xf4>
 80098ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	613b      	str	r3, [r7, #16]
 80098fe:	e7fe      	b.n	80098fe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009902:	685a      	ldr	r2, [r3, #4]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	1ad2      	subs	r2, r2, r3
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800990c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009912:	69b8      	ldr	r0, [r7, #24]
 8009914:	f000 f8f6 	bl	8009b04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009918:	4b1a      	ldr	r3, [pc, #104]	; (8009984 <pvPortMalloc+0x178>)
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	4a18      	ldr	r2, [pc, #96]	; (8009984 <pvPortMalloc+0x178>)
 8009924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009926:	4b17      	ldr	r3, [pc, #92]	; (8009984 <pvPortMalloc+0x178>)
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	4b18      	ldr	r3, [pc, #96]	; (800998c <pvPortMalloc+0x180>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	429a      	cmp	r2, r3
 8009930:	d203      	bcs.n	800993a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009932:	4b14      	ldr	r3, [pc, #80]	; (8009984 <pvPortMalloc+0x178>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a15      	ldr	r2, [pc, #84]	; (800998c <pvPortMalloc+0x180>)
 8009938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800993a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993c:	685a      	ldr	r2, [r3, #4]
 800993e:	4b10      	ldr	r3, [pc, #64]	; (8009980 <pvPortMalloc+0x174>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	431a      	orrs	r2, r3
 8009944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800994a:	2200      	movs	r2, #0
 800994c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800994e:	f7ff faaf 	bl	8008eb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	f003 0307 	and.w	r3, r3, #7
 8009958:	2b00      	cmp	r3, #0
 800995a:	d009      	beq.n	8009970 <pvPortMalloc+0x164>
 800995c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009960:	f383 8811 	msr	BASEPRI, r3
 8009964:	f3bf 8f6f 	isb	sy
 8009968:	f3bf 8f4f 	dsb	sy
 800996c:	60fb      	str	r3, [r7, #12]
 800996e:	e7fe      	b.n	800996e <pvPortMalloc+0x162>
	return pvReturn;
 8009970:	69fb      	ldr	r3, [r7, #28]
}
 8009972:	4618      	mov	r0, r3
 8009974:	3728      	adds	r7, #40	; 0x28
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	20002860 	.word	0x20002860
 8009980:	2000286c 	.word	0x2000286c
 8009984:	20002864 	.word	0x20002864
 8009988:	20002858 	.word	0x20002858
 800998c:	20002868 	.word	0x20002868

08009990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b086      	sub	sp, #24
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d046      	beq.n	8009a30 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80099a2:	2308      	movs	r3, #8
 80099a4:	425b      	negs	r3, r3
 80099a6:	697a      	ldr	r2, [r7, #20]
 80099a8:	4413      	add	r3, r2
 80099aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	4b20      	ldr	r3, [pc, #128]	; (8009a38 <vPortFree+0xa8>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4013      	ands	r3, r2
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d109      	bne.n	80099d2 <vPortFree+0x42>
 80099be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c2:	f383 8811 	msr	BASEPRI, r3
 80099c6:	f3bf 8f6f 	isb	sy
 80099ca:	f3bf 8f4f 	dsb	sy
 80099ce:	60fb      	str	r3, [r7, #12]
 80099d0:	e7fe      	b.n	80099d0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d009      	beq.n	80099ee <vPortFree+0x5e>
 80099da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099de:	f383 8811 	msr	BASEPRI, r3
 80099e2:	f3bf 8f6f 	isb	sy
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	60bb      	str	r3, [r7, #8]
 80099ec:	e7fe      	b.n	80099ec <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	685a      	ldr	r2, [r3, #4]
 80099f2:	4b11      	ldr	r3, [pc, #68]	; (8009a38 <vPortFree+0xa8>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4013      	ands	r3, r2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d019      	beq.n	8009a30 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d115      	bne.n	8009a30 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	4b0b      	ldr	r3, [pc, #44]	; (8009a38 <vPortFree+0xa8>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	43db      	mvns	r3, r3
 8009a0e:	401a      	ands	r2, r3
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a14:	f7ff fa3e 	bl	8008e94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	685a      	ldr	r2, [r3, #4]
 8009a1c:	4b07      	ldr	r3, [pc, #28]	; (8009a3c <vPortFree+0xac>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4413      	add	r3, r2
 8009a22:	4a06      	ldr	r2, [pc, #24]	; (8009a3c <vPortFree+0xac>)
 8009a24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a26:	6938      	ldr	r0, [r7, #16]
 8009a28:	f000 f86c 	bl	8009b04 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009a2c:	f7ff fa40 	bl	8008eb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009a30:	bf00      	nop
 8009a32:	3718      	adds	r7, #24
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}
 8009a38:	2000286c 	.word	0x2000286c
 8009a3c:	20002864 	.word	0x20002864

08009a40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009a40:	b480      	push	{r7}
 8009a42:	b085      	sub	sp, #20
 8009a44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009a46:	f242 13e0 	movw	r3, #8672	; 0x21e0
 8009a4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009a4c:	4b27      	ldr	r3, [pc, #156]	; (8009aec <prvHeapInit+0xac>)
 8009a4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f003 0307 	and.w	r3, r3, #7
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00c      	beq.n	8009a74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	3307      	adds	r3, #7
 8009a5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f023 0307 	bic.w	r3, r3, #7
 8009a66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009a68:	68ba      	ldr	r2, [r7, #8]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	1ad3      	subs	r3, r2, r3
 8009a6e:	4a1f      	ldr	r2, [pc, #124]	; (8009aec <prvHeapInit+0xac>)
 8009a70:	4413      	add	r3, r2
 8009a72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009a78:	4a1d      	ldr	r2, [pc, #116]	; (8009af0 <prvHeapInit+0xb0>)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009a7e:	4b1c      	ldr	r3, [pc, #112]	; (8009af0 <prvHeapInit+0xb0>)
 8009a80:	2200      	movs	r2, #0
 8009a82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	68ba      	ldr	r2, [r7, #8]
 8009a88:	4413      	add	r3, r2
 8009a8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009a8c:	2208      	movs	r2, #8
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f023 0307 	bic.w	r3, r3, #7
 8009a9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	4a15      	ldr	r2, [pc, #84]	; (8009af4 <prvHeapInit+0xb4>)
 8009aa0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009aa2:	4b14      	ldr	r3, [pc, #80]	; (8009af4 <prvHeapInit+0xb4>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009aaa:	4b12      	ldr	r3, [pc, #72]	; (8009af4 <prvHeapInit+0xb4>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	1ad2      	subs	r2, r2, r3
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ac0:	4b0c      	ldr	r3, [pc, #48]	; (8009af4 <prvHeapInit+0xb4>)
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	4a0a      	ldr	r2, [pc, #40]	; (8009af8 <prvHeapInit+0xb8>)
 8009ace:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	4a09      	ldr	r2, [pc, #36]	; (8009afc <prvHeapInit+0xbc>)
 8009ad6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009ad8:	4b09      	ldr	r3, [pc, #36]	; (8009b00 <prvHeapInit+0xc0>)
 8009ada:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ade:	601a      	str	r2, [r3, #0]
}
 8009ae0:	bf00      	nop
 8009ae2:	3714      	adds	r7, #20
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bc80      	pop	{r7}
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	20000678 	.word	0x20000678
 8009af0:	20002858 	.word	0x20002858
 8009af4:	20002860 	.word	0x20002860
 8009af8:	20002868 	.word	0x20002868
 8009afc:	20002864 	.word	0x20002864
 8009b00:	2000286c 	.word	0x2000286c

08009b04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b04:	b480      	push	{r7}
 8009b06:	b085      	sub	sp, #20
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b0c:	4b27      	ldr	r3, [pc, #156]	; (8009bac <prvInsertBlockIntoFreeList+0xa8>)
 8009b0e:	60fb      	str	r3, [r7, #12]
 8009b10:	e002      	b.n	8009b18 <prvInsertBlockIntoFreeList+0x14>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	60fb      	str	r3, [r7, #12]
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d8f7      	bhi.n	8009b12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	68ba      	ldr	r2, [r7, #8]
 8009b2c:	4413      	add	r3, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d108      	bne.n	8009b46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	685a      	ldr	r2, [r3, #4]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	441a      	add	r2, r3
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	441a      	add	r2, r3
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d118      	bne.n	8009b8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	4b14      	ldr	r3, [pc, #80]	; (8009bb0 <prvInsertBlockIntoFreeList+0xac>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d00d      	beq.n	8009b82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	685a      	ldr	r2, [r3, #4]
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	441a      	add	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	601a      	str	r2, [r3, #0]
 8009b80:	e008      	b.n	8009b94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009b82:	4b0b      	ldr	r3, [pc, #44]	; (8009bb0 <prvInsertBlockIntoFreeList+0xac>)
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	601a      	str	r2, [r3, #0]
 8009b8a:	e003      	b.n	8009b94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d002      	beq.n	8009ba2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ba2:	bf00      	nop
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bc80      	pop	{r7}
 8009baa:	4770      	bx	lr
 8009bac:	20002858 	.word	0x20002858
 8009bb0:	20002860 	.word	0x20002860

08009bb4 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 8009bb4:	b480      	push	{r7}
 8009bb6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 8009bb8:	bf00      	nop
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bc80      	pop	{r7}
 8009bbe:	4770      	bx	lr

08009bc0 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b082      	sub	sp, #8
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 8009bca:	4b08      	ldr	r3, [pc, #32]	; (8009bec <AmpMute+0x2c>)
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	2b03      	cmp	r3, #3
 8009bd0:	d108      	bne.n	8009be4 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 8009bd2:	4b06      	ldr	r3, [pc, #24]	; (8009bec <AmpMute+0x2c>)
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d004      	beq.n	8009be4 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 8009bda:	4b04      	ldr	r3, [pc, #16]	; (8009bec <AmpMute+0x2c>)
 8009bdc:	68db      	ldr	r3, [r3, #12]
 8009bde:	79fa      	ldrb	r2, [r7, #7]
 8009be0:	4610      	mov	r0, r2
 8009be2:	4798      	blx	r3
	}
}
 8009be4:	bf00      	nop
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}
 8009bec:	20002c8c 	.word	0x20002c8c

08009bf0 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 8009bf4:	bf00      	nop
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bc80      	pop	{r7}
 8009bfa:	4770      	bx	lr

08009bfc <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	af00      	add	r7, sp, #0
	else if(!BtTxModuel.Check_Busy)
	{
		M2B_TxService();
	}
 #endif
}
 8009c00:	bf00      	nop
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bc80      	pop	{r7}
 8009c06:	4770      	bx	lr

08009c08 <default_download_IC_1>:
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 64

void default_download_IC_1(void) 
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 8009c0c:	4bdd      	ldr	r3, [pc, #884]	; (8009f84 <default_download_IC_1+0x37c>)
 8009c0e:	2202      	movs	r2, #2
 8009c10:	f64f 0190 	movw	r1, #63632	; 0xf890
 8009c14:	2000      	movs	r0, #0
 8009c16:	f000 fe55 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 8009c1a:	4bdb      	ldr	r3, [pc, #876]	; (8009f88 <default_download_IC_1+0x380>)
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	f64f 0190 	movw	r1, #63632	; 0xf890
 8009c22:	2000      	movs	r0, #0
 8009c24:	f000 fe4e 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 8009c28:	4ad8      	ldr	r2, [pc, #864]	; (8009f8c <default_download_IC_1+0x384>)
 8009c2a:	2102      	movs	r1, #2
 8009c2c:	2000      	movs	r0, #0
 8009c2e:	f000 fe7c 	bl	800a92a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 8009c32:	4bd7      	ldr	r3, [pc, #860]	; (8009f90 <default_download_IC_1+0x388>)
 8009c34:	2202      	movs	r2, #2
 8009c36:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	f000 fe42 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 8009c40:	4bd4      	ldr	r3, [pc, #848]	; (8009f94 <default_download_IC_1+0x38c>)
 8009c42:	2202      	movs	r2, #2
 8009c44:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8009c48:	2000      	movs	r0, #0
 8009c4a:	f000 fe3b 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 8009c4e:	4ad2      	ldr	r2, [pc, #840]	; (8009f98 <default_download_IC_1+0x390>)
 8009c50:	2102      	movs	r1, #2
 8009c52:	2000      	movs	r0, #0
 8009c54:	f000 fe69 	bl	800a92a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 8009c58:	4bd0      	ldr	r3, [pc, #832]	; (8009f9c <default_download_IC_1+0x394>)
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	f24f 4103 	movw	r1, #62467	; 0xf403
 8009c60:	2000      	movs	r0, #0
 8009c62:	f000 fe2f 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 8009c66:	4bce      	ldr	r3, [pc, #824]	; (8009fa0 <default_download_IC_1+0x398>)
 8009c68:	2202      	movs	r2, #2
 8009c6a:	f24f 4103 	movw	r1, #62467	; 0xf403
 8009c6e:	2000      	movs	r0, #0
 8009c70:	f000 fe28 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 8009c74:	4bcb      	ldr	r3, [pc, #812]	; (8009fa4 <default_download_IC_1+0x39c>)
 8009c76:	2202      	movs	r2, #2
 8009c78:	f24f 0103 	movw	r1, #61443	; 0xf003
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	f000 fe21 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
 8009c82:	4bc9      	ldr	r3, [pc, #804]	; (8009fa8 <default_download_IC_1+0x3a0>)
 8009c84:	2202      	movs	r2, #2
 8009c86:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	f000 fe1a 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
 8009c90:	4bc6      	ldr	r3, [pc, #792]	; (8009fac <default_download_IC_1+0x3a4>)
 8009c92:	2202      	movs	r2, #2
 8009c94:	f24f 0101 	movw	r1, #61441	; 0xf001
 8009c98:	2000      	movs	r0, #0
 8009c9a:	f000 fe13 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
 8009c9e:	4bc4      	ldr	r3, [pc, #784]	; (8009fb0 <default_download_IC_1+0x3a8>)
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	f24f 0102 	movw	r1, #61442	; 0xf002
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	f000 fe0c 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
 8009cac:	4bc1      	ldr	r3, [pc, #772]	; (8009fb4 <default_download_IC_1+0x3ac>)
 8009cae:	2202      	movs	r2, #2
 8009cb0:	f24f 0105 	movw	r1, #61445	; 0xf005
 8009cb4:	2000      	movs	r0, #0
 8009cb6:	f000 fe05 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
 8009cba:	4bbf      	ldr	r3, [pc, #764]	; (8009fb8 <default_download_IC_1+0x3b0>)
 8009cbc:	2202      	movs	r2, #2
 8009cbe:	f24f 0103 	movw	r1, #61443	; 0xf003
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	f000 fdfe 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
 8009cc8:	4abc      	ldr	r2, [pc, #752]	; (8009fbc <default_download_IC_1+0x3b4>)
 8009cca:	2102      	movs	r1, #2
 8009ccc:	2000      	movs	r0, #0
 8009cce:	f000 fe2c 	bl	800a92a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
 8009cd2:	4bbb      	ldr	r3, [pc, #748]	; (8009fc0 <default_download_IC_1+0x3b8>)
 8009cd4:	2202      	movs	r2, #2
 8009cd6:	f24f 0150 	movw	r1, #61520	; 0xf050
 8009cda:	2000      	movs	r0, #0
 8009cdc:	f000 fdf2 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
 8009ce0:	4bb8      	ldr	r3, [pc, #736]	; (8009fc4 <default_download_IC_1+0x3bc>)
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	f24f 0151 	movw	r1, #61521	; 0xf051
 8009ce8:	2000      	movs	r0, #0
 8009cea:	f000 fdeb 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R17_ASRC_INPUT0_IC_1_Default );
 8009cee:	4bb6      	ldr	r3, [pc, #728]	; (8009fc8 <default_download_IC_1+0x3c0>)
 8009cf0:	2202      	movs	r2, #2
 8009cf2:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	f000 fde4 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R18_ASRC_OUT_RATE0_IC_1_Default );
 8009cfc:	4bb3      	ldr	r3, [pc, #716]	; (8009fcc <default_download_IC_1+0x3c4>)
 8009cfe:	2202      	movs	r2, #2
 8009d00:	f24f 1140 	movw	r1, #61760	; 0xf140
 8009d04:	2000      	movs	r0, #0
 8009d06:	f000 fddd 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R19_SOUT_SOURCE0_IC_1_Default );
 8009d0a:	4bb1      	ldr	r3, [pc, #708]	; (8009fd0 <default_download_IC_1+0x3c8>)
 8009d0c:	2202      	movs	r2, #2
 8009d0e:	f24f 1180 	movw	r1, #61824	; 0xf180
 8009d12:	2000      	movs	r0, #0
 8009d14:	f000 fdd6 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R20_SOUT_SOURCE1_IC_1_Default );
 8009d18:	4bae      	ldr	r3, [pc, #696]	; (8009fd4 <default_download_IC_1+0x3cc>)
 8009d1a:	2202      	movs	r2, #2
 8009d1c:	f24f 1181 	movw	r1, #61825	; 0xf181
 8009d20:	2000      	movs	r0, #0
 8009d22:	f000 fdcf 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R21_SOUT_SOURCE2_IC_1_Default );
 8009d26:	4bac      	ldr	r3, [pc, #688]	; (8009fd8 <default_download_IC_1+0x3d0>)
 8009d28:	2202      	movs	r2, #2
 8009d2a:	f24f 1182 	movw	r1, #61826	; 0xf182
 8009d2e:	2000      	movs	r0, #0
 8009d30:	f000 fdc8 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R22_SOUT_SOURCE3_IC_1_Default );
 8009d34:	4ba9      	ldr	r3, [pc, #676]	; (8009fdc <default_download_IC_1+0x3d4>)
 8009d36:	2202      	movs	r2, #2
 8009d38:	f24f 1183 	movw	r1, #61827	; 0xf183
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	f000 fdc1 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R23_SOUT_SOURCE4_IC_1_Default );
 8009d42:	4ba7      	ldr	r3, [pc, #668]	; (8009fe0 <default_download_IC_1+0x3d8>)
 8009d44:	2202      	movs	r2, #2
 8009d46:	f24f 1184 	movw	r1, #61828	; 0xf184
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	f000 fdba 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R24_SOUT_SOURCE5_IC_1_Default );
 8009d50:	4ba4      	ldr	r3, [pc, #656]	; (8009fe4 <default_download_IC_1+0x3dc>)
 8009d52:	2202      	movs	r2, #2
 8009d54:	f24f 1185 	movw	r1, #61829	; 0xf185
 8009d58:	2000      	movs	r0, #0
 8009d5a:	f000 fdb3 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R25_SOUT_SOURCE6_IC_1_Default );
 8009d5e:	4ba2      	ldr	r3, [pc, #648]	; (8009fe8 <default_download_IC_1+0x3e0>)
 8009d60:	2202      	movs	r2, #2
 8009d62:	f24f 1186 	movw	r1, #61830	; 0xf186
 8009d66:	2000      	movs	r0, #0
 8009d68:	f000 fdac 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R26_SOUT_SOURCE7_IC_1_Default );
 8009d6c:	4b9f      	ldr	r3, [pc, #636]	; (8009fec <default_download_IC_1+0x3e4>)
 8009d6e:	2202      	movs	r2, #2
 8009d70:	f24f 1187 	movw	r1, #61831	; 0xf187
 8009d74:	2000      	movs	r0, #0
 8009d76:	f000 fda5 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R27_SOUT_SOURCE8_IC_1_Default );
 8009d7a:	4b9d      	ldr	r3, [pc, #628]	; (8009ff0 <default_download_IC_1+0x3e8>)
 8009d7c:	2202      	movs	r2, #2
 8009d7e:	f24f 1188 	movw	r1, #61832	; 0xf188
 8009d82:	2000      	movs	r0, #0
 8009d84:	f000 fd9e 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R28_SOUT_SOURCE9_IC_1_Default );
 8009d88:	4b9a      	ldr	r3, [pc, #616]	; (8009ff4 <default_download_IC_1+0x3ec>)
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	f24f 1189 	movw	r1, #61833	; 0xf189
 8009d90:	2000      	movs	r0, #0
 8009d92:	f000 fd97 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R29_SOUT_SOURCE10_IC_1_Default );
 8009d96:	4b98      	ldr	r3, [pc, #608]	; (8009ff8 <default_download_IC_1+0x3f0>)
 8009d98:	2202      	movs	r2, #2
 8009d9a:	f24f 118a 	movw	r1, #61834	; 0xf18a
 8009d9e:	2000      	movs	r0, #0
 8009da0:	f000 fd90 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R30_SOUT_SOURCE11_IC_1_Default );
 8009da4:	4b95      	ldr	r3, [pc, #596]	; (8009ffc <default_download_IC_1+0x3f4>)
 8009da6:	2202      	movs	r2, #2
 8009da8:	f24f 118b 	movw	r1, #61835	; 0xf18b
 8009dac:	2000      	movs	r0, #0
 8009dae:	f000 fd89 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R31_SOUT_SOURCE12_IC_1_Default );
 8009db2:	4b93      	ldr	r3, [pc, #588]	; (800a000 <default_download_IC_1+0x3f8>)
 8009db4:	2202      	movs	r2, #2
 8009db6:	f24f 118c 	movw	r1, #61836	; 0xf18c
 8009dba:	2000      	movs	r0, #0
 8009dbc:	f000 fd82 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R32_SOUT_SOURCE13_IC_1_Default );
 8009dc0:	4b90      	ldr	r3, [pc, #576]	; (800a004 <default_download_IC_1+0x3fc>)
 8009dc2:	2202      	movs	r2, #2
 8009dc4:	f24f 118d 	movw	r1, #61837	; 0xf18d
 8009dc8:	2000      	movs	r0, #0
 8009dca:	f000 fd7b 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R33_SOUT_SOURCE14_IC_1_Default );
 8009dce:	4b8e      	ldr	r3, [pc, #568]	; (800a008 <default_download_IC_1+0x400>)
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	f24f 118e 	movw	r1, #61838	; 0xf18e
 8009dd6:	2000      	movs	r0, #0
 8009dd8:	f000 fd74 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R34_SOUT_SOURCE15_IC_1_Default );
 8009ddc:	4b8b      	ldr	r3, [pc, #556]	; (800a00c <default_download_IC_1+0x404>)
 8009dde:	2202      	movs	r2, #2
 8009de0:	f24f 118f 	movw	r1, #61839	; 0xf18f
 8009de4:	2000      	movs	r0, #0
 8009de6:	f000 fd6d 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R35_SOUT_SOURCE16_IC_1_Default );
 8009dea:	4b89      	ldr	r3, [pc, #548]	; (800a010 <default_download_IC_1+0x408>)
 8009dec:	2202      	movs	r2, #2
 8009dee:	f24f 1190 	movw	r1, #61840	; 0xf190
 8009df2:	2000      	movs	r0, #0
 8009df4:	f000 fd66 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R36_SOUT_SOURCE17_IC_1_Default );
 8009df8:	4b86      	ldr	r3, [pc, #536]	; (800a014 <default_download_IC_1+0x40c>)
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	f24f 1191 	movw	r1, #61841	; 0xf191
 8009e00:	2000      	movs	r0, #0
 8009e02:	f000 fd5f 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R37_SOUT_SOURCE18_IC_1_Default );
 8009e06:	4b84      	ldr	r3, [pc, #528]	; (800a018 <default_download_IC_1+0x410>)
 8009e08:	2202      	movs	r2, #2
 8009e0a:	f24f 1192 	movw	r1, #61842	; 0xf192
 8009e0e:	2000      	movs	r0, #0
 8009e10:	f000 fd58 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R38_SOUT_SOURCE19_IC_1_Default );
 8009e14:	4b81      	ldr	r3, [pc, #516]	; (800a01c <default_download_IC_1+0x414>)
 8009e16:	2202      	movs	r2, #2
 8009e18:	f24f 1193 	movw	r1, #61843	; 0xf193
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	f000 fd51 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R39_SOUT_SOURCE20_IC_1_Default );
 8009e22:	4b7f      	ldr	r3, [pc, #508]	; (800a020 <default_download_IC_1+0x418>)
 8009e24:	2202      	movs	r2, #2
 8009e26:	f24f 1194 	movw	r1, #61844	; 0xf194
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f000 fd4a 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R40_SOUT_SOURCE21_IC_1_Default );
 8009e30:	4b7c      	ldr	r3, [pc, #496]	; (800a024 <default_download_IC_1+0x41c>)
 8009e32:	2202      	movs	r2, #2
 8009e34:	f24f 1195 	movw	r1, #61845	; 0xf195
 8009e38:	2000      	movs	r0, #0
 8009e3a:	f000 fd43 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R41_SOUT_SOURCE22_IC_1_Default );
 8009e3e:	4b7a      	ldr	r3, [pc, #488]	; (800a028 <default_download_IC_1+0x420>)
 8009e40:	2202      	movs	r2, #2
 8009e42:	f24f 1196 	movw	r1, #61846	; 0xf196
 8009e46:	2000      	movs	r0, #0
 8009e48:	f000 fd3c 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R42_SOUT_SOURCE23_IC_1_Default );
 8009e4c:	4b77      	ldr	r3, [pc, #476]	; (800a02c <default_download_IC_1+0x424>)
 8009e4e:	2202      	movs	r2, #2
 8009e50:	f24f 1197 	movw	r1, #61847	; 0xf197
 8009e54:	2000      	movs	r0, #0
 8009e56:	f000 fd35 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIFTX_INPUT_IC_1_ADDR, REG_SPDIFTX_INPUT_IC_1_BYTE, R43_SPDIFTX_INPUT_IC_1_Default );
 8009e5a:	4b75      	ldr	r3, [pc, #468]	; (800a030 <default_download_IC_1+0x428>)
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 8009e62:	2000      	movs	r0, #0
 8009e64:	f000 fd2e 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R44_SERIAL_BYTE_0_0_IC_1_Default );
 8009e68:	4b72      	ldr	r3, [pc, #456]	; (800a034 <default_download_IC_1+0x42c>)
 8009e6a:	2202      	movs	r2, #2
 8009e6c:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 8009e70:	2000      	movs	r0, #0
 8009e72:	f000 fd27 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R45_SERIAL_BYTE_1_0_IC_1_Default );
 8009e76:	4b70      	ldr	r3, [pc, #448]	; (800a038 <default_download_IC_1+0x430>)
 8009e78:	2202      	movs	r2, #2
 8009e7a:	f24f 2104 	movw	r1, #61956	; 0xf204
 8009e7e:	2000      	movs	r0, #0
 8009e80:	f000 fd20 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R46_SERIAL_BYTE_2_0_IC_1_Default );
 8009e84:	4b6d      	ldr	r3, [pc, #436]	; (800a03c <default_download_IC_1+0x434>)
 8009e86:	2202      	movs	r2, #2
 8009e88:	f24f 2108 	movw	r1, #61960	; 0xf208
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	f000 fd19 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R47_SERIAL_BYTE_3_0_IC_1_Default );
 8009e92:	4b6b      	ldr	r3, [pc, #428]	; (800a040 <default_download_IC_1+0x438>)
 8009e94:	2202      	movs	r2, #2
 8009e96:	f24f 210c 	movw	r1, #61964	; 0xf20c
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	f000 fd12 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R48_SERIAL_BYTE_4_0_IC_1_Default );
 8009ea0:	4b68      	ldr	r3, [pc, #416]	; (800a044 <default_download_IC_1+0x43c>)
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	f24f 2110 	movw	r1, #61968	; 0xf210
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	f000 fd0b 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R49_SERIAL_BYTE_5_0_IC_1_Default );
 8009eae:	4b66      	ldr	r3, [pc, #408]	; (800a048 <default_download_IC_1+0x440>)
 8009eb0:	2202      	movs	r2, #2
 8009eb2:	f24f 2114 	movw	r1, #61972	; 0xf214
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	f000 fd04 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R50_SERIAL_BYTE_6_0_IC_1_Default );
 8009ebc:	4b63      	ldr	r3, [pc, #396]	; (800a04c <default_download_IC_1+0x444>)
 8009ebe:	2202      	movs	r2, #2
 8009ec0:	f24f 2118 	movw	r1, #61976	; 0xf218
 8009ec4:	2000      	movs	r0, #0
 8009ec6:	f000 fcfd 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R51_SERIAL_BYTE_7_0_IC_1_Default );
 8009eca:	4b61      	ldr	r3, [pc, #388]	; (800a050 <default_download_IC_1+0x448>)
 8009ecc:	2202      	movs	r2, #2
 8009ece:	f24f 211c 	movw	r1, #61980	; 0xf21c
 8009ed2:	2000      	movs	r0, #0
 8009ed4:	f000 fcf6 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R52_SPDIF_RESTART_IC_1_Default );
 8009ed8:	4b5e      	ldr	r3, [pc, #376]	; (800a054 <default_download_IC_1+0x44c>)
 8009eda:	2202      	movs	r2, #2
 8009edc:	f24f 6104 	movw	r1, #62980	; 0xf604
 8009ee0:	2000      	movs	r0, #0
 8009ee2:	f000 fcef 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_EN_IC_1_ADDR, REG_SPDIF_TX_EN_IC_1_BYTE, R53_SPDIF_TX_EN_IC_1_Default );
 8009ee6:	4b5c      	ldr	r3, [pc, #368]	; (800a058 <default_download_IC_1+0x450>)
 8009ee8:	2202      	movs	r2, #2
 8009eea:	f24f 6190 	movw	r1, #63120	; 0xf690
 8009eee:	2000      	movs	r0, #0
 8009ef0:	f000 fce8 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 8009ef4:	4b59      	ldr	r3, [pc, #356]	; (800a05c <default_download_IC_1+0x454>)
 8009ef6:	f242 62bc 	movw	r2, #9916	; 0x26bc
 8009efa:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8009efe:	2000      	movs	r0, #0
 8009f00:	f000 fce0 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 8009f04:	4b56      	ldr	r3, [pc, #344]	; (800a060 <default_download_IC_1+0x458>)
 8009f06:	f642 4234 	movw	r2, #11316	; 0x2c34
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	f000 fcd9 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 8009f12:	4b54      	ldr	r3, [pc, #336]	; (800a064 <default_download_IC_1+0x45c>)
 8009f14:	f248 12a0 	movw	r2, #33184	; 0x81a0
 8009f18:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	f000 fcd1 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R57_KILL_CORE_IC_1_Default );
 8009f22:	4b51      	ldr	r3, [pc, #324]	; (800a068 <default_download_IC_1+0x460>)
 8009f24:	2202      	movs	r2, #2
 8009f26:	f24f 4103 	movw	r1, #62467	; 0xf403
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	f000 fcca 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R58_START_ADDRESS_IC_1_Default );
 8009f30:	4b4e      	ldr	r3, [pc, #312]	; (800a06c <default_download_IC_1+0x464>)
 8009f32:	2202      	movs	r2, #2
 8009f34:	f24f 4104 	movw	r1, #62468	; 0xf404
 8009f38:	2000      	movs	r0, #0
 8009f3a:	f000 fcc3 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R59_START_PULSE_IC_1_Default );
 8009f3e:	4b4c      	ldr	r3, [pc, #304]	; (800a070 <default_download_IC_1+0x468>)
 8009f40:	2202      	movs	r2, #2
 8009f42:	f24f 4101 	movw	r1, #62465	; 0xf401
 8009f46:	2000      	movs	r0, #0
 8009f48:	f000 fcbc 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R60_START_CORE_IC_1_Default );
 8009f4c:	4b49      	ldr	r3, [pc, #292]	; (800a074 <default_download_IC_1+0x46c>)
 8009f4e:	2202      	movs	r2, #2
 8009f50:	f24f 4102 	movw	r1, #62466	; 0xf402
 8009f54:	2000      	movs	r0, #0
 8009f56:	f000 fcb5 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R61_START_CORE_IC_1_Default );
 8009f5a:	4b47      	ldr	r3, [pc, #284]	; (800a078 <default_download_IC_1+0x470>)
 8009f5c:	2202      	movs	r2, #2
 8009f5e:	f24f 4102 	movw	r1, #62466	; 0xf402
 8009f62:	2000      	movs	r0, #0
 8009f64:	f000 fcae 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R62_START_DELAY_IC_1_SIZE, R62_START_DELAY_IC_1_Default );
 8009f68:	4a44      	ldr	r2, [pc, #272]	; (800a07c <default_download_IC_1+0x474>)
 8009f6a:	2102      	movs	r1, #2
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	f000 fcdc 	bl	800a92a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R63_HIBERNATE_IC_1_Default );
 8009f72:	4b43      	ldr	r3, [pc, #268]	; (800a080 <default_download_IC_1+0x478>)
 8009f74:	2202      	movs	r2, #2
 8009f76:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	f000 fca2 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
}
 8009f80:	bf00      	nop
 8009f82:	bd80      	pop	{r7, pc}
 8009f84:	08020430 	.word	0x08020430
 8009f88:	08020434 	.word	0x08020434
 8009f8c:	08020438 	.word	0x08020438
 8009f90:	0802043c 	.word	0x0802043c
 8009f94:	08020440 	.word	0x08020440
 8009f98:	08020444 	.word	0x08020444
 8009f9c:	08020448 	.word	0x08020448
 8009fa0:	0802044c 	.word	0x0802044c
 8009fa4:	08020450 	.word	0x08020450
 8009fa8:	08020454 	.word	0x08020454
 8009fac:	08020458 	.word	0x08020458
 8009fb0:	0802045c 	.word	0x0802045c
 8009fb4:	08020460 	.word	0x08020460
 8009fb8:	08020464 	.word	0x08020464
 8009fbc:	08020468 	.word	0x08020468
 8009fc0:	0802046c 	.word	0x0802046c
 8009fc4:	08020470 	.word	0x08020470
 8009fc8:	08020474 	.word	0x08020474
 8009fcc:	08020478 	.word	0x08020478
 8009fd0:	0802047c 	.word	0x0802047c
 8009fd4:	08020480 	.word	0x08020480
 8009fd8:	08020484 	.word	0x08020484
 8009fdc:	08020488 	.word	0x08020488
 8009fe0:	0802048c 	.word	0x0802048c
 8009fe4:	08020490 	.word	0x08020490
 8009fe8:	08020494 	.word	0x08020494
 8009fec:	08020498 	.word	0x08020498
 8009ff0:	0802049c 	.word	0x0802049c
 8009ff4:	080204a0 	.word	0x080204a0
 8009ff8:	080204a4 	.word	0x080204a4
 8009ffc:	080204a8 	.word	0x080204a8
 800a000:	080204ac 	.word	0x080204ac
 800a004:	080204b0 	.word	0x080204b0
 800a008:	080204b4 	.word	0x080204b4
 800a00c:	080204b8 	.word	0x080204b8
 800a010:	080204bc 	.word	0x080204bc
 800a014:	080204c0 	.word	0x080204c0
 800a018:	080204c4 	.word	0x080204c4
 800a01c:	080204c8 	.word	0x080204c8
 800a020:	080204cc 	.word	0x080204cc
 800a024:	080204d0 	.word	0x080204d0
 800a028:	080204d4 	.word	0x080204d4
 800a02c:	080204d8 	.word	0x080204d8
 800a030:	080204dc 	.word	0x080204dc
 800a034:	080204e0 	.word	0x080204e0
 800a038:	080204e4 	.word	0x080204e4
 800a03c:	080204e8 	.word	0x080204e8
 800a040:	080204ec 	.word	0x080204ec
 800a044:	080204f0 	.word	0x080204f0
 800a048:	080204f4 	.word	0x080204f4
 800a04c:	080204f8 	.word	0x080204f8
 800a050:	080204fc 	.word	0x080204fc
 800a054:	08020500 	.word	0x08020500
 800a058:	08020504 	.word	0x08020504
 800a05c:	0801b140 	.word	0x0801b140
 800a060:	0801d7fc 	.word	0x0801d7fc
 800a064:	08012fa0 	.word	0x08012fa0
 800a068:	08020508 	.word	0x08020508
 800a06c:	0802050c 	.word	0x0802050c
 800a070:	08020510 	.word	0x08020510
 800a074:	08020514 	.word	0x08020514
 800a078:	08020518 	.word	0x08020518
 800a07c:	0802051c 	.word	0x0802051c
 800a080:	08020520 	.word	0x08020520

0800a084 <Flash_Get_DspNum>:

const double Fs = 48000;///48K
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 800a08a:	1d3b      	adds	r3, r7, #4
 800a08c:	4619      	mov	r1, r3
 800a08e:	2003      	movs	r0, #3
 800a090:	f004 ff40 	bl	800ef14 <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2b08      	cmp	r3, #8
 800a098:	d802      	bhi.n	800a0a0 <Flash_Get_DspNum+0x1c>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	e000      	b.n	800a0a2 <Flash_Get_DspNum+0x1e>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	4a03      	ldr	r2, [pc, #12]	; (800a0b0 <Flash_Get_DspNum+0x2c>)
 800a0a4:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 800a0a8:	bf00      	nop
 800a0aa:	3708      	adds	r7, #8
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}
 800a0b0:	20002cf4 	.word	0x20002cf4

0800a0b4 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 800a0b8:	4b04      	ldr	r3, [pc, #16]	; (800a0cc <Flash_Set_DspNum+0x18>)
 800a0ba:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800a0be:	4619      	mov	r1, r3
 800a0c0:	2003      	movs	r0, #3
 800a0c2:	f004 ff3b 	bl	800ef3c <Flash_Quick_WR>
}
 800a0c6:	bf00      	nop
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	20002cf4 	.word	0x20002cf4

0800a0d0 <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 800a0d0:	b590      	push	{r4, r7, lr}
 800a0d2:	b089      	sub	sp, #36	; 0x24
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 800a0dc:	f04f 0200 	mov.w	r2, #0
 800a0e0:	4b16      	ldr	r3, [pc, #88]	; (800a13c <SIGMASTUDIOTYPE+0x6c>)
 800a0e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0e6:	f7f6 fa5f 	bl	80005a8 <__aeabi_dmul>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 800a0f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a0f6:	f7f6 fd07 	bl	8000b08 <__aeabi_d2iz>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	1619      	asrs	r1, r3, #24
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	1c5a      	adds	r2, r3, #1
 800a106:	607a      	str	r2, [r7, #4]
 800a108:	b2ca      	uxtb	r2, r1
 800a10a:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	1419      	asrs	r1, r3, #16
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	607a      	str	r2, [r7, #4]
 800a116:	b2ca      	uxtb	r2, r1
 800a118:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	1219      	asrs	r1, r3, #8
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	1c5a      	adds	r2, r3, #1
 800a122:	607a      	str	r2, [r7, #4]
 800a124:	b2ca      	uxtb	r2, r1
 800a126:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	1c5a      	adds	r2, r3, #1
 800a12c:	607a      	str	r2, [r7, #4]
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	b2d2      	uxtb	r2, r2
 800a132:	701a      	strb	r2, [r3, #0]
}
 800a134:	bf00      	nop
 800a136:	3724      	adds	r7, #36	; 0x24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd90      	pop	{r4, r7, pc}
 800a13c:	41700000 	.word	0x41700000

0800a140 <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a146:	2300      	movs	r3, #0
 800a148:	80fb      	strh	r3, [r7, #6]
 800a14a:	e009      	b.n	800a160 <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 800a14c:	88fb      	ldrh	r3, [r7, #6]
 800a14e:	4a08      	ldr	r2, [pc, #32]	; (800a170 <Dsp_Delay_Init+0x30>)
 800a150:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800a154:	2100      	movs	r1, #0
 800a156:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a15a:	88fb      	ldrh	r3, [r7, #6]
 800a15c:	3301      	adds	r3, #1
 800a15e:	80fb      	strh	r3, [r7, #6]
 800a160:	88fb      	ldrh	r3, [r7, #6]
 800a162:	2b08      	cmp	r3, #8
 800a164:	d9f2      	bls.n	800a14c <Dsp_Delay_Init+0xc>
	}
}
 800a166:	bf00      	nop
 800a168:	370c      	adds	r7, #12
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bc80      	pop	{r7}
 800a16e:	4770      	bx	lr
 800a170:	20002cf4 	.word	0x20002cf4

0800a174 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	4603      	mov	r3, r0
 800a17c:	6039      	str	r1, [r7, #0]
 800a17e:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800a180:	2300      	movs	r3, #0
 800a182:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	2b08      	cmp	r3, #8
 800a188:	d824      	bhi.n	800a1d4 <Dsp_Delay+0x60>
 800a18a:	79fb      	ldrb	r3, [r7, #7]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d021      	beq.n	800a1d4 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	0e1b      	lsrs	r3, r3, #24
 800a194:	b2db      	uxtb	r3, r3
 800a196:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	0c1b      	lsrs	r3, r3, #16
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	0a1b      	lsrs	r3, r3, #8
 800a1a4:	b2db      	uxtb	r3, r3
 800a1a6:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 800a1ae:	79fb      	ldrb	r3, [r7, #7]
 800a1b0:	4a0a      	ldr	r2, [pc, #40]	; (800a1dc <Dsp_Delay+0x68>)
 800a1b2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800a1b6:	f107 030c 	add.w	r3, r7, #12
 800a1ba:	2204      	movs	r2, #4
 800a1bc:	2000      	movs	r0, #0
 800a1be:	f000 fb81 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 800a1c2:	79fb      	ldrb	r3, [r7, #7]
 800a1c4:	683a      	ldr	r2, [r7, #0]
 800a1c6:	b291      	uxth	r1, r2
 800a1c8:	4a05      	ldr	r2, [pc, #20]	; (800a1e0 <Dsp_Delay+0x6c>)
 800a1ca:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800a1ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800a1d2:	e000      	b.n	800a1d6 <Dsp_Delay+0x62>
		return;
 800a1d4:	bf00      	nop
}
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	08020538 	.word	0x08020538
 800a1e0:	20002cf4 	.word	0x20002cf4

0800a1e4 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	80fb      	strh	r3, [r7, #6]
 800a1ee:	e00a      	b.n	800a206 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 800a1f0:	88fb      	ldrh	r3, [r7, #6]
 800a1f2:	88fa      	ldrh	r2, [r7, #6]
 800a1f4:	b2d1      	uxtb	r1, r2
 800a1f6:	4a08      	ldr	r2, [pc, #32]	; (800a218 <Dsp_OutPutChl_Init+0x34>)
 800a1f8:	4413      	add	r3, r2
 800a1fa:	460a      	mov	r2, r1
 800a1fc:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800a200:	88fb      	ldrh	r3, [r7, #6]
 800a202:	3301      	adds	r3, #1
 800a204:	80fb      	strh	r3, [r7, #6]
 800a206:	88fb      	ldrh	r3, [r7, #6]
 800a208:	2b08      	cmp	r3, #8
 800a20a:	d9f1      	bls.n	800a1f0 <Dsp_OutPutChl_Init+0xc>
	}
}
 800a20c:	bf00      	nop
 800a20e:	370c      	adds	r7, #12
 800a210:	46bd      	mov	sp, r7
 800a212:	bc80      	pop	{r7}
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	20002cf4 	.word	0x20002cf4

0800a21c <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	4603      	mov	r3, r0
 800a224:	460a      	mov	r2, r1
 800a226:	71fb      	strb	r3, [r7, #7]
 800a228:	4613      	mov	r3, r2
 800a22a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800a22c:	2300      	movs	r3, #0
 800a22e:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 800a230:	79fb      	ldrb	r3, [r7, #7]
 800a232:	2b08      	cmp	r3, #8
 800a234:	d825      	bhi.n	800a282 <Dsp_OutPutChl+0x66>
 800a236:	79fb      	ldrb	r3, [r7, #7]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d022      	beq.n	800a282 <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 800a23c:	79bb      	ldrb	r3, [r7, #6]
 800a23e:	2208      	movs	r2, #8
 800a240:	4619      	mov	r1, r3
 800a242:	2000      	movs	r0, #0
 800a244:	f005 f858 	bl	800f2f8 <LimitMaxMin>
 800a248:	4603      	mov	r3, r0
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708
 800a24e:	4b0f      	ldr	r3, [pc, #60]	; (800a28c <Dsp_OutPutChl+0x70>)
 800a250:	785b      	ldrb	r3, [r3, #1]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d104      	bne.n	800a260 <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 800a256:	7bfb      	ldrb	r3, [r7, #15]
 800a258:	461a      	mov	r2, r3
 800a25a:	4b0d      	ldr	r3, [pc, #52]	; (800a290 <Dsp_OutPutChl+0x74>)
 800a25c:	5c9b      	ldrb	r3, [r3, r2]
 800a25e:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 800a260:	79fb      	ldrb	r3, [r7, #7]
 800a262:	4a0c      	ldr	r2, [pc, #48]	; (800a294 <Dsp_OutPutChl+0x78>)
 800a264:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800a268:	f107 030c 	add.w	r3, r7, #12
 800a26c:	2204      	movs	r2, #4
 800a26e:	2000      	movs	r0, #0
 800a270:	f000 fb28 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 800a274:	79fb      	ldrb	r3, [r7, #7]
 800a276:	4a08      	ldr	r2, [pc, #32]	; (800a298 <Dsp_OutPutChl+0x7c>)
 800a278:	4413      	add	r3, r2
 800a27a:	79ba      	ldrb	r2, [r7, #6]
 800a27c:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 800a280:	e000      	b.n	800a284 <Dsp_OutPutChl+0x68>
		return;
 800a282:	bf00      	nop
}
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	2000426c 	.word	0x2000426c
 800a290:	0802054c 	.word	0x0802054c
 800a294:	08020558 	.word	0x08020558
 800a298:	20002cf4 	.word	0x20002cf4

0800a29c <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	71fb      	strb	r3, [r7, #7]
 800a2a6:	e00e      	b.n	800a2c6 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 800a2a8:	79fb      	ldrb	r3, [r7, #7]
 800a2aa:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	4a08      	ldr	r2, [pc, #32]	; (800a2d4 <DspModeNameInit+0x38>)
 800a2b2:	4413      	add	r3, r2
 800a2b4:	3308      	adds	r3, #8
 800a2b6:	2208      	movs	r2, #8
 800a2b8:	4907      	ldr	r1, [pc, #28]	; (800a2d8 <DspModeNameInit+0x3c>)
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f005 f84b 	bl	800f356 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800a2c0:	79fb      	ldrb	r3, [r7, #7]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	71fb      	strb	r3, [r7, #7]
 800a2c6:	79fb      	ldrb	r3, [r7, #7]
 800a2c8:	2b07      	cmp	r3, #7
 800a2ca:	d9ed      	bls.n	800a2a8 <DspModeNameInit+0xc>
	}	
}
 800a2cc:	bf00      	nop
 800a2ce:	3708      	adds	r7, #8
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}
 800a2d4:	20002cf4 	.word	0x20002cf4
 800a2d8:	0802056c 	.word	0x0802056c

0800a2dc <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	80fb      	strh	r3, [r7, #6]
 800a2e6:	e00f      	b.n	800a308 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 800a2e8:	88fb      	ldrh	r3, [r7, #6]
 800a2ea:	00db      	lsls	r3, r3, #3
 800a2ec:	4a0a      	ldr	r2, [pc, #40]	; (800a318 <Dsp_ReName_Init+0x3c>)
 800a2ee:	4413      	add	r3, r2
 800a2f0:	1d18      	adds	r0, r3, #4
 800a2f2:	88fb      	ldrh	r3, [r7, #6]
 800a2f4:	00db      	lsls	r3, r3, #3
 800a2f6:	4a09      	ldr	r2, [pc, #36]	; (800a31c <Dsp_ReName_Init+0x40>)
 800a2f8:	4413      	add	r3, r2
 800a2fa:	2208      	movs	r2, #8
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	f005 f82a 	bl	800f356 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a302:	88fb      	ldrh	r3, [r7, #6]
 800a304:	3301      	adds	r3, #1
 800a306:	80fb      	strh	r3, [r7, #6]
 800a308:	88fb      	ldrh	r3, [r7, #6]
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	d9ec      	bls.n	800a2e8 <Dsp_ReName_Init+0xc>
	}
}
 800a30e:	bf00      	nop
 800a310:	3708      	adds	r7, #8
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	20002cf4 	.word	0x20002cf4
 800a31c:	0802056c 	.word	0x0802056c

0800a320 <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
 800a326:	4603      	mov	r3, r0
 800a328:	460a      	mov	r2, r1
 800a32a:	71fb      	strb	r3, [r7, #7]
 800a32c:	4613      	mov	r3, r2
 800a32e:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 800a330:	f7ff ffd4 	bl	800a2dc <Dsp_ReName_Init>
	if(MixEnable)
 800a334:	79fb      	ldrb	r3, [r7, #7]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 800a33a:	f002 faff 	bl	800c93c <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 800a33e:	f001 f835 	bl	800b3ac <Dsp_Filter_Init>
	Dsp_EQ_Init();
 800a342:	f000 fb15 	bl	800a970 <Dsp_EQ_Init>
	Dsp_Delay_Init();
 800a346:	f7ff fefb 	bl	800a140 <Dsp_Delay_Init>
	if(MixEnable)
 800a34a:	79fb      	ldrb	r3, [r7, #7]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d001      	beq.n	800a354 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 800a350:	f002 fd92 	bl	800ce78 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 800a354:	f002 fdb6 	bl	800cec4 <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 800a358:	f7ff ff44 	bl	800a1e4 <Dsp_OutPutChl_Init>
}
 800a35c:	bf00      	nop
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 800a364:	b590      	push	{r4, r7, lr}
 800a366:	b085      	sub	sp, #20
 800a368:	af00      	add	r7, sp, #0
 800a36a:	4603      	mov	r3, r0
 800a36c:	460a      	mov	r2, r1
 800a36e:	71fb      	strb	r3, [r7, #7]
 800a370:	4613      	mov	r3, r2
 800a372:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 800a374:	2002      	movs	r0, #2
 800a376:	f004 f949 	bl	800e60c <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 800a37a:	79fb      	ldrb	r3, [r7, #7]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d017      	beq.n	800a3b0 <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800a380:	2301      	movs	r3, #1
 800a382:	81fb      	strh	r3, [r7, #14]
 800a384:	e011      	b.n	800a3aa <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 800a386:	89fb      	ldrh	r3, [r7, #14]
 800a388:	b2d8      	uxtb	r0, r3
 800a38a:	89fa      	ldrh	r2, [r7, #14]
 800a38c:	4613      	mov	r3, r2
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	4413      	add	r3, r2
 800a392:	005b      	lsls	r3, r3, #1
 800a394:	4413      	add	r3, r2
 800a396:	3349      	adds	r3, #73	; 0x49
 800a398:	4a60      	ldr	r2, [pc, #384]	; (800a51c <Dsp_Updata+0x1b8>)
 800a39a:	4413      	add	r3, r2
 800a39c:	3304      	adds	r3, #4
 800a39e:	4619      	mov	r1, r3
 800a3a0:	f002 fb0e 	bl	800c9c0 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800a3a4:	89fb      	ldrh	r3, [r7, #14]
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	81fb      	strh	r3, [r7, #14]
 800a3aa:	89fb      	ldrh	r3, [r7, #14]
 800a3ac:	2b08      	cmp	r3, #8
 800a3ae:	d9ea      	bls.n	800a386 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 800a3b0:	2096      	movs	r0, #150	; 0x96
 800a3b2:	f002 fb7b 	bl	800caac <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	81fb      	strh	r3, [r7, #14]
 800a3ba:	e020      	b.n	800a3fe <Dsp_Updata+0x9a>
	{
		FeedDog();
 800a3bc:	f004 fd54 	bl	800ee68 <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 800a3c0:	89fb      	ldrh	r3, [r7, #14]
 800a3c2:	b2d8      	uxtb	r0, r3
 800a3c4:	89fa      	ldrh	r2, [r7, #14]
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	005b      	lsls	r3, r3, #1
 800a3ca:	4413      	add	r3, r2
 800a3cc:	00db      	lsls	r3, r3, #3
 800a3ce:	33b0      	adds	r3, #176	; 0xb0
 800a3d0:	4a52      	ldr	r2, [pc, #328]	; (800a51c <Dsp_Updata+0x1b8>)
 800a3d2:	4413      	add	r3, r2
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	f001 ff8e 	bl	800c2f8 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 800a3dc:	89fb      	ldrh	r3, [r7, #14]
 800a3de:	b2d8      	uxtb	r0, r3
 800a3e0:	89fa      	ldrh	r2, [r7, #14]
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	005b      	lsls	r3, r3, #1
 800a3e6:	4413      	add	r3, r2
 800a3e8:	00db      	lsls	r3, r3, #3
 800a3ea:	33bc      	adds	r3, #188	; 0xbc
 800a3ec:	4a4b      	ldr	r2, [pc, #300]	; (800a51c <Dsp_Updata+0x1b8>)
 800a3ee:	4413      	add	r3, r2
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	2101      	movs	r1, #1
 800a3f4:	f001 ff80 	bl	800c2f8 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a3f8:	89fb      	ldrh	r3, [r7, #14]
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	81fb      	strh	r3, [r7, #14]
 800a3fe:	89fb      	ldrh	r3, [r7, #14]
 800a400:	2b07      	cmp	r3, #7
 800a402:	d9db      	bls.n	800a3bc <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800a404:	2301      	movs	r3, #1
 800a406:	81fb      	strh	r3, [r7, #14]
 800a408:	e00d      	b.n	800a426 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 800a40a:	89fb      	ldrh	r3, [r7, #14]
 800a40c:	b2d8      	uxtb	r0, r3
 800a40e:	89fb      	ldrh	r3, [r7, #14]
 800a410:	4a42      	ldr	r2, [pc, #264]	; (800a51c <Dsp_Updata+0x1b8>)
 800a412:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800a416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a41a:	4619      	mov	r1, r3
 800a41c:	f7ff feaa 	bl	800a174 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800a420:	89fb      	ldrh	r3, [r7, #14]
 800a422:	3301      	adds	r3, #1
 800a424:	81fb      	strh	r3, [r7, #14]
 800a426:	89fb      	ldrh	r3, [r7, #14]
 800a428:	2b08      	cmp	r3, #8
 800a42a:	d9ee      	bls.n	800a40a <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 800a42c:	79bb      	ldrb	r3, [r7, #6]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d014      	beq.n	800a45c <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a432:	2300      	movs	r3, #0
 800a434:	81fb      	strh	r3, [r7, #14]
 800a436:	e00e      	b.n	800a456 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 800a438:	89fb      	ldrh	r3, [r7, #14]
 800a43a:	b2d8      	uxtb	r0, r3
 800a43c:	89fb      	ldrh	r3, [r7, #14]
 800a43e:	4a37      	ldr	r2, [pc, #220]	; (800a51c <Dsp_Updata+0x1b8>)
 800a440:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800a444:	005b      	lsls	r3, r3, #1
 800a446:	4413      	add	r3, r2
 800a448:	885b      	ldrh	r3, [r3, #2]
 800a44a:	4619      	mov	r1, r3
 800a44c:	f002 fdc0 	bl	800cfd0 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a450:	89fb      	ldrh	r3, [r7, #14]
 800a452:	3301      	adds	r3, #1
 800a454:	81fb      	strh	r3, [r7, #14]
 800a456:	89fb      	ldrh	r3, [r7, #14]
 800a458:	2b08      	cmp	r3, #8
 800a45a:	d9ed      	bls.n	800a438 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a45c:	2300      	movs	r3, #0
 800a45e:	81fb      	strh	r3, [r7, #14]
 800a460:	e00c      	b.n	800a47c <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 800a462:	89fb      	ldrh	r3, [r7, #14]
 800a464:	b2d8      	uxtb	r0, r3
 800a466:	89fb      	ldrh	r3, [r7, #14]
 800a468:	4a2c      	ldr	r2, [pc, #176]	; (800a51c <Dsp_Updata+0x1b8>)
 800a46a:	4413      	add	r3, r2
 800a46c:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800a470:	4619      	mov	r1, r3
 800a472:	f002 ff17 	bl	800d2a4 <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800a476:	89fb      	ldrh	r3, [r7, #14]
 800a478:	3301      	adds	r3, #1
 800a47a:	81fb      	strh	r3, [r7, #14]
 800a47c:	89fb      	ldrh	r3, [r7, #14]
 800a47e:	2b08      	cmp	r3, #8
 800a480:	d9ef      	bls.n	800a462 <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800a482:	2300      	movs	r3, #0
 800a484:	81fb      	strh	r3, [r7, #14]
 800a486:	e00c      	b.n	800a4a2 <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 800a488:	89fb      	ldrh	r3, [r7, #14]
 800a48a:	b2d8      	uxtb	r0, r3
 800a48c:	89fb      	ldrh	r3, [r7, #14]
 800a48e:	4a23      	ldr	r2, [pc, #140]	; (800a51c <Dsp_Updata+0x1b8>)
 800a490:	4413      	add	r3, r2
 800a492:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 800a496:	4619      	mov	r1, r3
 800a498:	f7ff fec0 	bl	800a21c <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800a49c:	89fb      	ldrh	r3, [r7, #14]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	81fb      	strh	r3, [r7, #14]
 800a4a2:	89fb      	ldrh	r3, [r7, #14]
 800a4a4:	2b08      	cmp	r3, #8
 800a4a6:	d9ef      	bls.n	800a488 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	81fb      	strh	r3, [r7, #14]
 800a4ac:	e025      	b.n	800a4fa <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	81bb      	strh	r3, [r7, #12]
 800a4b2:	e01c      	b.n	800a4ee <Dsp_Updata+0x18a>
		{
			FeedDog();
 800a4b4:	f004 fcd8 	bl	800ee68 <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 800a4b8:	89fb      	ldrh	r3, [r7, #14]
 800a4ba:	b2d8      	uxtb	r0, r3
 800a4bc:	89bb      	ldrh	r3, [r7, #12]
 800a4be:	b2dc      	uxtb	r4, r3
 800a4c0:	89f9      	ldrh	r1, [r7, #14]
 800a4c2:	89bb      	ldrh	r3, [r7, #12]
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	0052      	lsls	r2, r2, #1
 800a4c8:	441a      	add	r2, r3
 800a4ca:	0093      	lsls	r3, r2, #2
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	005b      	lsls	r3, r3, #1
 800a4d2:	440b      	add	r3, r1
 800a4d4:	01db      	lsls	r3, r3, #7
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a4dc:	4a0f      	ldr	r2, [pc, #60]	; (800a51c <Dsp_Updata+0x1b8>)
 800a4de:	4413      	add	r3, r2
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	4621      	mov	r1, r4
 800a4e4:	f000 fc60 	bl	800ada8 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800a4e8:	89bb      	ldrh	r3, [r7, #12]
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	81bb      	strh	r3, [r7, #12]
 800a4ee:	89bb      	ldrh	r3, [r7, #12]
 800a4f0:	2b1f      	cmp	r3, #31
 800a4f2:	d9df      	bls.n	800a4b4 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a4f4:	89fb      	ldrh	r3, [r7, #14]
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	81fb      	strh	r3, [r7, #14]
 800a4fa:	89fb      	ldrh	r3, [r7, #14]
 800a4fc:	2b07      	cmp	r3, #7
 800a4fe:	d9d6      	bls.n	800a4ae <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 800a500:	f002 fe32 	bl	800d168 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800a504:	4b06      	ldr	r3, [pc, #24]	; (800a520 <Dsp_Updata+0x1bc>)
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	2b06      	cmp	r3, #6
 800a50a:	d102      	bne.n	800a512 <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800a50c:	2003      	movs	r0, #3
 800a50e:	f004 f87d 	bl	800e60c <AudioMute>
		///TurnOn_REM_EN;
	}
}
 800a512:	bf00      	nop
 800a514:	3714      	adds	r7, #20
 800a516:	46bd      	mov	sp, r7
 800a518:	bd90      	pop	{r4, r7, pc}
 800a51a:	bf00      	nop
 800a51c:	20002cf4 	.word	0x20002cf4
 800a520:	20003b48 	.word	0x20003b48

0800a524 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800a528:	4b0d      	ldr	r3, [pc, #52]	; (800a560 <Dsp_Data_Reset+0x3c>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 800a530:	f7ff fdc0 	bl	800a0b4 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 800a534:	2101      	movs	r1, #1
 800a536:	2001      	movs	r0, #1
 800a538:	f7ff fef2 	bl	800a320 <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800a53c:	2101      	movs	r1, #1
 800a53e:	2001      	movs	r0, #1
 800a540:	f7ff ff10 	bl	800a364 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800a544:	2200      	movs	r2, #0
 800a546:	210a      	movs	r1, #10
 800a548:	2003      	movs	r0, #3
 800a54a:	f004 ff23 	bl	800f394 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800a54e:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800a552:	210a      	movs	r1, #10
 800a554:	2003      	movs	r0, #3
 800a556:	f004 ff1d 	bl	800f394 <PostMessage>
}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	20002cf4 	.word	0x20002cf4

0800a564 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
}
void Dsp_ON(void)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800a568:	4b11      	ldr	r3, [pc, #68]	; (800a5b0 <Dsp_ON+0x4c>)
 800a56a:	2202      	movs	r2, #2
 800a56c:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800a570:	4b0f      	ldr	r3, [pc, #60]	; (800a5b0 <Dsp_ON+0x4c>)
 800a572:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800a576:	4b0e      	ldr	r3, [pc, #56]	; (800a5b0 <Dsp_ON+0x4c>)
 800a578:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 800a57c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a580:	210a      	movs	r1, #10
 800a582:	2003      	movs	r0, #3
 800a584:	f004 ff06 	bl	800f394 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 800a588:	2101      	movs	r1, #1
 800a58a:	2007      	movs	r0, #7
 800a58c:	f002 fe68 	bl	800d260 <Dsp_Mute>
	Dsp_Mute(8,1);
 800a590:	2101      	movs	r1, #1
 800a592:	2008      	movs	r0, #8
 800a594:	f002 fe64 	bl	800d260 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 800a598:	4b05      	ldr	r3, [pc, #20]	; (800a5b0 <Dsp_ON+0x4c>)
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800a5a0:	4b03      	ldr	r3, [pc, #12]	; (800a5b0 <Dsp_ON+0x4c>)
 800a5a2:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800a5a6:	4b02      	ldr	r3, [pc, #8]	; (800a5b0 <Dsp_ON+0x4c>)
 800a5a8:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 800a5ac:	bf00      	nop
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	20002cf4 	.word	0x20002cf4

0800a5b4 <Dsp_OFF>:
void Dsp_OFF(void)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	2000      	movs	r0, #0
 800a5be:	f7ff feaf 	bl	800a320 <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	80fb      	strh	r3, [r7, #6]
 800a5c6:	e016      	b.n	800a5f6 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800a5c8:	88fa      	ldrh	r2, [r7, #6]
 800a5ca:	4924      	ldr	r1, [pc, #144]	; (800a65c <Dsp_OFF+0xa8>)
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	005b      	lsls	r3, r3, #1
 800a5d0:	4413      	add	r3, r2
 800a5d2:	00db      	lsls	r3, r3, #3
 800a5d4:	440b      	add	r3, r1
 800a5d6:	33b0      	adds	r3, #176	; 0xb0
 800a5d8:	2200      	movs	r2, #0
 800a5da:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800a5dc:	88fa      	ldrh	r2, [r7, #6]
 800a5de:	491f      	ldr	r1, [pc, #124]	; (800a65c <Dsp_OFF+0xa8>)
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	005b      	lsls	r3, r3, #1
 800a5e4:	4413      	add	r3, r2
 800a5e6:	00db      	lsls	r3, r3, #3
 800a5e8:	440b      	add	r3, r1
 800a5ea:	33bc      	adds	r3, #188	; 0xbc
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a5f0:	88fb      	ldrh	r3, [r7, #6]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	80fb      	strh	r3, [r7, #6]
 800a5f6:	88fb      	ldrh	r3, [r7, #6]
 800a5f8:	2b07      	cmp	r3, #7
 800a5fa:	d9e5      	bls.n	800a5c8 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800a5fc:	2100      	movs	r1, #0
 800a5fe:	2007      	movs	r0, #7
 800a600:	f002 fe2e 	bl	800d260 <Dsp_Mute>
	Dsp_Mute(8,0);
 800a604:	2100      	movs	r1, #0
 800a606:	2008      	movs	r0, #8
 800a608:	f002 fe2a 	bl	800d260 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800a60c:	4b13      	ldr	r3, [pc, #76]	; (800a65c <Dsp_OFF+0xa8>)
 800a60e:	2200      	movs	r2, #0
 800a610:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800a614:	4b11      	ldr	r3, [pc, #68]	; (800a65c <Dsp_OFF+0xa8>)
 800a616:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800a61a:	4b10      	ldr	r3, [pc, #64]	; (800a65c <Dsp_OFF+0xa8>)
 800a61c:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 800a620:	2100      	movs	r1, #0
 800a622:	2000      	movs	r0, #0
 800a624:	f7ff fe9e 	bl	800a364 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a628:	2300      	movs	r3, #0
 800a62a:	80fb      	strh	r3, [r7, #6]
 800a62c:	e00c      	b.n	800a648 <Dsp_OFF+0x94>
	{
		FeedDog();
 800a62e:	f004 fc1b 	bl	800ee68 <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 800a632:	88fb      	ldrh	r3, [r7, #6]
 800a634:	b2db      	uxtb	r3, r3
 800a636:	3301      	adds	r3, #1
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	2101      	movs	r1, #1
 800a63c:	4618      	mov	r0, r3
 800a63e:	f000 fcb9 	bl	800afb4 <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a642:	88fb      	ldrh	r3, [r7, #6]
 800a644:	3301      	adds	r3, #1
 800a646:	80fb      	strh	r3, [r7, #6]
 800a648:	88fb      	ldrh	r3, [r7, #6]
 800a64a:	2b07      	cmp	r3, #7
 800a64c:	d9ef      	bls.n	800a62e <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 800a64e:	2092      	movs	r0, #146	; 0x92
 800a650:	f002 fa2c 	bl	800caac <Dsp_Mix_Input>
}
 800a654:	bf00      	nop
 800a656:	3708      	adds	r7, #8
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}
 800a65c:	20002cf4 	.word	0x20002cf4

0800a660 <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 800a664:	4b33      	ldr	r3, [pc, #204]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a666:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800a66a:	2b05      	cmp	r3, #5
 800a66c:	d85c      	bhi.n	800a728 <Dsp_PowerOnInit+0xc8>
 800a66e:	a201      	add	r2, pc, #4	; (adr r2, 800a674 <Dsp_PowerOnInit+0x14>)
 800a670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a674:	0800a729 	.word	0x0800a729
 800a678:	0800a68d 	.word	0x0800a68d
 800a67c:	0800a6d1 	.word	0x0800a6d1
 800a680:	0800a729 	.word	0x0800a729
 800a684:	0800a715 	.word	0x0800a715
 800a688:	0800a71f 	.word	0x0800a71f
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 800a68c:	f7ff fabc 	bl	8009c08 <default_download_IC_1>
			Flash_Get_DspNum();
 800a690:	f7ff fcf8 	bl	800a084 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 800a694:	4b27      	ldr	r3, [pc, #156]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a696:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d00a      	beq.n	800a6b4 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800a69e:	4b25      	ldr	r3, [pc, #148]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6a0:	2202      	movs	r2, #2
 800a6a2:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800a6a6:	4b23      	ldr	r3, [pc, #140]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6a8:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800a6ac:	4b21      	ldr	r3, [pc, #132]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6ae:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 800a6b2:	e008      	b.n	800a6c6 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	2001      	movs	r0, #1
 800a6b8:	f7ff fe54 	bl	800a364 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800a6bc:	2200      	movs	r2, #0
 800a6be:	210a      	movs	r1, #10
 800a6c0:	2003      	movs	r0, #3
 800a6c2:	f004 fe67 	bl	800f394 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 800a6c6:	4b1b      	ldr	r3, [pc, #108]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6c8:	2202      	movs	r2, #2
 800a6ca:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800a6ce:	e02e      	b.n	800a72e <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 800a6d0:	4b18      	ldr	r3, [pc, #96]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6d2:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d128      	bne.n	800a72c <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800a6da:	4b16      	ldr	r3, [pc, #88]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6dc:	2205      	movs	r2, #5
 800a6de:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800a6e2:	4b15      	ldr	r3, [pc, #84]	; (800a738 <Dsp_PowerOnInit+0xd8>)
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d10f      	bne.n	800a70a <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800a6ea:	2203      	movs	r2, #3
 800a6ec:	2101      	movs	r1, #1
 800a6ee:	2003      	movs	r0, #3
 800a6f0:	f004 fe50 	bl	800f394 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 800a6f4:	4b0f      	ldr	r3, [pc, #60]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a6f6:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d105      	bne.n	800a70a <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800a6fe:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800a702:	210a      	movs	r1, #10
 800a704:	2003      	movs	r0, #3
 800a706:	f004 fe45 	bl	800f394 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800a70a:	4b0a      	ldr	r3, [pc, #40]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a70c:	2203      	movs	r2, #3
 800a70e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 800a712:	e00b      	b.n	800a72c <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 800a714:	4b07      	ldr	r3, [pc, #28]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a716:	2205      	movs	r2, #5
 800a718:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800a71c:	e007      	b.n	800a72e <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800a71e:	4b05      	ldr	r3, [pc, #20]	; (800a734 <Dsp_PowerOnInit+0xd4>)
 800a720:	2200      	movs	r2, #0
 800a722:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800a726:	e002      	b.n	800a72e <Dsp_PowerOnInit+0xce>
		default:break;
 800a728:	bf00      	nop
 800a72a:	e000      	b.n	800a72e <Dsp_PowerOnInit+0xce>
			break;
 800a72c:	bf00      	nop
	}
}
 800a72e:	bf00      	nop
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	20002cf4 	.word	0x20002cf4
 800a738:	20002871 	.word	0x20002871

0800a73c <TASK_Dsp_Pro>:
	DspModeNameInit();
	DspDataInit(ENABLE,ENABLE);
}
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 800a740:	f7ff ff8e 	bl	800a660 <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 800a744:	f000 fc9e 	bl	800b084 <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 800a748:	f000 fd66 	bl	800b218 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 800a74c:	f002 ffbc 	bl	800d6c8 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 800a750:	f002 fb04 	bl	800cd5c <Dsp_Info_Det>
	///M2D_TxService();
}
 800a754:	bf00      	nop
 800a756:	bd80      	pop	{r7, pc}

0800a758 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 800a758:	b480      	push	{r7}
 800a75a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 800a75c:	bf00      	nop
 800a75e:	46bd      	mov	sp, r7
 800a760:	bc80      	pop	{r7}
 800a762:	4770      	bx	lr

0800a764 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800a764:	b590      	push	{r4, r7, lr}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	4603      	mov	r3, r0
 800a76c:	603a      	str	r2, [r7, #0]
 800a76e:	71fb      	strb	r3, [r7, #7]
 800a770:	460b      	mov	r3, r1
 800a772:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800a774:	2304      	movs	r3, #4
 800a776:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800a778:	79fb      	ldrb	r3, [r7, #7]
 800a77a:	4619      	mov	r1, r3
 800a77c:	2000      	movs	r0, #0
 800a77e:	f004 fca9 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800a782:	88bb      	ldrh	r3, [r7, #4]
 800a784:	0a1b      	lsrs	r3, r3, #8
 800a786:	b29b      	uxth	r3, r3
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	4619      	mov	r1, r3
 800a78c:	2000      	movs	r0, #0
 800a78e:	f004 fca1 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800a792:	88bb      	ldrh	r3, [r7, #4]
 800a794:	b2db      	uxtb	r3, r3
 800a796:	4619      	mov	r1, r3
 800a798:	2000      	movs	r0, #0
 800a79a:	f004 fc9b 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a79e:	e008      	b.n	800a7b2 <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 800a7a0:	683c      	ldr	r4, [r7, #0]
 800a7a2:	1c63      	adds	r3, r4, #1
 800a7a4:	603b      	str	r3, [r7, #0]
 800a7a6:	21ff      	movs	r1, #255	; 0xff
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	f004 fc93 	bl	800f0d4 <SPI_RW>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	7023      	strb	r3, [r4, #0]
	while(length--)
 800a7b2:	7bfb      	ldrb	r3, [r7, #15]
 800a7b4:	1e5a      	subs	r2, r3, #1
 800a7b6:	73fa      	strb	r2, [r7, #15]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d1f1      	bne.n	800a7a0 <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800a7bc:	bf00      	nop
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd90      	pop	{r4, r7, pc}

0800a7c4 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	603a      	str	r2, [r7, #0]
 800a7ce:	71fb      	strb	r3, [r7, #7]
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800a7d4:	2304      	movs	r3, #4
 800a7d6:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800a7d8:	79fb      	ldrb	r3, [r7, #7]
 800a7da:	4619      	mov	r1, r3
 800a7dc:	2000      	movs	r0, #0
 800a7de:	f004 fc79 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800a7e2:	88bb      	ldrh	r3, [r7, #4]
 800a7e4:	0a1b      	lsrs	r3, r3, #8
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	f004 fc71 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800a7f2:	88bb      	ldrh	r3, [r7, #4]
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	f004 fc6b 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a7fe:	e007      	b.n	800a810 <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	1c5a      	adds	r2, r3, #1
 800a804:	603a      	str	r2, [r7, #0]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	4619      	mov	r1, r3
 800a80a:	2000      	movs	r0, #0
 800a80c:	f004 fc62 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a810:	7bfb      	ldrb	r3, [r7, #15]
 800a812:	1e5a      	subs	r2, r3, #1
 800a814:	73fa      	strb	r2, [r7, #15]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d1f2      	bne.n	800a800 <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800a81a:	2032      	movs	r0, #50	; 0x32
 800a81c:	f004 fd2c 	bl	800f278 <SysWaitUs>
}
 800a820:	bf00      	nop
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	607b      	str	r3, [r7, #4]
 800a830:	4603      	mov	r3, r0
 800a832:	73fb      	strb	r3, [r7, #15]
 800a834:	460b      	mov	r3, r1
 800a836:	81bb      	strh	r3, [r7, #12]
 800a838:	4613      	mov	r3, r2
 800a83a:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800a83c:	2300      	movs	r3, #0
 800a83e:	75fb      	strb	r3, [r7, #23]
 800a840:	e00f      	b.n	800a862 <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 800a842:	7dfb      	ldrb	r3, [r7, #23]
 800a844:	b29b      	uxth	r3, r3
 800a846:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a84a:	b299      	uxth	r1, r3
 800a84c:	7bfb      	ldrb	r3, [r7, #15]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff ffb7 	bl	800a7c4 <SIGMA_WRITE>
		pData+=4;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	3304      	adds	r3, #4
 800a85a:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 800a85c:	7dfb      	ldrb	r3, [r7, #23]
 800a85e:	3301      	adds	r3, #1
 800a860:	75fb      	strb	r3, [r7, #23]
 800a862:	7dfb      	ldrb	r3, [r7, #23]
 800a864:	b29b      	uxth	r3, r3
 800a866:	897a      	ldrh	r2, [r7, #10]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d8ea      	bhi.n	800a842 <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 800a86c:	2300      	movs	r3, #0
 800a86e:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800a870:	2300      	movs	r3, #0
 800a872:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 800a874:	89bb      	ldrh	r3, [r7, #12]
 800a876:	0a1b      	lsrs	r3, r3, #8
 800a878:	b29b      	uxth	r3, r3
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 800a87e:	89bb      	ldrh	r3, [r7, #12]
 800a880:	b2db      	uxtb	r3, r3
 800a882:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 800a884:	f107 0210 	add.w	r2, r7, #16
 800a888:	7bfb      	ldrb	r3, [r7, #15]
 800a88a:	f246 0105 	movw	r1, #24581	; 0x6005
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff ff98 	bl	800a7c4 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 800a894:	2300      	movs	r3, #0
 800a896:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800a898:	2300      	movs	r3, #0
 800a89a:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 800a89c:	2300      	movs	r3, #0
 800a89e:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 800a8a0:	897b      	ldrh	r3, [r7, #10]
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 800a8a6:	f107 0210 	add.w	r2, r7, #16
 800a8aa:	7bfb      	ldrb	r3, [r7, #15]
 800a8ac:	f246 0106 	movw	r1, #24582	; 0x6006
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7ff ff87 	bl	800a7c4 <SIGMA_WRITE>
	SysWaitUs(50);
 800a8b6:	2032      	movs	r0, #50	; 0x32
 800a8b8:	f004 fcde 	bl	800f278 <SysWaitUs>
}
 800a8bc:	bf00      	nop
 800a8be:	3718      	adds	r7, #24
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	607b      	str	r3, [r7, #4]
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	73fb      	strb	r3, [r7, #15]
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	81bb      	strh	r3, [r7, #12]
 800a8d4:	4613      	mov	r3, r2
 800a8d6:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
 800a8da:	4619      	mov	r1, r3
 800a8dc:	2000      	movs	r0, #0
 800a8de:	f004 fbf9 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800a8e2:	89bb      	ldrh	r3, [r7, #12]
 800a8e4:	0a1b      	lsrs	r3, r3, #8
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	2000      	movs	r0, #0
 800a8ee:	f004 fbf1 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800a8f2:	89bb      	ldrh	r3, [r7, #12]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	2000      	movs	r0, #0
 800a8fa:	f004 fbeb 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a8fe:	e007      	b.n	800a910 <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	1c5a      	adds	r2, r3, #1
 800a904:	607a      	str	r2, [r7, #4]
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	4619      	mov	r1, r3
 800a90a:	2000      	movs	r0, #0
 800a90c:	f004 fbe2 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a910:	897b      	ldrh	r3, [r7, #10]
 800a912:	1e5a      	subs	r2, r3, #1
 800a914:	817a      	strh	r2, [r7, #10]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1f2      	bne.n	800a900 <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800a91a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a91e:	f004 fcab 	bl	800f278 <SysWaitUs>
}
 800a922:	bf00      	nop
 800a924:	3710      	adds	r7, #16
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b082      	sub	sp, #8
 800a92e:	af00      	add	r7, sp, #0
 800a930:	4603      	mov	r3, r0
 800a932:	603a      	str	r2, [r7, #0]
 800a934:	71fb      	strb	r3, [r7, #7]
 800a936:	460b      	mov	r3, r1
 800a938:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800a93a:	79fb      	ldrb	r3, [r7, #7]
 800a93c:	4619      	mov	r1, r3
 800a93e:	2000      	movs	r0, #0
 800a940:	f004 fbc8 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a944:	e007      	b.n	800a956 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	1c5a      	adds	r2, r3, #1
 800a94a:	603a      	str	r2, [r7, #0]
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	4619      	mov	r1, r3
 800a950:	2000      	movs	r0, #0
 800a952:	f004 fbbf 	bl	800f0d4 <SPI_RW>
	while(length--)
 800a956:	88bb      	ldrh	r3, [r7, #4]
 800a958:	1e5a      	subs	r2, r3, #1
 800a95a:	80ba      	strh	r2, [r7, #4]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d1f2      	bne.n	800a946 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800a960:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a964:	f004 fc88 	bl	800f278 <SysWaitUs>
}
 800a968:	bf00      	nop
 800a96a:	3708      	adds	r7, #8
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 800a970:	b490      	push	{r4, r7}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a976:	2300      	movs	r3, #0
 800a978:	80fb      	strh	r3, [r7, #6]
 800a97a:	e091      	b.n	800aaa0 <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800a97c:	2300      	movs	r3, #0
 800a97e:	80bb      	strh	r3, [r7, #4]
 800a980:	e087      	b.n	800aa92 <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 800a982:	88f9      	ldrh	r1, [r7, #6]
 800a984:	88bb      	ldrh	r3, [r7, #4]
 800a986:	484b      	ldr	r0, [pc, #300]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800a988:	461a      	mov	r2, r3
 800a98a:	0052      	lsls	r2, r2, #1
 800a98c:	441a      	add	r2, r3
 800a98e:	0093      	lsls	r3, r2, #2
 800a990:	461a      	mov	r2, r3
 800a992:	460b      	mov	r3, r1
 800a994:	005b      	lsls	r3, r3, #1
 800a996:	440b      	add	r3, r1
 800a998:	01db      	lsls	r3, r3, #7
 800a99a:	4413      	add	r3, r2
 800a99c:	4403      	add	r3, r0
 800a99e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 800a9a6:	88f9      	ldrh	r1, [r7, #6]
 800a9a8:	88bb      	ldrh	r3, [r7, #4]
 800a9aa:	4842      	ldr	r0, [pc, #264]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	0052      	lsls	r2, r2, #1
 800a9b0:	441a      	add	r2, r3
 800a9b2:	0093      	lsls	r3, r2, #2
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	005b      	lsls	r3, r3, #1
 800a9ba:	440b      	add	r3, r1
 800a9bc:	01db      	lsls	r3, r3, #7
 800a9be:	4413      	add	r3, r2
 800a9c0:	4403      	add	r3, r0
 800a9c2:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800a9c6:	7813      	ldrb	r3, [r2, #0]
 800a9c8:	f043 0301 	orr.w	r3, r3, #1
 800a9cc:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 800a9ce:	88f9      	ldrh	r1, [r7, #6]
 800a9d0:	88bb      	ldrh	r3, [r7, #4]
 800a9d2:	4838      	ldr	r0, [pc, #224]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	0052      	lsls	r2, r2, #1
 800a9d8:	441a      	add	r2, r3
 800a9da:	0093      	lsls	r3, r2, #2
 800a9dc:	461a      	mov	r2, r3
 800a9de:	460b      	mov	r3, r1
 800a9e0:	005b      	lsls	r3, r3, #1
 800a9e2:	440b      	add	r3, r1
 800a9e4:	01db      	lsls	r3, r3, #7
 800a9e6:	4413      	add	r3, r2
 800a9e8:	4403      	add	r3, r0
 800a9ea:	f203 1371 	addw	r3, r3, #369	; 0x171
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 800a9f2:	88f9      	ldrh	r1, [r7, #6]
 800a9f4:	88bb      	ldrh	r3, [r7, #4]
 800a9f6:	482f      	ldr	r0, [pc, #188]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	0052      	lsls	r2, r2, #1
 800a9fc:	441a      	add	r2, r3
 800a9fe:	0093      	lsls	r3, r2, #2
 800aa00:	461a      	mov	r2, r3
 800aa02:	460b      	mov	r3, r1
 800aa04:	005b      	lsls	r3, r3, #1
 800aa06:	440b      	add	r3, r1
 800aa08:	01db      	lsls	r3, r3, #7
 800aa0a:	4413      	add	r3, r2
 800aa0c:	4403      	add	r3, r0
 800aa0e:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800aa12:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800aa16:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 800aa18:	88ba      	ldrh	r2, [r7, #4]
 800aa1a:	88f9      	ldrh	r1, [r7, #6]
 800aa1c:	88bb      	ldrh	r3, [r7, #4]
 800aa1e:	4826      	ldr	r0, [pc, #152]	; (800aab8 <Dsp_EQ_Init+0x148>)
 800aa20:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800aa24:	4c23      	ldr	r4, [pc, #140]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800aa26:	461a      	mov	r2, r3
 800aa28:	0052      	lsls	r2, r2, #1
 800aa2a:	441a      	add	r2, r3
 800aa2c:	0093      	lsls	r3, r2, #2
 800aa2e:	461a      	mov	r2, r3
 800aa30:	460b      	mov	r3, r1
 800aa32:	005b      	lsls	r3, r3, #1
 800aa34:	440b      	add	r3, r1
 800aa36:	01db      	lsls	r3, r3, #7
 800aa38:	4413      	add	r3, r2
 800aa3a:	4423      	add	r3, r4
 800aa3c:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800aa40:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 800aa42:	88f9      	ldrh	r1, [r7, #6]
 800aa44:	88bb      	ldrh	r3, [r7, #4]
 800aa46:	481b      	ldr	r0, [pc, #108]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800aa48:	461a      	mov	r2, r3
 800aa4a:	0052      	lsls	r2, r2, #1
 800aa4c:	441a      	add	r2, r3
 800aa4e:	0093      	lsls	r3, r2, #2
 800aa50:	461a      	mov	r2, r3
 800aa52:	460b      	mov	r3, r1
 800aa54:	005b      	lsls	r3, r3, #1
 800aa56:	440b      	add	r3, r1
 800aa58:	01db      	lsls	r3, r3, #7
 800aa5a:	4413      	add	r3, r2
 800aa5c:	4403      	add	r3, r0
 800aa5e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800aa62:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800aa66:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 800aa68:	88f9      	ldrh	r1, [r7, #6]
 800aa6a:	88bb      	ldrh	r3, [r7, #4]
 800aa6c:	4811      	ldr	r0, [pc, #68]	; (800aab4 <Dsp_EQ_Init+0x144>)
 800aa6e:	461a      	mov	r2, r3
 800aa70:	0052      	lsls	r2, r2, #1
 800aa72:	441a      	add	r2, r3
 800aa74:	0093      	lsls	r3, r2, #2
 800aa76:	461a      	mov	r2, r3
 800aa78:	460b      	mov	r3, r1
 800aa7a:	005b      	lsls	r3, r3, #1
 800aa7c:	440b      	add	r3, r1
 800aa7e:	01db      	lsls	r3, r3, #7
 800aa80:	4413      	add	r3, r2
 800aa82:	4403      	add	r3, r0
 800aa84:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800aa88:	228d      	movs	r2, #141	; 0x8d
 800aa8a:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800aa8c:	88bb      	ldrh	r3, [r7, #4]
 800aa8e:	3301      	adds	r3, #1
 800aa90:	80bb      	strh	r3, [r7, #4]
 800aa92:	88bb      	ldrh	r3, [r7, #4]
 800aa94:	2b1f      	cmp	r3, #31
 800aa96:	f67f af74 	bls.w	800a982 <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800aa9a:	88fb      	ldrh	r3, [r7, #6]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	80fb      	strh	r3, [r7, #6]
 800aaa0:	88fb      	ldrh	r3, [r7, #6]
 800aaa2:	2b07      	cmp	r3, #7
 800aaa4:	f67f af6a 	bls.w	800a97c <Dsp_EQ_Init+0xc>
		}
	}
}
 800aaa8:	bf00      	nop
 800aaaa:	3708      	adds	r7, #8
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bc90      	pop	{r4, r7}
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	20002cf4 	.word	0x20002cf4
 800aab8:	080205b4 	.word	0x080205b4
 800aabc:	00000000 	.word	0x00000000

0800aac0 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 800aac0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aac4:	b097      	sub	sp, #92	; 0x5c
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	60f8      	str	r0, [r7, #12]
 800aaca:	60b9      	str	r1, [r7, #8]
 800aacc:	607a      	str	r2, [r7, #4]
 800aace:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 800aad0:	887b      	ldrh	r3, [r7, #2]
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7f5 fcee 	bl	80004b4 <__aeabi_ui2d>
 800aad8:	a3a9      	add	r3, pc, #676	; (adr r3, 800ad80 <EQ_Algorithm+0x2c0>)
 800aada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aade:	f7f5 fbab 	bl	8000238 <__aeabi_dsub>
 800aae2:	4603      	mov	r3, r0
 800aae4:	460c      	mov	r4, r1
 800aae6:	4618      	mov	r0, r3
 800aae8:	4621      	mov	r1, r4
 800aaea:	f04f 0200 	mov.w	r2, #0
 800aaee:	4ba6      	ldr	r3, [pc, #664]	; (800ad88 <EQ_Algorithm+0x2c8>)
 800aaf0:	f7f5 fe84 	bl	80007fc <__aeabi_ddiv>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 800aafc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7f5 fcd7 	bl	80004b4 <__aeabi_ui2d>
 800ab06:	f04f 0200 	mov.w	r2, #0
 800ab0a:	4b9f      	ldr	r3, [pc, #636]	; (800ad88 <EQ_Algorithm+0x2c8>)
 800ab0c:	f7f5 fe76 	bl	80007fc <__aeabi_ddiv>
 800ab10:	4603      	mov	r3, r0
 800ab12:	460c      	mov	r4, r1
 800ab14:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 800ab18:	68b8      	ldr	r0, [r7, #8]
 800ab1a:	f7f5 fccb 	bl	80004b4 <__aeabi_ui2d>
 800ab1e:	f04f 0200 	mov.w	r2, #0
 800ab22:	4b9a      	ldr	r3, [pc, #616]	; (800ad8c <EQ_Algorithm+0x2cc>)
 800ab24:	f7f5 fb88 	bl	8000238 <__aeabi_dsub>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	4621      	mov	r1, r4
 800ab30:	f04f 0200 	mov.w	r2, #0
 800ab34:	4b94      	ldr	r3, [pc, #592]	; (800ad88 <EQ_Algorithm+0x2c8>)
 800ab36:	f7f5 fe61 	bl	80007fc <__aeabi_ddiv>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	460c      	mov	r4, r1
 800ab3e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f7f5 fcb6 	bl	80004b4 <__aeabi_ui2d>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 800ab50:	f04f 0200 	mov.w	r2, #0
 800ab54:	4b8e      	ldr	r3, [pc, #568]	; (800ad90 <EQ_Algorithm+0x2d0>)
 800ab56:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ab5a:	f7f5 fe4f 	bl	80007fc <__aeabi_ddiv>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	460c      	mov	r4, r1
 800ab62:	461a      	mov	r2, r3
 800ab64:	4623      	mov	r3, r4
 800ab66:	f04f 0000 	mov.w	r0, #0
 800ab6a:	498a      	ldr	r1, [pc, #552]	; (800ad94 <EQ_Algorithm+0x2d4>)
 800ab6c:	f006 f936 	bl	8010ddc <pow>
 800ab70:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 800ab74:	4b88      	ldr	r3, [pc, #544]	; (800ad98 <EQ_Algorithm+0x2d8>)
 800ab76:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	f7f5 fb5d 	bl	800023c <__adddf3>
 800ab82:	4603      	mov	r3, r0
 800ab84:	460c      	mov	r4, r1
 800ab86:	4618      	mov	r0, r3
 800ab88:	4621      	mov	r1, r4
 800ab8a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ab8e:	f7f5 fd0b 	bl	80005a8 <__aeabi_dmul>
 800ab92:	4603      	mov	r3, r0
 800ab94:	460c      	mov	r4, r1
 800ab96:	4618      	mov	r0, r3
 800ab98:	4621      	mov	r1, r4
 800ab9a:	4b80      	ldr	r3, [pc, #512]	; (800ad9c <EQ_Algorithm+0x2dc>)
 800ab9c:	cb18      	ldmia	r3, {r3, r4}
 800ab9e:	461a      	mov	r2, r3
 800aba0:	4623      	mov	r3, r4
 800aba2:	f7f5 fe2b 	bl	80007fc <__aeabi_ddiv>
 800aba6:	4603      	mov	r3, r0
 800aba8:	460c      	mov	r4, r1
 800abaa:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 800abae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800abb2:	f006 f8d9 	bl	8010d68 <sin>
 800abb6:	4680      	mov	r8, r0
 800abb8:	4689      	mov	r9, r1
 800abba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800abbe:	4602      	mov	r2, r0
 800abc0:	460b      	mov	r3, r1
 800abc2:	f7f5 fb3b 	bl	800023c <__adddf3>
 800abc6:	4603      	mov	r3, r0
 800abc8:	460c      	mov	r4, r1
 800abca:	461a      	mov	r2, r3
 800abcc:	4623      	mov	r3, r4
 800abce:	4640      	mov	r0, r8
 800abd0:	4649      	mov	r1, r9
 800abd2:	f7f5 fe13 	bl	80007fc <__aeabi_ddiv>
 800abd6:	4603      	mov	r3, r0
 800abd8:	460c      	mov	r4, r1
 800abda:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 800abde:	f04f 0200 	mov.w	r2, #0
 800abe2:	4b6f      	ldr	r3, [pc, #444]	; (800ada0 <EQ_Algorithm+0x2e0>)
 800abe4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800abe8:	f7f5 fe08 	bl	80007fc <__aeabi_ddiv>
 800abec:	4603      	mov	r3, r0
 800abee:	460c      	mov	r4, r1
 800abf0:	461a      	mov	r2, r3
 800abf2:	4623      	mov	r3, r4
 800abf4:	f04f 0000 	mov.w	r0, #0
 800abf8:	4966      	ldr	r1, [pc, #408]	; (800ad94 <EQ_Algorithm+0x2d4>)
 800abfa:	f006 f8ef 	bl	8010ddc <pow>
 800abfe:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 800ac02:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ac06:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ac0a:	f7f5 fdf7 	bl	80007fc <__aeabi_ddiv>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	460c      	mov	r4, r1
 800ac12:	4618      	mov	r0, r3
 800ac14:	4621      	mov	r1, r4
 800ac16:	f04f 0200 	mov.w	r2, #0
 800ac1a:	4b62      	ldr	r3, [pc, #392]	; (800ada4 <EQ_Algorithm+0x2e4>)
 800ac1c:	f7f5 fb0e 	bl	800023c <__adddf3>
 800ac20:	4603      	mov	r3, r0
 800ac22:	460c      	mov	r4, r1
 800ac24:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 800ac28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ac2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ac30:	f7f5 fcba 	bl	80005a8 <__aeabi_dmul>
 800ac34:	4603      	mov	r3, r0
 800ac36:	460c      	mov	r4, r1
 800ac38:	461a      	mov	r2, r3
 800ac3a:	4623      	mov	r3, r4
 800ac3c:	f04f 0000 	mov.w	r0, #0
 800ac40:	4958      	ldr	r1, [pc, #352]	; (800ada4 <EQ_Algorithm+0x2e4>)
 800ac42:	f7f5 faf9 	bl	8000238 <__aeabi_dsub>
 800ac46:	4603      	mov	r3, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ac52:	f7f5 fca9 	bl	80005a8 <__aeabi_dmul>
 800ac56:	4603      	mov	r3, r0
 800ac58:	460c      	mov	r4, r1
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	68fc      	ldr	r4, [r7, #12]
 800ac60:	f104 0308 	add.w	r3, r4, #8
 800ac64:	60fb      	str	r3, [r7, #12]
 800ac66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ac6a:	f7f5 fdc7 	bl	80007fc <__aeabi_ddiv>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 800ac76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ac7a:	f006 f83f 	bl	8010cfc <cos>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	f7f5 fadb 	bl	800023c <__adddf3>
 800ac86:	4603      	mov	r3, r0
 800ac88:	460c      	mov	r4, r1
 800ac8a:	461d      	mov	r5, r3
 800ac8c:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800ac90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ac94:	4628      	mov	r0, r5
 800ac96:	4631      	mov	r1, r6
 800ac98:	f7f5 fc86 	bl	80005a8 <__aeabi_dmul>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	460c      	mov	r4, r1
 800aca0:	4618      	mov	r0, r3
 800aca2:	4621      	mov	r1, r4
 800aca4:	68fc      	ldr	r4, [r7, #12]
 800aca6:	f104 0308 	add.w	r3, r4, #8
 800acaa:	60fb      	str	r3, [r7, #12]
 800acac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800acb0:	f7f5 fda4 	bl	80007fc <__aeabi_ddiv>
 800acb4:	4602      	mov	r2, r0
 800acb6:	460b      	mov	r3, r1
 800acb8:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 800acbc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800acc0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800acc4:	f7f5 fc70 	bl	80005a8 <__aeabi_dmul>
 800acc8:	4603      	mov	r3, r0
 800acca:	460c      	mov	r4, r1
 800accc:	4618      	mov	r0, r3
 800acce:	4621      	mov	r1, r4
 800acd0:	f04f 0200 	mov.w	r2, #0
 800acd4:	4b33      	ldr	r3, [pc, #204]	; (800ada4 <EQ_Algorithm+0x2e4>)
 800acd6:	f7f5 fab1 	bl	800023c <__adddf3>
 800acda:	4603      	mov	r3, r0
 800acdc:	460c      	mov	r4, r1
 800acde:	4618      	mov	r0, r3
 800ace0:	4621      	mov	r1, r4
 800ace2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ace6:	f7f5 fc5f 	bl	80005a8 <__aeabi_dmul>
 800acea:	4603      	mov	r3, r0
 800acec:	460c      	mov	r4, r1
 800acee:	4618      	mov	r0, r3
 800acf0:	4621      	mov	r1, r4
 800acf2:	68fc      	ldr	r4, [r7, #12]
 800acf4:	f104 0308 	add.w	r3, r4, #8
 800acf8:	60fb      	str	r3, [r7, #12]
 800acfa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800acfe:	f7f5 fd7d 	bl	80007fc <__aeabi_ddiv>
 800ad02:	4602      	mov	r2, r0
 800ad04:	460b      	mov	r3, r1
 800ad06:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 800ad0a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ad0e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ad12:	f7f5 fd73 	bl	80007fc <__aeabi_ddiv>
 800ad16:	4603      	mov	r3, r0
 800ad18:	460c      	mov	r4, r1
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	4621      	mov	r1, r4
 800ad1e:	f04f 0200 	mov.w	r2, #0
 800ad22:	4b20      	ldr	r3, [pc, #128]	; (800ada4 <EQ_Algorithm+0x2e4>)
 800ad24:	f7f5 fa88 	bl	8000238 <__aeabi_dsub>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	4621      	mov	r1, r4
 800ad30:	68fc      	ldr	r4, [r7, #12]
 800ad32:	f104 0308 	add.w	r3, r4, #8
 800ad36:	60fb      	str	r3, [r7, #12]
 800ad38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ad3c:	f7f5 fd5e 	bl	80007fc <__aeabi_ddiv>
 800ad40:	4602      	mov	r2, r0
 800ad42:	460b      	mov	r3, r1
 800ad44:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 800ad48:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ad4c:	f005 ffd6 	bl	8010cfc <cos>
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	f7f5 fa72 	bl	800023c <__adddf3>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	460c      	mov	r4, r1
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	4621      	mov	r1, r4
 800ad60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ad64:	f7f5 fd4a 	bl	80007fc <__aeabi_ddiv>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	460c      	mov	r4, r1
 800ad6c:	68fa      	ldr	r2, [r7, #12]
 800ad6e:	e9c2 3400 	strd	r3, r4, [r2]
}
 800ad72:	bf00      	nop
 800ad74:	375c      	adds	r7, #92	; 0x5c
 800ad76:	46bd      	mov	sp, r7
 800ad78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad7c:	f3af 8000 	nop.w
 800ad80:	00000000 	.word	0x00000000
 800ad84:	40977000 	.word	0x40977000
 800ad88:	40590000 	.word	0x40590000
 800ad8c:	40a2c000 	.word	0x40a2c000
 800ad90:	40440000 	.word	0x40440000
 800ad94:	40240000 	.word	0x40240000
 800ad98:	08020530 	.word	0x08020530
 800ad9c:	08020528 	.word	0x08020528
 800ada0:	40340000 	.word	0x40340000
 800ada4:	3ff00000 	.word	0x3ff00000

0800ada8 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 800ada8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adac:	b097      	sub	sp, #92	; 0x5c
 800adae:	af02      	add	r7, sp, #8
 800adb0:	4603      	mov	r3, r0
 800adb2:	603a      	str	r2, [r7, #0]
 800adb4:	71fb      	strb	r3, [r7, #7]
 800adb6:	460b      	mov	r3, r1
 800adb8:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 800adba:	79fb      	ldrb	r3, [r7, #7]
 800adbc:	2b07      	cmp	r3, #7
 800adbe:	d802      	bhi.n	800adc6 <Dsp_EQ_Set+0x1e>
 800adc0:	79bb      	ldrb	r3, [r7, #6]
 800adc2:	2b1e      	cmp	r3, #30
 800adc4:	d901      	bls.n	800adca <Dsp_EQ_Set+0x22>
		return FALSE;
 800adc6:	2300      	movs	r3, #0
 800adc8:	e0e6      	b.n	800af98 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	885b      	ldrh	r3, [r3, #2]
 800adce:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800add2:	4619      	mov	r1, r3
 800add4:	2000      	movs	r0, #0
 800add6:	f004 fa8f 	bl	800f2f8 <LimitMaxMin>
 800adda:	4603      	mov	r3, r0
 800addc:	b29a      	uxth	r2, r3
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	4a6f      	ldr	r2, [pc, #444]	; (800afa4 <Dsp_EQ_Set+0x1fc>)
 800ade8:	4619      	mov	r1, r3
 800adea:	2000      	movs	r0, #0
 800adec:	f004 fa84 	bl	800f2f8 <LimitMaxMin>
 800adf0:	4602      	mov	r2, r0
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	891b      	ldrh	r3, [r3, #8]
 800adfa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800adfe:	4619      	mov	r1, r3
 800ae00:	2000      	movs	r0, #0
 800ae02:	f004 fa79 	bl	800f2f8 <LimitMaxMin>
 800ae06:	4603      	mov	r3, r0
 800ae08:	b29a      	uxth	r2, r3
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	895b      	ldrh	r3, [r3, #10]
 800ae12:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ae16:	4619      	mov	r1, r3
 800ae18:	2000      	movs	r0, #0
 800ae1a:	f004 fa6d 	bl	800f2f8 <LimitMaxMin>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 800ae26:	79fb      	ldrb	r3, [r7, #7]
 800ae28:	005b      	lsls	r3, r3, #1
 800ae2a:	79ba      	ldrb	r2, [r7, #6]
 800ae2c:	0912      	lsrs	r2, r2, #4
 800ae2e:	b2d2      	uxtb	r2, r2
 800ae30:	4413      	add	r3, r2
 800ae32:	4a5d      	ldr	r2, [pc, #372]	; (800afa8 <Dsp_EQ_Set+0x200>)
 800ae34:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ae38:	79bb      	ldrb	r3, [r7, #6]
 800ae3a:	b29b      	uxth	r3, r3
 800ae3c:	f003 030f 	and.w	r3, r3, #15
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	4619      	mov	r1, r3
 800ae44:	0089      	lsls	r1, r1, #2
 800ae46:	440b      	add	r3, r1
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	4413      	add	r3, r2
 800ae4c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	f003 0301 	and.w	r3, r3, #1
 800ae58:	b2db      	uxtb	r3, r3
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d016      	beq.n	800ae8c <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	785b      	ldrb	r3, [r3, #1]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d110      	bne.n	800ae88 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	885b      	ldrh	r3, [r3, #2]
 800ae6a:	461e      	mov	r6, r3
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	685a      	ldr	r2, [r3, #4]
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	8919      	ldrh	r1, [r3, #8]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	895b      	ldrh	r3, [r3, #10]
 800ae78:	f107 0020 	add.w	r0, r7, #32
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	460b      	mov	r3, r1
 800ae80:	4631      	mov	r1, r6
 800ae82:	f7ff fe1d 	bl	800aac0 <EQ_Algorithm>
 800ae86:	e022      	b.n	800aece <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	e085      	b.n	800af98 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 800ae8c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800ae90:	f004 f9f2 	bl	800f278 <SysWaitUs>
		buff_double[0] = 0;
 800ae94:	f04f 0200 	mov.w	r2, #0
 800ae98:	f04f 0300 	mov.w	r3, #0
 800ae9c:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 800aea0:	f04f 0200 	mov.w	r2, #0
 800aea4:	f04f 0300 	mov.w	r3, #0
 800aea8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 800aeac:	f04f 0200 	mov.w	r2, #0
 800aeb0:	4b3e      	ldr	r3, [pc, #248]	; (800afac <Dsp_EQ_Set+0x204>)
 800aeb2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 800aeb6:	f04f 0200 	mov.w	r2, #0
 800aeba:	f04f 0300 	mov.w	r3, #0
 800aebe:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 800aec2:	f04f 0200 	mov.w	r2, #0
 800aec6:	f04f 0300 	mov.w	r3, #0
 800aeca:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	f003 0310 	and.w	r3, r3, #16
 800aed6:	b2db      	uxtb	r3, r3
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d014      	beq.n	800af06 <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 800aedc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aee0:	4692      	mov	sl, r2
 800aee2:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800aee6:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 800aeea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aeee:	4690      	mov	r8, r2
 800aef0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800aef4:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 800aef8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800aefc:	4614      	mov	r4, r2
 800aefe:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800af02:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 800af06:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800af0a:	f107 020c 	add.w	r2, r7, #12
 800af0e:	4618      	mov	r0, r3
 800af10:	4621      	mov	r1, r4
 800af12:	f7ff f8dd 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 800af16:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800af1a:	f107 020c 	add.w	r2, r7, #12
 800af1e:	3204      	adds	r2, #4
 800af20:	4618      	mov	r0, r3
 800af22:	4621      	mov	r1, r4
 800af24:	f7ff f8d4 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 800af28:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800af2c:	f107 020c 	add.w	r2, r7, #12
 800af30:	3208      	adds	r2, #8
 800af32:	4618      	mov	r0, r3
 800af34:	4621      	mov	r1, r4
 800af36:	f7ff f8cb 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 800af3a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800af3e:	f107 020c 	add.w	r2, r7, #12
 800af42:	320c      	adds	r2, #12
 800af44:	4618      	mov	r0, r3
 800af46:	4621      	mov	r1, r4
 800af48:	f7ff f8c2 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 800af4c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800af50:	f107 020c 	add.w	r2, r7, #12
 800af54:	3210      	adds	r2, #16
 800af56:	4618      	mov	r0, r3
 800af58:	4621      	mov	r1, r4
 800af5a:	f7ff f8b9 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 800af5e:	f107 030c 	add.w	r3, r7, #12
 800af62:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 800af66:	2205      	movs	r2, #5
 800af68:	2000      	movs	r0, #0
 800af6a:	f7ff fc5d 	bl	800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 800af6e:	79f9      	ldrb	r1, [r7, #7]
 800af70:	79bb      	ldrb	r3, [r7, #6]
 800af72:	480f      	ldr	r0, [pc, #60]	; (800afb0 <Dsp_EQ_Set+0x208>)
 800af74:	461a      	mov	r2, r3
 800af76:	0052      	lsls	r2, r2, #1
 800af78:	441a      	add	r2, r3
 800af7a:	0093      	lsls	r3, r2, #2
 800af7c:	461a      	mov	r2, r3
 800af7e:	460b      	mov	r3, r1
 800af80:	005b      	lsls	r3, r3, #1
 800af82:	440b      	add	r3, r1
 800af84:	01db      	lsls	r3, r3, #7
 800af86:	4413      	add	r3, r2
 800af88:	4403      	add	r3, r0
 800af8a:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800af8e:	683a      	ldr	r2, [r7, #0]
 800af90:	ca07      	ldmia	r2, {r0, r1, r2}
 800af92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800af96:	2301      	movs	r3, #1
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3754      	adds	r7, #84	; 0x54
 800af9c:	46bd      	mov	sp, r7
 800af9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa2:	bf00      	nop
 800afa4:	00017700 	.word	0x00017700
 800afa8:	08020634 	.word	0x08020634
 800afac:	3ff00000 	.word	0x3ff00000
 800afb0:	20002cf4 	.word	0x20002cf4

0800afb4 <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	4603      	mov	r3, r0
 800afbc:	460a      	mov	r2, r1
 800afbe:	71fb      	strb	r3, [r7, #7]
 800afc0:	4613      	mov	r3, r2
 800afc2:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800afc4:	79fb      	ldrb	r3, [r7, #7]
 800afc6:	2b08      	cmp	r3, #8
 800afc8:	d802      	bhi.n	800afd0 <Dsp_EQ_Direct+0x1c>
 800afca:	79fb      	ldrb	r3, [r7, #7]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d101      	bne.n	800afd4 <Dsp_EQ_Direct+0x20>
		return FALSE;
 800afd0:	2300      	movs	r3, #0
 800afd2:	e050      	b.n	800b076 <Dsp_EQ_Direct+0xc2>
	Channel--;
 800afd4:	79fb      	ldrb	r3, [r7, #7]
 800afd6:	3b01      	subs	r3, #1
 800afd8:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 800afda:	2300      	movs	r3, #0
 800afdc:	73fb      	strb	r3, [r7, #15]
 800afde:	e046      	b.n	800b06e <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 800afe0:	79bb      	ldrb	r3, [r7, #6]
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d117      	bne.n	800b016 <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 800afe6:	2064      	movs	r0, #100	; 0x64
 800afe8:	f004 f946 	bl	800f278 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 800afec:	79f9      	ldrb	r1, [r7, #7]
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	4823      	ldr	r0, [pc, #140]	; (800b080 <Dsp_EQ_Direct+0xcc>)
 800aff2:	461a      	mov	r2, r3
 800aff4:	0052      	lsls	r2, r2, #1
 800aff6:	441a      	add	r2, r3
 800aff8:	0093      	lsls	r3, r2, #2
 800affa:	461a      	mov	r2, r3
 800affc:	460b      	mov	r3, r1
 800affe:	005b      	lsls	r3, r3, #1
 800b000:	440b      	add	r3, r1
 800b002:	01db      	lsls	r3, r3, #7
 800b004:	4413      	add	r3, r2
 800b006:	4403      	add	r3, r0
 800b008:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800b00c:	7813      	ldrb	r3, [r2, #0]
 800b00e:	f36f 0300 	bfc	r3, #0, #1
 800b012:	7013      	strb	r3, [r2, #0]
 800b014:	e013      	b.n	800b03e <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 800b016:	79f9      	ldrb	r1, [r7, #7]
 800b018:	7bfb      	ldrb	r3, [r7, #15]
 800b01a:	4819      	ldr	r0, [pc, #100]	; (800b080 <Dsp_EQ_Direct+0xcc>)
 800b01c:	461a      	mov	r2, r3
 800b01e:	0052      	lsls	r2, r2, #1
 800b020:	441a      	add	r2, r3
 800b022:	0093      	lsls	r3, r2, #2
 800b024:	461a      	mov	r2, r3
 800b026:	460b      	mov	r3, r1
 800b028:	005b      	lsls	r3, r3, #1
 800b02a:	440b      	add	r3, r1
 800b02c:	01db      	lsls	r3, r3, #7
 800b02e:	4413      	add	r3, r2
 800b030:	4403      	add	r3, r0
 800b032:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800b036:	7813      	ldrb	r3, [r2, #0]
 800b038:	f043 0301 	orr.w	r3, r3, #1
 800b03c:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 800b03e:	79f9      	ldrb	r1, [r7, #7]
 800b040:	7bfb      	ldrb	r3, [r7, #15]
 800b042:	461a      	mov	r2, r3
 800b044:	0052      	lsls	r2, r2, #1
 800b046:	441a      	add	r2, r3
 800b048:	0093      	lsls	r3, r2, #2
 800b04a:	461a      	mov	r2, r3
 800b04c:	460b      	mov	r3, r1
 800b04e:	005b      	lsls	r3, r3, #1
 800b050:	440b      	add	r3, r1
 800b052:	01db      	lsls	r3, r3, #7
 800b054:	4413      	add	r3, r2
 800b056:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800b05a:	4a09      	ldr	r2, [pc, #36]	; (800b080 <Dsp_EQ_Direct+0xcc>)
 800b05c:	441a      	add	r2, r3
 800b05e:	7bf9      	ldrb	r1, [r7, #15]
 800b060:	79fb      	ldrb	r3, [r7, #7]
 800b062:	4618      	mov	r0, r3
 800b064:	f7ff fea0 	bl	800ada8 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 800b068:	7bfb      	ldrb	r3, [r7, #15]
 800b06a:	3301      	adds	r3, #1
 800b06c:	73fb      	strb	r3, [r7, #15]
 800b06e:	7bfb      	ldrb	r3, [r7, #15]
 800b070:	2b1f      	cmp	r3, #31
 800b072:	d9b5      	bls.n	800afe0 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 800b074:	2301      	movs	r3, #1
}
 800b076:	4618      	mov	r0, r3
 800b078:	3710      	adds	r7, #16
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	20002cf4 	.word	0x20002cf4

0800b084 <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 800b088:	4b5e      	ldr	r3, [pc, #376]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b08a:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b08e:	b21b      	sxth	r3, r3
 800b090:	2b00      	cmp	r3, #0
 800b092:	f280 80b2 	bge.w	800b1fa <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 800b096:	4b5c      	ldr	r3, [pc, #368]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	3301      	adds	r3, #1
 800b09c:	b2da      	uxtb	r2, r3
 800b09e:	4b5a      	ldr	r3, [pc, #360]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b0a0:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800b0a2:	4b5a      	ldr	r3, [pc, #360]	; (800b20c <Dsp_EQ_Left_Req+0x188>)
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d103      	bne.n	800b0b2 <Dsp_EQ_Left_Req+0x2e>
 800b0aa:	4b59      	ldr	r3, [pc, #356]	; (800b210 <Dsp_EQ_Left_Req+0x18c>)
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d040      	beq.n	800b134 <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b0b2:	4b55      	ldr	r3, [pc, #340]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	d903      	bls.n	800b0c2 <Dsp_EQ_Left_Req+0x3e>
 800b0ba:	4b56      	ldr	r3, [pc, #344]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d011      	beq.n	800b0e6 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b0c2:	4b51      	ldr	r3, [pc, #324]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	2b03      	cmp	r3, #3
 800b0c8:	d903      	bls.n	800b0d2 <Dsp_EQ_Left_Req+0x4e>
 800b0ca:	4b52      	ldr	r3, [pc, #328]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	2b02      	cmp	r3, #2
 800b0d0:	d009      	beq.n	800b0e6 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b0d2:	4b4d      	ldr	r3, [pc, #308]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	2b07      	cmp	r3, #7
 800b0d8:	f240 8091 	bls.w	800b1fe <Dsp_EQ_Left_Req+0x17a>
 800b0dc:	4b4d      	ldr	r3, [pc, #308]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f040 808c 	bne.w	800b1fe <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 800b0e6:	4b48      	ldr	r3, [pc, #288]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 800b0ec:	4b45      	ldr	r3, [pc, #276]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b0ee:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b0f2:	021b      	lsls	r3, r3, #8
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	210a      	movs	r1, #10
 800b0fe:	2003      	movs	r0, #3
 800b100:	f004 f948 	bl	800f394 <PostMessage>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d079      	beq.n	800b1fe <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 800b10a:	4b3e      	ldr	r3, [pc, #248]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b10c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b110:	3301      	adds	r3, #1
 800b112:	b29a      	uxth	r2, r3
 800b114:	4b3b      	ldr	r3, [pc, #236]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b116:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800b11a:	4b3a      	ldr	r3, [pc, #232]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b11c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b120:	f003 031f 	and.w	r3, r3, #31
 800b124:	b29b      	uxth	r3, r3
 800b126:	2b00      	cmp	r3, #0
 800b128:	d169      	bne.n	800b1fe <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 800b12a:	4b36      	ldr	r3, [pc, #216]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b12c:	2200      	movs	r2, #0
 800b12e:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b132:	e064      	b.n	800b1fe <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b134:	4b34      	ldr	r3, [pc, #208]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	2b04      	cmp	r3, #4
 800b13a:	d103      	bne.n	800b144 <Dsp_EQ_Left_Req+0xc0>
 800b13c:	4b35      	ldr	r3, [pc, #212]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d00f      	beq.n	800b164 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b144:	4b30      	ldr	r3, [pc, #192]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b146:	781b      	ldrb	r3, [r3, #0]
 800b148:	2b04      	cmp	r3, #4
 800b14a:	d103      	bne.n	800b154 <Dsp_EQ_Left_Req+0xd0>
 800b14c:	4b31      	ldr	r3, [pc, #196]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	2b02      	cmp	r3, #2
 800b152:	d007      	beq.n	800b164 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b154:	4b2c      	ldr	r3, [pc, #176]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	2b28      	cmp	r3, #40	; 0x28
 800b15a:	d10f      	bne.n	800b17c <Dsp_EQ_Left_Req+0xf8>
 800b15c:	4b2d      	ldr	r3, [pc, #180]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d10b      	bne.n	800b17c <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 800b164:	4b27      	ldr	r3, [pc, #156]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b166:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b16a:	021b      	lsls	r3, r3, #8
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	3314      	adds	r3, #20
 800b170:	b29b      	uxth	r3, r3
 800b172:	461a      	mov	r2, r3
 800b174:	210a      	movs	r1, #10
 800b176:	2003      	movs	r0, #3
 800b178:	f004 f90c 	bl	800f394 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b17c:	4b22      	ldr	r3, [pc, #136]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	2b07      	cmp	r3, #7
 800b182:	d903      	bls.n	800b18c <Dsp_EQ_Left_Req+0x108>
 800b184:	4b23      	ldr	r3, [pc, #140]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d00f      	beq.n	800b1ac <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b18c:	4b1e      	ldr	r3, [pc, #120]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	2b07      	cmp	r3, #7
 800b192:	d903      	bls.n	800b19c <Dsp_EQ_Left_Req+0x118>
 800b194:	4b1f      	ldr	r3, [pc, #124]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	2b02      	cmp	r3, #2
 800b19a:	d007      	beq.n	800b1ac <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b19c:	4b1a      	ldr	r3, [pc, #104]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b19e:	781b      	ldrb	r3, [r3, #0]
 800b1a0:	2b3b      	cmp	r3, #59	; 0x3b
 800b1a2:	d92d      	bls.n	800b200 <Dsp_EQ_Left_Req+0x17c>
 800b1a4:	4b1b      	ldr	r3, [pc, #108]	; (800b214 <Dsp_EQ_Left_Req+0x190>)
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d129      	bne.n	800b200 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 800b1ac:	4b16      	ldr	r3, [pc, #88]	; (800b208 <Dsp_EQ_Left_Req+0x184>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 800b1b2:	4b14      	ldr	r3, [pc, #80]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b1b4:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b1b8:	021b      	lsls	r3, r3, #8
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	3315      	adds	r3, #21
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	210a      	movs	r1, #10
 800b1c4:	2003      	movs	r0, #3
 800b1c6:	f004 f8e5 	bl	800f394 <PostMessage>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d017      	beq.n	800b200 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 800b1d0:	4b0c      	ldr	r3, [pc, #48]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b1d2:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	b29a      	uxth	r2, r3
 800b1da:	4b0a      	ldr	r3, [pc, #40]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b1dc:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800b1e0:	4b08      	ldr	r3, [pc, #32]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b1e2:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800b1e6:	f003 031f 	and.w	r3, r3, #31
 800b1ea:	b29b      	uxth	r3, r3
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d107      	bne.n	800b200 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 800b1f0:	4b04      	ldr	r3, [pc, #16]	; (800b204 <Dsp_EQ_Left_Req+0x180>)
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 800b1f8:	e002      	b.n	800b200 <Dsp_EQ_Left_Req+0x17c>
		return;
 800b1fa:	bf00      	nop
 800b1fc:	e000      	b.n	800b200 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b1fe:	bf00      	nop
	}
	

	

}
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	20002cf4 	.word	0x20002cf4
 800b208:	20002872 	.word	0x20002872
 800b20c:	20002cf3 	.word	0x20002cf3
 800b210:	20002cf1 	.word	0x20002cf1
 800b214:	20002870 	.word	0x20002870

0800b218 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 800b21c:	4b5e      	ldr	r3, [pc, #376]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b21e:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b222:	b21b      	sxth	r3, r3
 800b224:	2b00      	cmp	r3, #0
 800b226:	f280 80b2 	bge.w	800b38e <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 800b22a:	4b5c      	ldr	r3, [pc, #368]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	3301      	adds	r3, #1
 800b230:	b2da      	uxtb	r2, r3
 800b232:	4b5a      	ldr	r3, [pc, #360]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b234:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800b236:	4b5a      	ldr	r3, [pc, #360]	; (800b3a0 <Dsp_EQ_Right_Req+0x188>)
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d103      	bne.n	800b246 <Dsp_EQ_Right_Req+0x2e>
 800b23e:	4b59      	ldr	r3, [pc, #356]	; (800b3a4 <Dsp_EQ_Right_Req+0x18c>)
 800b240:	781b      	ldrb	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d040      	beq.n	800b2c8 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b246:	4b55      	ldr	r3, [pc, #340]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d903      	bls.n	800b256 <Dsp_EQ_Right_Req+0x3e>
 800b24e:	4b56      	ldr	r3, [pc, #344]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	2b01      	cmp	r3, #1
 800b254:	d011      	beq.n	800b27a <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b256:	4b51      	ldr	r3, [pc, #324]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	2b03      	cmp	r3, #3
 800b25c:	d903      	bls.n	800b266 <Dsp_EQ_Right_Req+0x4e>
 800b25e:	4b52      	ldr	r3, [pc, #328]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	2b02      	cmp	r3, #2
 800b264:	d009      	beq.n	800b27a <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b266:	4b4d      	ldr	r3, [pc, #308]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	2b07      	cmp	r3, #7
 800b26c:	f240 8091 	bls.w	800b392 <Dsp_EQ_Right_Req+0x17a>
 800b270:	4b4d      	ldr	r3, [pc, #308]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f040 808c 	bne.w	800b392 <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 800b27a:	4b48      	ldr	r3, [pc, #288]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 800b280:	4b45      	ldr	r3, [pc, #276]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b282:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b286:	021b      	lsls	r3, r3, #8
 800b288:	b29b      	uxth	r3, r3
 800b28a:	3304      	adds	r3, #4
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	461a      	mov	r2, r3
 800b290:	210a      	movs	r1, #10
 800b292:	2003      	movs	r0, #3
 800b294:	f004 f87e 	bl	800f394 <PostMessage>
 800b298:	4603      	mov	r3, r0
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d079      	beq.n	800b392 <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 800b29e:	4b3e      	ldr	r3, [pc, #248]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b2a0:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	b29a      	uxth	r2, r3
 800b2a8:	4b3b      	ldr	r3, [pc, #236]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b2aa:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800b2ae:	4b3a      	ldr	r3, [pc, #232]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b2b0:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b2b4:	f003 031f 	and.w	r3, r3, #31
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d169      	bne.n	800b392 <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 800b2be:	4b36      	ldr	r3, [pc, #216]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b2c6:	e064      	b.n	800b392 <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b2c8:	4b34      	ldr	r3, [pc, #208]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	2b04      	cmp	r3, #4
 800b2ce:	d103      	bne.n	800b2d8 <Dsp_EQ_Right_Req+0xc0>
 800b2d0:	4b35      	ldr	r3, [pc, #212]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d00f      	beq.n	800b2f8 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b2d8:	4b30      	ldr	r3, [pc, #192]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	2b04      	cmp	r3, #4
 800b2de:	d103      	bne.n	800b2e8 <Dsp_EQ_Right_Req+0xd0>
 800b2e0:	4b31      	ldr	r3, [pc, #196]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	2b02      	cmp	r3, #2
 800b2e6:	d007      	beq.n	800b2f8 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b2e8:	4b2c      	ldr	r3, [pc, #176]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	2b0c      	cmp	r3, #12
 800b2ee:	d10f      	bne.n	800b310 <Dsp_EQ_Right_Req+0xf8>
 800b2f0:	4b2d      	ldr	r3, [pc, #180]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d10b      	bne.n	800b310 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 800b2f8:	4b27      	ldr	r3, [pc, #156]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b2fa:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b2fe:	021b      	lsls	r3, r3, #8
 800b300:	b29b      	uxth	r3, r3
 800b302:	3314      	adds	r3, #20
 800b304:	b29b      	uxth	r3, r3
 800b306:	461a      	mov	r2, r3
 800b308:	210a      	movs	r1, #10
 800b30a:	2003      	movs	r0, #3
 800b30c:	f004 f842 	bl	800f394 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b310:	4b22      	ldr	r3, [pc, #136]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	2b07      	cmp	r3, #7
 800b316:	d903      	bls.n	800b320 <Dsp_EQ_Right_Req+0x108>
 800b318:	4b23      	ldr	r3, [pc, #140]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d00f      	beq.n	800b340 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800b320:	4b1e      	ldr	r3, [pc, #120]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	2b07      	cmp	r3, #7
 800b326:	d903      	bls.n	800b330 <Dsp_EQ_Right_Req+0x118>
 800b328:	4b1f      	ldr	r3, [pc, #124]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	d007      	beq.n	800b340 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800b330:	4b1a      	ldr	r3, [pc, #104]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	2b18      	cmp	r3, #24
 800b336:	d92d      	bls.n	800b394 <Dsp_EQ_Right_Req+0x17c>
 800b338:	4b1b      	ldr	r3, [pc, #108]	; (800b3a8 <Dsp_EQ_Right_Req+0x190>)
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d129      	bne.n	800b394 <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 800b340:	4b16      	ldr	r3, [pc, #88]	; (800b39c <Dsp_EQ_Right_Req+0x184>)
 800b342:	2200      	movs	r2, #0
 800b344:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 800b346:	4b14      	ldr	r3, [pc, #80]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b348:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b34c:	021b      	lsls	r3, r3, #8
 800b34e:	b29b      	uxth	r3, r3
 800b350:	3315      	adds	r3, #21
 800b352:	b29b      	uxth	r3, r3
 800b354:	461a      	mov	r2, r3
 800b356:	210a      	movs	r1, #10
 800b358:	2003      	movs	r0, #3
 800b35a:	f004 f81b 	bl	800f394 <PostMessage>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d017      	beq.n	800b394 <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 800b364:	4b0c      	ldr	r3, [pc, #48]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b366:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b36a:	3301      	adds	r3, #1
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	4b0a      	ldr	r3, [pc, #40]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b370:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800b374:	4b08      	ldr	r3, [pc, #32]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b376:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800b37a:	f003 031f 	and.w	r3, r3, #31
 800b37e:	b29b      	uxth	r3, r3
 800b380:	2b00      	cmp	r3, #0
 800b382:	d107      	bne.n	800b394 <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 800b384:	4b04      	ldr	r3, [pc, #16]	; (800b398 <Dsp_EQ_Right_Req+0x180>)
 800b386:	2200      	movs	r2, #0
 800b388:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 800b38c:	e002      	b.n	800b394 <Dsp_EQ_Right_Req+0x17c>
		return;
 800b38e:	bf00      	nop
 800b390:	e000      	b.n	800b394 <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800b392:	bf00      	nop
		}

	}


}
 800b394:	bd80      	pop	{r7, pc}
 800b396:	bf00      	nop
 800b398:	20002cf4 	.word	0x20002cf4
 800b39c:	20002873 	.word	0x20002873
 800b3a0:	20002cf3 	.word	0x20002cf3
 800b3a4:	20002cf1 	.word	0x20002cf1
 800b3a8:	20002870 	.word	0x20002870

0800b3ac <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b083      	sub	sp, #12
 800b3b0:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	80fb      	strh	r3, [r7, #6]
 800b3b6:	e081      	b.n	800b4bc <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800b3b8:	88fa      	ldrh	r2, [r7, #6]
 800b3ba:	4945      	ldr	r1, [pc, #276]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b3bc:	4613      	mov	r3, r2
 800b3be:	005b      	lsls	r3, r3, #1
 800b3c0:	4413      	add	r3, r2
 800b3c2:	00db      	lsls	r3, r3, #3
 800b3c4:	440b      	add	r3, r1
 800b3c6:	33b0      	adds	r3, #176	; 0xb0
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800b3cc:	88fa      	ldrh	r2, [r7, #6]
 800b3ce:	4940      	ldr	r1, [pc, #256]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b3d0:	4613      	mov	r3, r2
 800b3d2:	005b      	lsls	r3, r3, #1
 800b3d4:	4413      	add	r3, r2
 800b3d6:	00db      	lsls	r3, r3, #3
 800b3d8:	440b      	add	r3, r1
 800b3da:	33bc      	adds	r3, #188	; 0xbc
 800b3dc:	2200      	movs	r2, #0
 800b3de:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 800b3e0:	88fa      	ldrh	r2, [r7, #6]
 800b3e2:	493b      	ldr	r1, [pc, #236]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	005b      	lsls	r3, r3, #1
 800b3e8:	4413      	add	r3, r2
 800b3ea:	00db      	lsls	r3, r3, #3
 800b3ec:	440b      	add	r3, r1
 800b3ee:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800b3f2:	7813      	ldrb	r3, [r2, #0]
 800b3f4:	f043 0301 	orr.w	r3, r3, #1
 800b3f8:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 800b3fa:	88fa      	ldrh	r2, [r7, #6]
 800b3fc:	4934      	ldr	r1, [pc, #208]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b3fe:	4613      	mov	r3, r2
 800b400:	005b      	lsls	r3, r3, #1
 800b402:	4413      	add	r3, r2
 800b404:	00db      	lsls	r3, r3, #3
 800b406:	440b      	add	r3, r1
 800b408:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 800b40c:	7813      	ldrb	r3, [r2, #0]
 800b40e:	f043 0301 	orr.w	r3, r3, #1
 800b412:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 800b414:	88fa      	ldrh	r2, [r7, #6]
 800b416:	492e      	ldr	r1, [pc, #184]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b418:	4613      	mov	r3, r2
 800b41a:	005b      	lsls	r3, r3, #1
 800b41c:	4413      	add	r3, r2
 800b41e:	00db      	lsls	r3, r3, #3
 800b420:	440b      	add	r3, r1
 800b422:	33b1      	adds	r3, #177	; 0xb1
 800b424:	2203      	movs	r2, #3
 800b426:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 800b428:	88fa      	ldrh	r2, [r7, #6]
 800b42a:	4929      	ldr	r1, [pc, #164]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b42c:	4613      	mov	r3, r2
 800b42e:	005b      	lsls	r3, r3, #1
 800b430:	4413      	add	r3, r2
 800b432:	00db      	lsls	r3, r3, #3
 800b434:	440b      	add	r3, r1
 800b436:	33bd      	adds	r3, #189	; 0xbd
 800b438:	2203      	movs	r2, #3
 800b43a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 800b43c:	88fa      	ldrh	r2, [r7, #6]
 800b43e:	4924      	ldr	r1, [pc, #144]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b440:	4613      	mov	r3, r2
 800b442:	005b      	lsls	r3, r3, #1
 800b444:	4413      	add	r3, r2
 800b446:	00db      	lsls	r3, r3, #3
 800b448:	440b      	add	r3, r1
 800b44a:	33b2      	adds	r3, #178	; 0xb2
 800b44c:	2203      	movs	r2, #3
 800b44e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 800b450:	88fa      	ldrh	r2, [r7, #6]
 800b452:	491f      	ldr	r1, [pc, #124]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b454:	4613      	mov	r3, r2
 800b456:	005b      	lsls	r3, r3, #1
 800b458:	4413      	add	r3, r2
 800b45a:	00db      	lsls	r3, r3, #3
 800b45c:	440b      	add	r3, r1
 800b45e:	33be      	adds	r3, #190	; 0xbe
 800b460:	2203      	movs	r2, #3
 800b462:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 800b464:	88fa      	ldrh	r2, [r7, #6]
 800b466:	491a      	ldr	r1, [pc, #104]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b468:	4613      	mov	r3, r2
 800b46a:	005b      	lsls	r3, r3, #1
 800b46c:	4413      	add	r3, r2
 800b46e:	00db      	lsls	r3, r3, #3
 800b470:	440b      	add	r3, r1
 800b472:	33b4      	adds	r3, #180	; 0xb4
 800b474:	2214      	movs	r2, #20
 800b476:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 800b478:	88fa      	ldrh	r2, [r7, #6]
 800b47a:	4915      	ldr	r1, [pc, #84]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b47c:	4613      	mov	r3, r2
 800b47e:	005b      	lsls	r3, r3, #1
 800b480:	4413      	add	r3, r2
 800b482:	00db      	lsls	r3, r3, #3
 800b484:	440b      	add	r3, r1
 800b486:	33c0      	adds	r3, #192	; 0xc0
 800b488:	f644 6220 	movw	r2, #20000	; 0x4e20
 800b48c:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 800b48e:	88fa      	ldrh	r2, [r7, #6]
 800b490:	490f      	ldr	r1, [pc, #60]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b492:	4613      	mov	r3, r2
 800b494:	005b      	lsls	r3, r3, #1
 800b496:	4413      	add	r3, r2
 800b498:	00db      	lsls	r3, r3, #3
 800b49a:	440b      	add	r3, r1
 800b49c:	33b8      	adds	r3, #184	; 0xb8
 800b49e:	2200      	movs	r2, #0
 800b4a0:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800b4a2:	88fa      	ldrh	r2, [r7, #6]
 800b4a4:	490a      	ldr	r1, [pc, #40]	; (800b4d0 <Dsp_Filter_Init+0x124>)
 800b4a6:	4613      	mov	r3, r2
 800b4a8:	005b      	lsls	r3, r3, #1
 800b4aa:	4413      	add	r3, r2
 800b4ac:	00db      	lsls	r3, r3, #3
 800b4ae:	440b      	add	r3, r1
 800b4b0:	33c4      	adds	r3, #196	; 0xc4
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800b4b6:	88fb      	ldrh	r3, [r7, #6]
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	80fb      	strh	r3, [r7, #6]
 800b4bc:	88fb      	ldrh	r3, [r7, #6]
 800b4be:	2b07      	cmp	r3, #7
 800b4c0:	f67f af7a 	bls.w	800b3b8 <Dsp_Filter_Init+0xc>
	}
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bc80      	pop	{r7}
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	20002cf4 	.word	0x20002cf4

0800b4d4 <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f103 0208 	add.w	r2, r3, #8
 800b4e2:	607a      	str	r2, [r7, #4]
 800b4e4:	f04f 0100 	mov.w	r1, #0
 800b4e8:	f04f 0200 	mov.w	r2, #0
 800b4ec:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f103 0208 	add.w	r2, r3, #8
 800b4f6:	607a      	str	r2, [r7, #4]
 800b4f8:	f04f 0100 	mov.w	r1, #0
 800b4fc:	f04f 0200 	mov.w	r2, #0
 800b500:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f103 0208 	add.w	r2, r3, #8
 800b50a:	607a      	str	r2, [r7, #4]
 800b50c:	f04f 0100 	mov.w	r1, #0
 800b510:	4a0d      	ldr	r2, [pc, #52]	; (800b548 <Filter_Bypassed+0x74>)
 800b512:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f103 0208 	add.w	r2, r3, #8
 800b51c:	607a      	str	r2, [r7, #4]
 800b51e:	f04f 0100 	mov.w	r1, #0
 800b522:	f04f 0200 	mov.w	r2, #0
 800b526:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f103 0208 	add.w	r2, r3, #8
 800b530:	607a      	str	r2, [r7, #4]
 800b532:	f04f 0100 	mov.w	r1, #0
 800b536:	f04f 0200 	mov.w	r2, #0
 800b53a:	e9c3 1200 	strd	r1, r2, [r3]
}
 800b53e:	bf00      	nop
 800b540:	370c      	adds	r7, #12
 800b542:	46bd      	mov	sp, r7
 800b544:	bc80      	pop	{r7}
 800b546:	4770      	bx	lr
 800b548:	3ff00000 	.word	0x3ff00000

0800b54c <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800b54c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b550:	b090      	sub	sp, #64	; 0x40
 800b552:	af00      	add	r7, sp, #0
 800b554:	6178      	str	r0, [r7, #20]
 800b556:	60fa      	str	r2, [r7, #12]
 800b558:	461a      	mov	r2, r3
 800b55a:	460b      	mov	r3, r1
 800b55c:	74fb      	strb	r3, [r7, #19]
 800b55e:	4613      	mov	r3, r2
 800b560:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800b562:	4b98      	ldr	r3, [pc, #608]	; (800b7c4 <Filter_1st_Order_Butterworth+0x278>)
 800b564:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b568:	4602      	mov	r2, r0
 800b56a:	460b      	mov	r3, r1
 800b56c:	f7f4 fe66 	bl	800023c <__adddf3>
 800b570:	4602      	mov	r2, r0
 800b572:	460b      	mov	r3, r1
 800b574:	e9c7 2300 	strd	r2, r3, [r7]
 800b578:	68f8      	ldr	r0, [r7, #12]
 800b57a:	f7f4 ff9b 	bl	80004b4 <__aeabi_ui2d>
 800b57e:	4602      	mov	r2, r0
 800b580:	460b      	mov	r3, r1
 800b582:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b586:	f7f5 f80f 	bl	80005a8 <__aeabi_dmul>
 800b58a:	4602      	mov	r2, r0
 800b58c:	460b      	mov	r3, r1
 800b58e:	4610      	mov	r0, r2
 800b590:	4619      	mov	r1, r3
 800b592:	4b8d      	ldr	r3, [pc, #564]	; (800b7c8 <Filter_1st_Order_Butterworth+0x27c>)
 800b594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b598:	f7f5 f930 	bl	80007fc <__aeabi_ddiv>
 800b59c:	4602      	mov	r2, r0
 800b59e:	460b      	mov	r3, r1
 800b5a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800b5a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b5a8:	f005 fbde 	bl	8010d68 <sin>
 800b5ac:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800b5b0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b5b4:	f005 fba2 	bl	8010cfc <cos>
 800b5b8:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800b5bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b5c0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b5c4:	f7f4 fe3a 	bl	800023c <__adddf3>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	4610      	mov	r0, r2
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	f04f 0200 	mov.w	r2, #0
 800b5d4:	4b7d      	ldr	r3, [pc, #500]	; (800b7cc <Filter_1st_Order_Butterworth+0x280>)
 800b5d6:	f7f4 fe31 	bl	800023c <__adddf3>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	460b      	mov	r3, r1
 800b5de:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800b5e2:	8a3b      	ldrh	r3, [r7, #16]
 800b5e4:	4a7a      	ldr	r2, [pc, #488]	; (800b7d0 <Filter_1st_Order_Butterworth+0x284>)
 800b5e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ea:	091b      	lsrs	r3, r3, #4
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7f4 ff70 	bl	80004d4 <__aeabi_i2d>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	f04f 0000 	mov.w	r0, #0
 800b5fc:	4975      	ldr	r1, [pc, #468]	; (800b7d4 <Filter_1st_Order_Butterworth+0x288>)
 800b5fe:	f005 fbed 	bl	8010ddc <pow>
 800b602:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800b606:	7cfb      	ldrb	r3, [r7, #19]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d173      	bne.n	800b6f4 <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	f103 0208 	add.w	r2, r3, #8
 800b612:	617a      	str	r2, [r7, #20]
 800b614:	f04f 0100 	mov.w	r1, #0
 800b618:	f04f 0200 	mov.w	r2, #0
 800b61c:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800b620:	69bc      	ldr	r4, [r7, #24]
 800b622:	69fb      	ldr	r3, [r7, #28]
 800b624:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800b628:	f04f 0200 	mov.w	r2, #0
 800b62c:	4b67      	ldr	r3, [pc, #412]	; (800b7cc <Filter_1st_Order_Butterworth+0x280>)
 800b62e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b632:	f7f4 fe03 	bl	800023c <__adddf3>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	4620      	mov	r0, r4
 800b63c:	4629      	mov	r1, r5
 800b63e:	f7f4 ffb3 	bl	80005a8 <__aeabi_dmul>
 800b642:	4603      	mov	r3, r0
 800b644:	460c      	mov	r4, r1
 800b646:	4618      	mov	r0, r3
 800b648:	4621      	mov	r1, r4
 800b64a:	697c      	ldr	r4, [r7, #20]
 800b64c:	f104 0308 	add.w	r3, r4, #8
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b656:	f7f5 f8d1 	bl	80007fc <__aeabi_ddiv>
 800b65a:	4602      	mov	r2, r0
 800b65c:	460b      	mov	r3, r1
 800b65e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800b662:	f04f 0200 	mov.w	r2, #0
 800b666:	4b59      	ldr	r3, [pc, #356]	; (800b7cc <Filter_1st_Order_Butterworth+0x280>)
 800b668:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b66c:	f7f4 fde6 	bl	800023c <__adddf3>
 800b670:	4603      	mov	r3, r0
 800b672:	460c      	mov	r4, r1
 800b674:	4618      	mov	r0, r3
 800b676:	4621      	mov	r1, r4
 800b678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b67c:	f7f4 ff94 	bl	80005a8 <__aeabi_dmul>
 800b680:	4603      	mov	r3, r0
 800b682:	460c      	mov	r4, r1
 800b684:	4618      	mov	r0, r3
 800b686:	4621      	mov	r1, r4
 800b688:	697c      	ldr	r4, [r7, #20]
 800b68a:	f104 0308 	add.w	r3, r4, #8
 800b68e:	617b      	str	r3, [r7, #20]
 800b690:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b694:	f7f5 f8b2 	bl	80007fc <__aeabi_ddiv>
 800b698:	4602      	mov	r2, r0
 800b69a:	460b      	mov	r3, r1
 800b69c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	f103 0208 	add.w	r2, r3, #8
 800b6a6:	617a      	str	r2, [r7, #20]
 800b6a8:	f04f 0100 	mov.w	r1, #0
 800b6ac:	f04f 0200 	mov.w	r2, #0
 800b6b0:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800b6b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b6b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b6bc:	f7f4 fdbc 	bl	8000238 <__aeabi_dsub>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	460c      	mov	r4, r1
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	4621      	mov	r1, r4
 800b6c8:	f04f 0200 	mov.w	r2, #0
 800b6cc:	4b3f      	ldr	r3, [pc, #252]	; (800b7cc <Filter_1st_Order_Butterworth+0x280>)
 800b6ce:	f7f4 fdb3 	bl	8000238 <__aeabi_dsub>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	469a      	mov	sl, r3
 800b6d8:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800b6dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	4659      	mov	r1, fp
 800b6e4:	f7f5 f88a 	bl	80007fc <__aeabi_ddiv>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	697a      	ldr	r2, [r7, #20]
 800b6ee:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800b6f2:	e061      	b.n	800b7b8 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800b6f4:	7cfb      	ldrb	r3, [r7, #19]
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d15e      	bne.n	800b7b8 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	f103 0208 	add.w	r2, r3, #8
 800b700:	617a      	str	r2, [r7, #20]
 800b702:	f04f 0100 	mov.w	r1, #0
 800b706:	f04f 0200 	mov.w	r2, #0
 800b70a:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800b70e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b712:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b716:	f7f4 ff47 	bl	80005a8 <__aeabi_dmul>
 800b71a:	4603      	mov	r3, r0
 800b71c:	460c      	mov	r4, r1
 800b71e:	4618      	mov	r0, r3
 800b720:	4621      	mov	r1, r4
 800b722:	697c      	ldr	r4, [r7, #20]
 800b724:	f104 0308 	add.w	r3, r4, #8
 800b728:	617b      	str	r3, [r7, #20]
 800b72a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b72e:	f7f5 f865 	bl	80007fc <__aeabi_ddiv>
 800b732:	4602      	mov	r2, r0
 800b734:	460b      	mov	r3, r1
 800b736:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800b73a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b73e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b742:	f7f4 ff31 	bl	80005a8 <__aeabi_dmul>
 800b746:	4603      	mov	r3, r0
 800b748:	460c      	mov	r4, r1
 800b74a:	4618      	mov	r0, r3
 800b74c:	4621      	mov	r1, r4
 800b74e:	697c      	ldr	r4, [r7, #20]
 800b750:	f104 0308 	add.w	r3, r4, #8
 800b754:	617b      	str	r3, [r7, #20]
 800b756:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b75a:	f7f5 f84f 	bl	80007fc <__aeabi_ddiv>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	f103 0208 	add.w	r2, r3, #8
 800b76c:	617a      	str	r2, [r7, #20]
 800b76e:	f04f 0100 	mov.w	r1, #0
 800b772:	f04f 0200 	mov.w	r2, #0
 800b776:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800b77a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b77e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b782:	f7f4 fd59 	bl	8000238 <__aeabi_dsub>
 800b786:	4603      	mov	r3, r0
 800b788:	460c      	mov	r4, r1
 800b78a:	4618      	mov	r0, r3
 800b78c:	4621      	mov	r1, r4
 800b78e:	f04f 0200 	mov.w	r2, #0
 800b792:	4b0e      	ldr	r3, [pc, #56]	; (800b7cc <Filter_1st_Order_Butterworth+0x280>)
 800b794:	f7f4 fd50 	bl	8000238 <__aeabi_dsub>
 800b798:	4603      	mov	r3, r0
 800b79a:	460c      	mov	r4, r1
 800b79c:	4698      	mov	r8, r3
 800b79e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800b7a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b7a6:	4640      	mov	r0, r8
 800b7a8:	4649      	mov	r1, r9
 800b7aa:	f7f5 f827 	bl	80007fc <__aeabi_ddiv>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	697a      	ldr	r2, [r7, #20]
 800b7b4:	e9c2 3400 	strd	r3, r4, [r2]
}
 800b7b8:	bf00      	nop
 800b7ba:	3740      	adds	r7, #64	; 0x40
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7c2:	bf00      	nop
 800b7c4:	08020530 	.word	0x08020530
 800b7c8:	08020528 	.word	0x08020528
 800b7cc:	3ff00000 	.word	0x3ff00000
 800b7d0:	cccccccd 	.word	0xcccccccd
 800b7d4:	40240000 	.word	0x40240000

0800b7d8 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800b7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7dc:	b093      	sub	sp, #76	; 0x4c
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	60f8      	str	r0, [r7, #12]
 800b7e2:	607a      	str	r2, [r7, #4]
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	460b      	mov	r3, r1
 800b7e8:	72fb      	strb	r3, [r7, #11]
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f7f4 fe60 	bl	80004b4 <__aeabi_ui2d>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800b7fc:	4b7e      	ldr	r3, [pc, #504]	; (800b9f8 <Filter_2st_Order_Butterworth+0x220>)
 800b7fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b802:	4602      	mov	r2, r0
 800b804:	460b      	mov	r3, r1
 800b806:	f7f4 fd19 	bl	800023c <__adddf3>
 800b80a:	4603      	mov	r3, r0
 800b80c:	460c      	mov	r4, r1
 800b80e:	4618      	mov	r0, r3
 800b810:	4621      	mov	r1, r4
 800b812:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b816:	f7f4 fec7 	bl	80005a8 <__aeabi_dmul>
 800b81a:	4603      	mov	r3, r0
 800b81c:	460c      	mov	r4, r1
 800b81e:	4618      	mov	r0, r3
 800b820:	4621      	mov	r1, r4
 800b822:	4b76      	ldr	r3, [pc, #472]	; (800b9fc <Filter_2st_Order_Butterworth+0x224>)
 800b824:	cb18      	ldmia	r3, {r3, r4}
 800b826:	461a      	mov	r2, r3
 800b828:	4623      	mov	r3, r4
 800b82a:	f7f4 ffe7 	bl	80007fc <__aeabi_ddiv>
 800b82e:	4603      	mov	r3, r0
 800b830:	460c      	mov	r4, r1
 800b832:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800b836:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b83a:	f005 fa95 	bl	8010d68 <sin>
 800b83e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800b842:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b846:	f005 fa59 	bl	8010cfc <cos>
 800b84a:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800b84e:	a368      	add	r3, pc, #416	; (adr r3, 800b9f0 <Filter_2st_Order_Butterworth+0x218>)
 800b850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b854:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b858:	f7f4 ffd0 	bl	80007fc <__aeabi_ddiv>
 800b85c:	4603      	mov	r3, r0
 800b85e:	460c      	mov	r4, r1
 800b860:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800b864:	f04f 0200 	mov.w	r2, #0
 800b868:	4b65      	ldr	r3, [pc, #404]	; (800ba00 <Filter_2st_Order_Butterworth+0x228>)
 800b86a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b86e:	f7f4 fce5 	bl	800023c <__adddf3>
 800b872:	4603      	mov	r3, r0
 800b874:	460c      	mov	r4, r1
 800b876:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800b87a:	893b      	ldrh	r3, [r7, #8]
 800b87c:	4a61      	ldr	r2, [pc, #388]	; (800ba04 <Filter_2st_Order_Butterworth+0x22c>)
 800b87e:	fba2 2303 	umull	r2, r3, r2, r3
 800b882:	091b      	lsrs	r3, r3, #4
 800b884:	b29b      	uxth	r3, r3
 800b886:	4618      	mov	r0, r3
 800b888:	f7f4 fe24 	bl	80004d4 <__aeabi_i2d>
 800b88c:	4603      	mov	r3, r0
 800b88e:	460c      	mov	r4, r1
 800b890:	461a      	mov	r2, r3
 800b892:	4623      	mov	r3, r4
 800b894:	f04f 0000 	mov.w	r0, #0
 800b898:	495b      	ldr	r1, [pc, #364]	; (800ba08 <Filter_2st_Order_Butterworth+0x230>)
 800b89a:	f005 fa9f 	bl	8010ddc <pow>
 800b89e:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800b8a2:	7afb      	ldrb	r3, [r7, #11]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	f040 80b1 	bne.w	800ba0c <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800b8aa:	f04f 0200 	mov.w	r2, #0
 800b8ae:	4b54      	ldr	r3, [pc, #336]	; (800ba00 <Filter_2st_Order_Butterworth+0x228>)
 800b8b0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b8b4:	f7f4 fcc2 	bl	800023c <__adddf3>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	4618      	mov	r0, r3
 800b8be:	4621      	mov	r1, r4
 800b8c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b8c4:	f7f4 ff9a 	bl	80007fc <__aeabi_ddiv>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	460c      	mov	r4, r1
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	4621      	mov	r1, r4
 800b8d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b8d4:	f7f4 fe68 	bl	80005a8 <__aeabi_dmul>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	4618      	mov	r0, r3
 800b8de:	4621      	mov	r1, r4
 800b8e0:	68fc      	ldr	r4, [r7, #12]
 800b8e2:	f104 0308 	add.w	r3, r4, #8
 800b8e6:	60fb      	str	r3, [r7, #12]
 800b8e8:	f04f 0200 	mov.w	r2, #0
 800b8ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b8f0:	f7f4 ff84 	bl	80007fc <__aeabi_ddiv>
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800b8fc:	f04f 0200 	mov.w	r2, #0
 800b900:	4b3f      	ldr	r3, [pc, #252]	; (800ba00 <Filter_2st_Order_Butterworth+0x228>)
 800b902:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b906:	f7f4 fc99 	bl	800023c <__adddf3>
 800b90a:	4603      	mov	r3, r0
 800b90c:	460c      	mov	r4, r1
 800b90e:	469a      	mov	sl, r3
 800b910:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800b914:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b918:	4650      	mov	r0, sl
 800b91a:	4659      	mov	r1, fp
 800b91c:	f7f4 ff6e 	bl	80007fc <__aeabi_ddiv>
 800b920:	4603      	mov	r3, r0
 800b922:	460c      	mov	r4, r1
 800b924:	4618      	mov	r0, r3
 800b926:	4621      	mov	r1, r4
 800b928:	68fc      	ldr	r4, [r7, #12]
 800b92a:	f104 0308 	add.w	r3, r4, #8
 800b92e:	60fb      	str	r3, [r7, #12]
 800b930:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b934:	f7f4 fe38 	bl	80005a8 <__aeabi_dmul>
 800b938:	4602      	mov	r2, r0
 800b93a:	460b      	mov	r3, r1
 800b93c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800b940:	f04f 0200 	mov.w	r2, #0
 800b944:	4b2e      	ldr	r3, [pc, #184]	; (800ba00 <Filter_2st_Order_Butterworth+0x228>)
 800b946:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b94a:	f7f4 fc77 	bl	800023c <__adddf3>
 800b94e:	4603      	mov	r3, r0
 800b950:	460c      	mov	r4, r1
 800b952:	4618      	mov	r0, r3
 800b954:	4621      	mov	r1, r4
 800b956:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b95a:	f7f4 ff4f 	bl	80007fc <__aeabi_ddiv>
 800b95e:	4603      	mov	r3, r0
 800b960:	460c      	mov	r4, r1
 800b962:	4618      	mov	r0, r3
 800b964:	4621      	mov	r1, r4
 800b966:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b96a:	f7f4 fe1d 	bl	80005a8 <__aeabi_dmul>
 800b96e:	4603      	mov	r3, r0
 800b970:	460c      	mov	r4, r1
 800b972:	4618      	mov	r0, r3
 800b974:	4621      	mov	r1, r4
 800b976:	68fc      	ldr	r4, [r7, #12]
 800b978:	f104 0308 	add.w	r3, r4, #8
 800b97c:	60fb      	str	r3, [r7, #12]
 800b97e:	f04f 0200 	mov.w	r2, #0
 800b982:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b986:	f7f4 ff39 	bl	80007fc <__aeabi_ddiv>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800b992:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b996:	f04f 0000 	mov.w	r0, #0
 800b99a:	4919      	ldr	r1, [pc, #100]	; (800ba00 <Filter_2st_Order_Butterworth+0x228>)
 800b99c:	f7f4 fc4c 	bl	8000238 <__aeabi_dsub>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	4698      	mov	r8, r3
 800b9a6:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800b9aa:	68fc      	ldr	r4, [r7, #12]
 800b9ac:	f104 0308 	add.w	r3, r4, #8
 800b9b0:	60fb      	str	r3, [r7, #12]
 800b9b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b9b6:	4640      	mov	r0, r8
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	f7f4 ff1f 	bl	80007fc <__aeabi_ddiv>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800b9c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	f7f4 fc35 	bl	800023c <__adddf3>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	460c      	mov	r4, r1
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	4621      	mov	r1, r4
 800b9da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b9de:	f7f4 ff0d 	bl	80007fc <__aeabi_ddiv>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	460c      	mov	r4, r1
 800b9e6:	68fa      	ldr	r2, [r7, #12]
 800b9e8:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800b9ec:	e0b0      	b.n	800bb50 <Filter_2st_Order_Butterworth+0x378>
 800b9ee:	bf00      	nop
 800b9f0:	667f3bcc 	.word	0x667f3bcc
 800b9f4:	3ff6a09e 	.word	0x3ff6a09e
 800b9f8:	08020530 	.word	0x08020530
 800b9fc:	08020528 	.word	0x08020528
 800ba00:	3ff00000 	.word	0x3ff00000
 800ba04:	cccccccd 	.word	0xcccccccd
 800ba08:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800ba0c:	7afb      	ldrb	r3, [r7, #11]
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	f040 809e 	bne.w	800bb50 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800ba14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba18:	f04f 0000 	mov.w	r0, #0
 800ba1c:	494f      	ldr	r1, [pc, #316]	; (800bb5c <Filter_2st_Order_Butterworth+0x384>)
 800ba1e:	f7f4 fc0b 	bl	8000238 <__aeabi_dsub>
 800ba22:	4603      	mov	r3, r0
 800ba24:	460c      	mov	r4, r1
 800ba26:	4618      	mov	r0, r3
 800ba28:	4621      	mov	r1, r4
 800ba2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba2e:	f7f4 fee5 	bl	80007fc <__aeabi_ddiv>
 800ba32:	4603      	mov	r3, r0
 800ba34:	460c      	mov	r4, r1
 800ba36:	4618      	mov	r0, r3
 800ba38:	4621      	mov	r1, r4
 800ba3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ba3e:	f7f4 fdb3 	bl	80005a8 <__aeabi_dmul>
 800ba42:	4603      	mov	r3, r0
 800ba44:	460c      	mov	r4, r1
 800ba46:	4618      	mov	r0, r3
 800ba48:	4621      	mov	r1, r4
 800ba4a:	68fc      	ldr	r4, [r7, #12]
 800ba4c:	f104 0308 	add.w	r3, r4, #8
 800ba50:	60fb      	str	r3, [r7, #12]
 800ba52:	f04f 0200 	mov.w	r2, #0
 800ba56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ba5a:	f7f4 fecf 	bl	80007fc <__aeabi_ddiv>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	460b      	mov	r3, r1
 800ba62:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800ba66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba6a:	f04f 0000 	mov.w	r0, #0
 800ba6e:	493b      	ldr	r1, [pc, #236]	; (800bb5c <Filter_2st_Order_Butterworth+0x384>)
 800ba70:	f7f4 fbe2 	bl	8000238 <__aeabi_dsub>
 800ba74:	4603      	mov	r3, r0
 800ba76:	460c      	mov	r4, r1
 800ba78:	4618      	mov	r0, r3
 800ba7a:	4621      	mov	r1, r4
 800ba7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba80:	f7f4 febc 	bl	80007fc <__aeabi_ddiv>
 800ba84:	4603      	mov	r3, r0
 800ba86:	460c      	mov	r4, r1
 800ba88:	4618      	mov	r0, r3
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	68fc      	ldr	r4, [r7, #12]
 800ba8e:	f104 0308 	add.w	r3, r4, #8
 800ba92:	60fb      	str	r3, [r7, #12]
 800ba94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ba98:	f7f4 fd86 	bl	80005a8 <__aeabi_dmul>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800baa4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800baa8:	f04f 0000 	mov.w	r0, #0
 800baac:	492b      	ldr	r1, [pc, #172]	; (800bb5c <Filter_2st_Order_Butterworth+0x384>)
 800baae:	f7f4 fbc3 	bl	8000238 <__aeabi_dsub>
 800bab2:	4603      	mov	r3, r0
 800bab4:	460c      	mov	r4, r1
 800bab6:	4618      	mov	r0, r3
 800bab8:	4621      	mov	r1, r4
 800baba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800babe:	f7f4 fe9d 	bl	80007fc <__aeabi_ddiv>
 800bac2:	4603      	mov	r3, r0
 800bac4:	460c      	mov	r4, r1
 800bac6:	4618      	mov	r0, r3
 800bac8:	4621      	mov	r1, r4
 800baca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bace:	f7f4 fd6b 	bl	80005a8 <__aeabi_dmul>
 800bad2:	4603      	mov	r3, r0
 800bad4:	460c      	mov	r4, r1
 800bad6:	4618      	mov	r0, r3
 800bad8:	4621      	mov	r1, r4
 800bada:	68fc      	ldr	r4, [r7, #12]
 800badc:	f104 0308 	add.w	r3, r4, #8
 800bae0:	60fb      	str	r3, [r7, #12]
 800bae2:	f04f 0200 	mov.w	r2, #0
 800bae6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800baea:	f7f4 fe87 	bl	80007fc <__aeabi_ddiv>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800baf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bafa:	f04f 0000 	mov.w	r0, #0
 800bafe:	4917      	ldr	r1, [pc, #92]	; (800bb5c <Filter_2st_Order_Butterworth+0x384>)
 800bb00:	f7f4 fb9a 	bl	8000238 <__aeabi_dsub>
 800bb04:	4603      	mov	r3, r0
 800bb06:	460c      	mov	r4, r1
 800bb08:	461d      	mov	r5, r3
 800bb0a:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800bb0e:	68fc      	ldr	r4, [r7, #12]
 800bb10:	f104 0308 	add.w	r3, r4, #8
 800bb14:	60fb      	str	r3, [r7, #12]
 800bb16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	4631      	mov	r1, r6
 800bb1e:	f7f4 fe6d 	bl	80007fc <__aeabi_ddiv>
 800bb22:	4602      	mov	r2, r0
 800bb24:	460b      	mov	r3, r1
 800bb26:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800bb2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	f7f4 fb83 	bl	800023c <__adddf3>
 800bb36:	4603      	mov	r3, r0
 800bb38:	460c      	mov	r4, r1
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	4621      	mov	r1, r4
 800bb3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bb42:	f7f4 fe5b 	bl	80007fc <__aeabi_ddiv>
 800bb46:	4603      	mov	r3, r0
 800bb48:	460c      	mov	r4, r1
 800bb4a:	68fa      	ldr	r2, [r7, #12]
 800bb4c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800bb50:	bf00      	nop
 800bb52:	374c      	adds	r7, #76	; 0x4c
 800bb54:	46bd      	mov	sp, r7
 800bb56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb5a:	bf00      	nop
 800bb5c:	3ff00000 	.word	0x3ff00000

0800bb60 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800bb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb64:	b095      	sub	sp, #84	; 0x54
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	6178      	str	r0, [r7, #20]
 800bb6a:	60fa      	str	r2, [r7, #12]
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	460b      	mov	r3, r1
 800bb70:	74fb      	strb	r3, [r7, #19]
 800bb72:	4613      	mov	r3, r2
 800bb74:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800bb76:	4ba2      	ldr	r3, [pc, #648]	; (800be00 <Filter_Higher_Order_Butterworth+0x2a0>)
 800bb78:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	460b      	mov	r3, r1
 800bb80:	f7f4 fb5c 	bl	800023c <__adddf3>
 800bb84:	4603      	mov	r3, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	e9c7 3400 	strd	r3, r4, [r7]
 800bb8c:	68f8      	ldr	r0, [r7, #12]
 800bb8e:	f7f4 fc91 	bl	80004b4 <__aeabi_ui2d>
 800bb92:	4603      	mov	r3, r0
 800bb94:	460c      	mov	r4, r1
 800bb96:	461a      	mov	r2, r3
 800bb98:	4623      	mov	r3, r4
 800bb9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb9e:	f7f4 fd03 	bl	80005a8 <__aeabi_dmul>
 800bba2:	4603      	mov	r3, r0
 800bba4:	460c      	mov	r4, r1
 800bba6:	4618      	mov	r0, r3
 800bba8:	4621      	mov	r1, r4
 800bbaa:	4b96      	ldr	r3, [pc, #600]	; (800be04 <Filter_Higher_Order_Butterworth+0x2a4>)
 800bbac:	cb18      	ldmia	r3, {r3, r4}
 800bbae:	461a      	mov	r2, r3
 800bbb0:	4623      	mov	r3, r4
 800bbb2:	f7f4 fe23 	bl	80007fc <__aeabi_ddiv>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	460c      	mov	r4, r1
 800bbba:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800bbbe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800bbc2:	f005 f8d1 	bl	8010d68 <sin>
 800bbc6:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800bbca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800bbce:	f005 f895 	bl	8010cfc <cos>
 800bbd2:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800bbd6:	4b8a      	ldr	r3, [pc, #552]	; (800be00 <Filter_Higher_Order_Butterworth+0x2a0>)
 800bbd8:	cb18      	ldmia	r3, {r3, r4}
 800bbda:	e9c7 3400 	strd	r3, r4, [r7]
 800bbde:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7f4 fc76 	bl	80004d4 <__aeabi_i2d>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	460c      	mov	r4, r1
 800bbec:	461a      	mov	r2, r3
 800bbee:	4623      	mov	r3, r4
 800bbf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bbf4:	f7f4 fe02 	bl	80007fc <__aeabi_ddiv>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	e9c7 3400 	strd	r3, r4, [r7]
 800bc00:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800bc04:	4618      	mov	r0, r3
 800bc06:	f7f4 fc65 	bl	80004d4 <__aeabi_i2d>
 800bc0a:	f04f 0200 	mov.w	r2, #0
 800bc0e:	4b7e      	ldr	r3, [pc, #504]	; (800be08 <Filter_Higher_Order_Butterworth+0x2a8>)
 800bc10:	f7f4 fb14 	bl	800023c <__adddf3>
 800bc14:	4603      	mov	r3, r0
 800bc16:	460c      	mov	r4, r1
 800bc18:	461a      	mov	r2, r3
 800bc1a:	4623      	mov	r3, r4
 800bc1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bc20:	f7f4 fcc2 	bl	80005a8 <__aeabi_dmul>
 800bc24:	4603      	mov	r3, r0
 800bc26:	460c      	mov	r4, r1
 800bc28:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800bc2c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800bc30:	f005 f89a 	bl	8010d68 <sin>
 800bc34:	4602      	mov	r2, r0
 800bc36:	460b      	mov	r3, r1
 800bc38:	f7f4 fb00 	bl	800023c <__adddf3>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	461a      	mov	r2, r3
 800bc42:	4623      	mov	r3, r4
 800bc44:	f04f 0000 	mov.w	r0, #0
 800bc48:	4970      	ldr	r1, [pc, #448]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bc4a:	f7f4 fdd7 	bl	80007fc <__aeabi_ddiv>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	460c      	mov	r4, r1
 800bc52:	4618      	mov	r0, r3
 800bc54:	4621      	mov	r1, r4
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	f7f4 faef 	bl	800023c <__adddf3>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	460c      	mov	r4, r1
 800bc62:	461a      	mov	r2, r3
 800bc64:	4623      	mov	r3, r4
 800bc66:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bc6a:	f7f4 fdc7 	bl	80007fc <__aeabi_ddiv>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	460c      	mov	r4, r1
 800bc72:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800bc76:	f04f 0200 	mov.w	r2, #0
 800bc7a:	4b64      	ldr	r3, [pc, #400]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bc7c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800bc80:	f7f4 fadc 	bl	800023c <__adddf3>
 800bc84:	4603      	mov	r3, r0
 800bc86:	460c      	mov	r4, r1
 800bc88:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800bc8c:	8a3b      	ldrh	r3, [r7, #16]
 800bc8e:	4a60      	ldr	r2, [pc, #384]	; (800be10 <Filter_Higher_Order_Butterworth+0x2b0>)
 800bc90:	fba2 2303 	umull	r2, r3, r2, r3
 800bc94:	091b      	lsrs	r3, r3, #4
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f7f4 fc1b 	bl	80004d4 <__aeabi_i2d>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	460c      	mov	r4, r1
 800bca2:	461a      	mov	r2, r3
 800bca4:	4623      	mov	r3, r4
 800bca6:	f04f 0000 	mov.w	r0, #0
 800bcaa:	495a      	ldr	r1, [pc, #360]	; (800be14 <Filter_Higher_Order_Butterworth+0x2b4>)
 800bcac:	f005 f896 	bl	8010ddc <pow>
 800bcb0:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800bcb4:	7cfb      	ldrb	r3, [r7, #19]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	f040 80ae 	bne.w	800be18 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800bcbc:	f04f 0200 	mov.w	r2, #0
 800bcc0:	4b52      	ldr	r3, [pc, #328]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bcc2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bcc6:	f7f4 fab9 	bl	800023c <__adddf3>
 800bcca:	4603      	mov	r3, r0
 800bccc:	460c      	mov	r4, r1
 800bcce:	4618      	mov	r0, r3
 800bcd0:	4621      	mov	r1, r4
 800bcd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bcd6:	f7f4 fd91 	bl	80007fc <__aeabi_ddiv>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	460c      	mov	r4, r1
 800bcde:	4618      	mov	r0, r3
 800bce0:	4621      	mov	r1, r4
 800bce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bce6:	f7f4 fc5f 	bl	80005a8 <__aeabi_dmul>
 800bcea:	4603      	mov	r3, r0
 800bcec:	460c      	mov	r4, r1
 800bcee:	4618      	mov	r0, r3
 800bcf0:	4621      	mov	r1, r4
 800bcf2:	697c      	ldr	r4, [r7, #20]
 800bcf4:	f104 0308 	add.w	r3, r4, #8
 800bcf8:	617b      	str	r3, [r7, #20]
 800bcfa:	f04f 0200 	mov.w	r2, #0
 800bcfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd02:	f7f4 fd7b 	bl	80007fc <__aeabi_ddiv>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800bd0e:	f04f 0200 	mov.w	r2, #0
 800bd12:	4b3e      	ldr	r3, [pc, #248]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bd14:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bd18:	f7f4 fa90 	bl	800023c <__adddf3>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	460c      	mov	r4, r1
 800bd20:	469a      	mov	sl, r3
 800bd22:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800bd26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bd2a:	4650      	mov	r0, sl
 800bd2c:	4659      	mov	r1, fp
 800bd2e:	f7f4 fd65 	bl	80007fc <__aeabi_ddiv>
 800bd32:	4603      	mov	r3, r0
 800bd34:	460c      	mov	r4, r1
 800bd36:	4618      	mov	r0, r3
 800bd38:	4621      	mov	r1, r4
 800bd3a:	697c      	ldr	r4, [r7, #20]
 800bd3c:	f104 0308 	add.w	r3, r4, #8
 800bd40:	617b      	str	r3, [r7, #20]
 800bd42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd46:	f7f4 fc2f 	bl	80005a8 <__aeabi_dmul>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800bd52:	f04f 0200 	mov.w	r2, #0
 800bd56:	4b2d      	ldr	r3, [pc, #180]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bd58:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bd5c:	f7f4 fa6e 	bl	800023c <__adddf3>
 800bd60:	4603      	mov	r3, r0
 800bd62:	460c      	mov	r4, r1
 800bd64:	4618      	mov	r0, r3
 800bd66:	4621      	mov	r1, r4
 800bd68:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bd6c:	f7f4 fd46 	bl	80007fc <__aeabi_ddiv>
 800bd70:	4603      	mov	r3, r0
 800bd72:	460c      	mov	r4, r1
 800bd74:	4618      	mov	r0, r3
 800bd76:	4621      	mov	r1, r4
 800bd78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd7c:	f7f4 fc14 	bl	80005a8 <__aeabi_dmul>
 800bd80:	4603      	mov	r3, r0
 800bd82:	460c      	mov	r4, r1
 800bd84:	4618      	mov	r0, r3
 800bd86:	4621      	mov	r1, r4
 800bd88:	697c      	ldr	r4, [r7, #20]
 800bd8a:	f104 0308 	add.w	r3, r4, #8
 800bd8e:	617b      	str	r3, [r7, #20]
 800bd90:	f04f 0200 	mov.w	r2, #0
 800bd94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd98:	f7f4 fd30 	bl	80007fc <__aeabi_ddiv>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800bda4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bda8:	f04f 0000 	mov.w	r0, #0
 800bdac:	4917      	ldr	r1, [pc, #92]	; (800be0c <Filter_Higher_Order_Butterworth+0x2ac>)
 800bdae:	f7f4 fa43 	bl	8000238 <__aeabi_dsub>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	460c      	mov	r4, r1
 800bdb6:	4698      	mov	r8, r3
 800bdb8:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800bdbc:	697c      	ldr	r4, [r7, #20]
 800bdbe:	f104 0308 	add.w	r3, r4, #8
 800bdc2:	617b      	str	r3, [r7, #20]
 800bdc4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bdc8:	4640      	mov	r0, r8
 800bdca:	4649      	mov	r1, r9
 800bdcc:	f7f4 fd16 	bl	80007fc <__aeabi_ddiv>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800bdd8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bddc:	4602      	mov	r2, r0
 800bdde:	460b      	mov	r3, r1
 800bde0:	f7f4 fa2c 	bl	800023c <__adddf3>
 800bde4:	4603      	mov	r3, r0
 800bde6:	460c      	mov	r4, r1
 800bde8:	4618      	mov	r0, r3
 800bdea:	4621      	mov	r1, r4
 800bdec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bdf0:	f7f4 fd04 	bl	80007fc <__aeabi_ddiv>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	460c      	mov	r4, r1
 800bdf8:	697a      	ldr	r2, [r7, #20]
 800bdfa:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800bdfe:	e0ad      	b.n	800bf5c <Filter_Higher_Order_Butterworth+0x3fc>
 800be00:	08020530 	.word	0x08020530
 800be04:	08020528 	.word	0x08020528
 800be08:	3fe00000 	.word	0x3fe00000
 800be0c:	3ff00000 	.word	0x3ff00000
 800be10:	cccccccd 	.word	0xcccccccd
 800be14:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800be18:	7cfb      	ldrb	r3, [r7, #19]
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	f040 809e 	bne.w	800bf5c <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800be20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800be24:	f04f 0000 	mov.w	r0, #0
 800be28:	494f      	ldr	r1, [pc, #316]	; (800bf68 <Filter_Higher_Order_Butterworth+0x408>)
 800be2a:	f7f4 fa05 	bl	8000238 <__aeabi_dsub>
 800be2e:	4603      	mov	r3, r0
 800be30:	460c      	mov	r4, r1
 800be32:	4618      	mov	r0, r3
 800be34:	4621      	mov	r1, r4
 800be36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be3a:	f7f4 fcdf 	bl	80007fc <__aeabi_ddiv>
 800be3e:	4603      	mov	r3, r0
 800be40:	460c      	mov	r4, r1
 800be42:	4618      	mov	r0, r3
 800be44:	4621      	mov	r1, r4
 800be46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800be4a:	f7f4 fbad 	bl	80005a8 <__aeabi_dmul>
 800be4e:	4603      	mov	r3, r0
 800be50:	460c      	mov	r4, r1
 800be52:	4618      	mov	r0, r3
 800be54:	4621      	mov	r1, r4
 800be56:	697c      	ldr	r4, [r7, #20]
 800be58:	f104 0308 	add.w	r3, r4, #8
 800be5c:	617b      	str	r3, [r7, #20]
 800be5e:	f04f 0200 	mov.w	r2, #0
 800be62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800be66:	f7f4 fcc9 	bl	80007fc <__aeabi_ddiv>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800be72:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800be76:	f04f 0000 	mov.w	r0, #0
 800be7a:	493b      	ldr	r1, [pc, #236]	; (800bf68 <Filter_Higher_Order_Butterworth+0x408>)
 800be7c:	f7f4 f9dc 	bl	8000238 <__aeabi_dsub>
 800be80:	4603      	mov	r3, r0
 800be82:	460c      	mov	r4, r1
 800be84:	4618      	mov	r0, r3
 800be86:	4621      	mov	r1, r4
 800be88:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be8c:	f7f4 fcb6 	bl	80007fc <__aeabi_ddiv>
 800be90:	4603      	mov	r3, r0
 800be92:	460c      	mov	r4, r1
 800be94:	4618      	mov	r0, r3
 800be96:	4621      	mov	r1, r4
 800be98:	697c      	ldr	r4, [r7, #20]
 800be9a:	f104 0308 	add.w	r3, r4, #8
 800be9e:	617b      	str	r3, [r7, #20]
 800bea0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bea4:	f7f4 fb80 	bl	80005a8 <__aeabi_dmul>
 800bea8:	4602      	mov	r2, r0
 800beaa:	460b      	mov	r3, r1
 800beac:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800beb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800beb4:	f04f 0000 	mov.w	r0, #0
 800beb8:	492b      	ldr	r1, [pc, #172]	; (800bf68 <Filter_Higher_Order_Butterworth+0x408>)
 800beba:	f7f4 f9bd 	bl	8000238 <__aeabi_dsub>
 800bebe:	4603      	mov	r3, r0
 800bec0:	460c      	mov	r4, r1
 800bec2:	4618      	mov	r0, r3
 800bec4:	4621      	mov	r1, r4
 800bec6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800beca:	f7f4 fc97 	bl	80007fc <__aeabi_ddiv>
 800bece:	4603      	mov	r3, r0
 800bed0:	460c      	mov	r4, r1
 800bed2:	4618      	mov	r0, r3
 800bed4:	4621      	mov	r1, r4
 800bed6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800beda:	f7f4 fb65 	bl	80005a8 <__aeabi_dmul>
 800bede:	4603      	mov	r3, r0
 800bee0:	460c      	mov	r4, r1
 800bee2:	4618      	mov	r0, r3
 800bee4:	4621      	mov	r1, r4
 800bee6:	697c      	ldr	r4, [r7, #20]
 800bee8:	f104 0308 	add.w	r3, r4, #8
 800beec:	617b      	str	r3, [r7, #20]
 800beee:	f04f 0200 	mov.w	r2, #0
 800bef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bef6:	f7f4 fc81 	bl	80007fc <__aeabi_ddiv>
 800befa:	4602      	mov	r2, r0
 800befc:	460b      	mov	r3, r1
 800befe:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800bf02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bf06:	f04f 0000 	mov.w	r0, #0
 800bf0a:	4917      	ldr	r1, [pc, #92]	; (800bf68 <Filter_Higher_Order_Butterworth+0x408>)
 800bf0c:	f7f4 f994 	bl	8000238 <__aeabi_dsub>
 800bf10:	4603      	mov	r3, r0
 800bf12:	460c      	mov	r4, r1
 800bf14:	461d      	mov	r5, r3
 800bf16:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800bf1a:	697c      	ldr	r4, [r7, #20]
 800bf1c:	f104 0308 	add.w	r3, r4, #8
 800bf20:	617b      	str	r3, [r7, #20]
 800bf22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf26:	4628      	mov	r0, r5
 800bf28:	4631      	mov	r1, r6
 800bf2a:	f7f4 fc67 	bl	80007fc <__aeabi_ddiv>
 800bf2e:	4602      	mov	r2, r0
 800bf30:	460b      	mov	r3, r1
 800bf32:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800bf36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	f7f4 f97d 	bl	800023c <__adddf3>
 800bf42:	4603      	mov	r3, r0
 800bf44:	460c      	mov	r4, r1
 800bf46:	4618      	mov	r0, r3
 800bf48:	4621      	mov	r1, r4
 800bf4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf4e:	f7f4 fc55 	bl	80007fc <__aeabi_ddiv>
 800bf52:	4603      	mov	r3, r0
 800bf54:	460c      	mov	r4, r1
 800bf56:	697a      	ldr	r2, [r7, #20]
 800bf58:	e9c2 3400 	strd	r3, r4, [r2]
}
 800bf5c:	bf00      	nop
 800bf5e:	3754      	adds	r7, #84	; 0x54
 800bf60:	46bd      	mov	sp, r7
 800bf62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf66:	bf00      	nop
 800bf68:	3ff00000 	.word	0x3ff00000
 800bf6c:	00000000 	.word	0x00000000

0800bf70 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800bf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	b093      	sub	sp, #76	; 0x4c
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6178      	str	r0, [r7, #20]
 800bf7a:	60fa      	str	r2, [r7, #12]
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	460b      	mov	r3, r1
 800bf80:	74fb      	strb	r3, [r7, #19]
 800bf82:	4613      	mov	r3, r2
 800bf84:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800bf86:	4b82      	ldr	r3, [pc, #520]	; (800c190 <Filter_2st_Order_Bessel+0x220>)
 800bf88:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	460b      	mov	r3, r1
 800bf90:	f7f4 f954 	bl	800023c <__adddf3>
 800bf94:	4603      	mov	r3, r0
 800bf96:	460c      	mov	r4, r1
 800bf98:	e9c7 3400 	strd	r3, r4, [r7]
 800bf9c:	68f8      	ldr	r0, [r7, #12]
 800bf9e:	f7f4 fa89 	bl	80004b4 <__aeabi_ui2d>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	460c      	mov	r4, r1
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	4623      	mov	r3, r4
 800bfaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bfae:	f7f4 fafb 	bl	80005a8 <__aeabi_dmul>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	4621      	mov	r1, r4
 800bfba:	4b76      	ldr	r3, [pc, #472]	; (800c194 <Filter_2st_Order_Bessel+0x224>)
 800bfbc:	cb18      	ldmia	r3, {r3, r4}
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	4623      	mov	r3, r4
 800bfc2:	f7f4 fc1b 	bl	80007fc <__aeabi_ddiv>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	460c      	mov	r4, r1
 800bfca:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800bfce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bfd2:	f004 fec9 	bl	8010d68 <sin>
 800bfd6:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800bfda:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800bfde:	f004 fe8d 	bl	8010cfc <cos>
 800bfe2:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800bfe6:	a368      	add	r3, pc, #416	; (adr r3, 800c188 <Filter_2st_Order_Bessel+0x218>)
 800bfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfec:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800bff0:	f7f4 fc04 	bl	80007fc <__aeabi_ddiv>
 800bff4:	4603      	mov	r3, r0
 800bff6:	460c      	mov	r4, r1
 800bff8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800bffc:	f04f 0200 	mov.w	r2, #0
 800c000:	4b65      	ldr	r3, [pc, #404]	; (800c198 <Filter_2st_Order_Bessel+0x228>)
 800c002:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800c006:	f7f4 f919 	bl	800023c <__adddf3>
 800c00a:	4603      	mov	r3, r0
 800c00c:	460c      	mov	r4, r1
 800c00e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800c012:	8a3b      	ldrh	r3, [r7, #16]
 800c014:	4a61      	ldr	r2, [pc, #388]	; (800c19c <Filter_2st_Order_Bessel+0x22c>)
 800c016:	fba2 2303 	umull	r2, r3, r2, r3
 800c01a:	091b      	lsrs	r3, r3, #4
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	4618      	mov	r0, r3
 800c020:	f7f4 fa58 	bl	80004d4 <__aeabi_i2d>
 800c024:	4603      	mov	r3, r0
 800c026:	460c      	mov	r4, r1
 800c028:	461a      	mov	r2, r3
 800c02a:	4623      	mov	r3, r4
 800c02c:	f04f 0000 	mov.w	r0, #0
 800c030:	495b      	ldr	r1, [pc, #364]	; (800c1a0 <Filter_2st_Order_Bessel+0x230>)
 800c032:	f004 fed3 	bl	8010ddc <pow>
 800c036:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800c03a:	7cfb      	ldrb	r3, [r7, #19]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f040 80b1 	bne.w	800c1a4 <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800c042:	f04f 0200 	mov.w	r2, #0
 800c046:	4b54      	ldr	r3, [pc, #336]	; (800c198 <Filter_2st_Order_Bessel+0x228>)
 800c048:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c04c:	f7f4 f8f6 	bl	800023c <__adddf3>
 800c050:	4603      	mov	r3, r0
 800c052:	460c      	mov	r4, r1
 800c054:	4618      	mov	r0, r3
 800c056:	4621      	mov	r1, r4
 800c058:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c05c:	f7f4 fbce 	bl	80007fc <__aeabi_ddiv>
 800c060:	4603      	mov	r3, r0
 800c062:	460c      	mov	r4, r1
 800c064:	4618      	mov	r0, r3
 800c066:	4621      	mov	r1, r4
 800c068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c06c:	f7f4 fa9c 	bl	80005a8 <__aeabi_dmul>
 800c070:	4603      	mov	r3, r0
 800c072:	460c      	mov	r4, r1
 800c074:	4618      	mov	r0, r3
 800c076:	4621      	mov	r1, r4
 800c078:	697c      	ldr	r4, [r7, #20]
 800c07a:	f104 0308 	add.w	r3, r4, #8
 800c07e:	617b      	str	r3, [r7, #20]
 800c080:	f04f 0200 	mov.w	r2, #0
 800c084:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c088:	f7f4 fbb8 	bl	80007fc <__aeabi_ddiv>
 800c08c:	4602      	mov	r2, r0
 800c08e:	460b      	mov	r3, r1
 800c090:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800c094:	f04f 0200 	mov.w	r2, #0
 800c098:	4b3f      	ldr	r3, [pc, #252]	; (800c198 <Filter_2st_Order_Bessel+0x228>)
 800c09a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c09e:	f7f4 f8cd 	bl	800023c <__adddf3>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	460c      	mov	r4, r1
 800c0a6:	469a      	mov	sl, r3
 800c0a8:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800c0ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c0b0:	4650      	mov	r0, sl
 800c0b2:	4659      	mov	r1, fp
 800c0b4:	f7f4 fba2 	bl	80007fc <__aeabi_ddiv>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	4618      	mov	r0, r3
 800c0be:	4621      	mov	r1, r4
 800c0c0:	697c      	ldr	r4, [r7, #20]
 800c0c2:	f104 0308 	add.w	r3, r4, #8
 800c0c6:	617b      	str	r3, [r7, #20]
 800c0c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c0cc:	f7f4 fa6c 	bl	80005a8 <__aeabi_dmul>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800c0d8:	f04f 0200 	mov.w	r2, #0
 800c0dc:	4b2e      	ldr	r3, [pc, #184]	; (800c198 <Filter_2st_Order_Bessel+0x228>)
 800c0de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c0e2:	f7f4 f8ab 	bl	800023c <__adddf3>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	460c      	mov	r4, r1
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c0f2:	f7f4 fb83 	bl	80007fc <__aeabi_ddiv>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	460c      	mov	r4, r1
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c102:	f7f4 fa51 	bl	80005a8 <__aeabi_dmul>
 800c106:	4603      	mov	r3, r0
 800c108:	460c      	mov	r4, r1
 800c10a:	4618      	mov	r0, r3
 800c10c:	4621      	mov	r1, r4
 800c10e:	697c      	ldr	r4, [r7, #20]
 800c110:	f104 0308 	add.w	r3, r4, #8
 800c114:	617b      	str	r3, [r7, #20]
 800c116:	f04f 0200 	mov.w	r2, #0
 800c11a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c11e:	f7f4 fb6d 	bl	80007fc <__aeabi_ddiv>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800c12a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c12e:	f04f 0000 	mov.w	r0, #0
 800c132:	4919      	ldr	r1, [pc, #100]	; (800c198 <Filter_2st_Order_Bessel+0x228>)
 800c134:	f7f4 f880 	bl	8000238 <__aeabi_dsub>
 800c138:	4603      	mov	r3, r0
 800c13a:	460c      	mov	r4, r1
 800c13c:	4698      	mov	r8, r3
 800c13e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800c142:	697c      	ldr	r4, [r7, #20]
 800c144:	f104 0308 	add.w	r3, r4, #8
 800c148:	617b      	str	r3, [r7, #20]
 800c14a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c14e:	4640      	mov	r0, r8
 800c150:	4649      	mov	r1, r9
 800c152:	f7f4 fb53 	bl	80007fc <__aeabi_ddiv>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800c15e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	f7f4 f869 	bl	800023c <__adddf3>
 800c16a:	4603      	mov	r3, r0
 800c16c:	460c      	mov	r4, r1
 800c16e:	4618      	mov	r0, r3
 800c170:	4621      	mov	r1, r4
 800c172:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c176:	f7f4 fb41 	bl	80007fc <__aeabi_ddiv>
 800c17a:	4603      	mov	r3, r0
 800c17c:	460c      	mov	r4, r1
 800c17e:	697a      	ldr	r2, [r7, #20]
 800c180:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800c184:	e0b0      	b.n	800c2e8 <Filter_2st_Order_Bessel+0x378>
 800c186:	bf00      	nop
 800c188:	4590331d 	.word	0x4590331d
 800c18c:	3ff279a7 	.word	0x3ff279a7
 800c190:	08020530 	.word	0x08020530
 800c194:	08020528 	.word	0x08020528
 800c198:	3ff00000 	.word	0x3ff00000
 800c19c:	cccccccd 	.word	0xcccccccd
 800c1a0:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800c1a4:	7cfb      	ldrb	r3, [r7, #19]
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	f040 809e 	bne.w	800c2e8 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800c1ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c1b0:	f04f 0000 	mov.w	r0, #0
 800c1b4:	494f      	ldr	r1, [pc, #316]	; (800c2f4 <Filter_2st_Order_Bessel+0x384>)
 800c1b6:	f7f4 f83f 	bl	8000238 <__aeabi_dsub>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	460c      	mov	r4, r1
 800c1be:	4618      	mov	r0, r3
 800c1c0:	4621      	mov	r1, r4
 800c1c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c1c6:	f7f4 fb19 	bl	80007fc <__aeabi_ddiv>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	460c      	mov	r4, r1
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c1d6:	f7f4 f9e7 	bl	80005a8 <__aeabi_dmul>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	460c      	mov	r4, r1
 800c1de:	4618      	mov	r0, r3
 800c1e0:	4621      	mov	r1, r4
 800c1e2:	697c      	ldr	r4, [r7, #20]
 800c1e4:	f104 0308 	add.w	r3, r4, #8
 800c1e8:	617b      	str	r3, [r7, #20]
 800c1ea:	f04f 0200 	mov.w	r2, #0
 800c1ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c1f2:	f7f4 fb03 	bl	80007fc <__aeabi_ddiv>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800c1fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c202:	f04f 0000 	mov.w	r0, #0
 800c206:	493b      	ldr	r1, [pc, #236]	; (800c2f4 <Filter_2st_Order_Bessel+0x384>)
 800c208:	f7f4 f816 	bl	8000238 <__aeabi_dsub>
 800c20c:	4603      	mov	r3, r0
 800c20e:	460c      	mov	r4, r1
 800c210:	4618      	mov	r0, r3
 800c212:	4621      	mov	r1, r4
 800c214:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c218:	f7f4 faf0 	bl	80007fc <__aeabi_ddiv>
 800c21c:	4603      	mov	r3, r0
 800c21e:	460c      	mov	r4, r1
 800c220:	4618      	mov	r0, r3
 800c222:	4621      	mov	r1, r4
 800c224:	697c      	ldr	r4, [r7, #20]
 800c226:	f104 0308 	add.w	r3, r4, #8
 800c22a:	617b      	str	r3, [r7, #20]
 800c22c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c230:	f7f4 f9ba 	bl	80005a8 <__aeabi_dmul>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800c23c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c240:	f04f 0000 	mov.w	r0, #0
 800c244:	492b      	ldr	r1, [pc, #172]	; (800c2f4 <Filter_2st_Order_Bessel+0x384>)
 800c246:	f7f3 fff7 	bl	8000238 <__aeabi_dsub>
 800c24a:	4603      	mov	r3, r0
 800c24c:	460c      	mov	r4, r1
 800c24e:	4618      	mov	r0, r3
 800c250:	4621      	mov	r1, r4
 800c252:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c256:	f7f4 fad1 	bl	80007fc <__aeabi_ddiv>
 800c25a:	4603      	mov	r3, r0
 800c25c:	460c      	mov	r4, r1
 800c25e:	4618      	mov	r0, r3
 800c260:	4621      	mov	r1, r4
 800c262:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c266:	f7f4 f99f 	bl	80005a8 <__aeabi_dmul>
 800c26a:	4603      	mov	r3, r0
 800c26c:	460c      	mov	r4, r1
 800c26e:	4618      	mov	r0, r3
 800c270:	4621      	mov	r1, r4
 800c272:	697c      	ldr	r4, [r7, #20]
 800c274:	f104 0308 	add.w	r3, r4, #8
 800c278:	617b      	str	r3, [r7, #20]
 800c27a:	f04f 0200 	mov.w	r2, #0
 800c27e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c282:	f7f4 fabb 	bl	80007fc <__aeabi_ddiv>
 800c286:	4602      	mov	r2, r0
 800c288:	460b      	mov	r3, r1
 800c28a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800c28e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c292:	f04f 0000 	mov.w	r0, #0
 800c296:	4917      	ldr	r1, [pc, #92]	; (800c2f4 <Filter_2st_Order_Bessel+0x384>)
 800c298:	f7f3 ffce 	bl	8000238 <__aeabi_dsub>
 800c29c:	4603      	mov	r3, r0
 800c29e:	460c      	mov	r4, r1
 800c2a0:	461d      	mov	r5, r3
 800c2a2:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800c2a6:	697c      	ldr	r4, [r7, #20]
 800c2a8:	f104 0308 	add.w	r3, r4, #8
 800c2ac:	617b      	str	r3, [r7, #20]
 800c2ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	4631      	mov	r1, r6
 800c2b6:	f7f4 faa1 	bl	80007fc <__aeabi_ddiv>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800c2c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	f7f3 ffb7 	bl	800023c <__adddf3>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	460c      	mov	r4, r1
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	4621      	mov	r1, r4
 800c2d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c2da:	f7f4 fa8f 	bl	80007fc <__aeabi_ddiv>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	460c      	mov	r4, r1
 800c2e2:	697a      	ldr	r2, [r7, #20]
 800c2e4:	e9c2 3400 	strd	r3, r4, [r2]
}
 800c2e8:	bf00      	nop
 800c2ea:	374c      	adds	r7, #76	; 0x4c
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f2:	bf00      	nop
 800c2f4:	3ff00000 	.word	0x3ff00000

0800c2f8 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800c2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2fc:	b0b5      	sub	sp, #212	; 0xd4
 800c2fe:	af02      	add	r7, sp, #8
 800c300:	4603      	mov	r3, r0
 800c302:	603a      	str	r2, [r7, #0]
 800c304:	71fb      	strb	r3, [r7, #7]
 800c306:	460b      	mov	r3, r1
 800c308:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800c30a:	f107 030c 	add.w	r3, r7, #12
 800c30e:	2200      	movs	r2, #0
 800c310:	601a      	str	r2, [r3, #0]
 800c312:	605a      	str	r2, [r3, #4]
 800c314:	609a      	str	r2, [r3, #8]
 800c316:	60da      	str	r2, [r3, #12]
 800c318:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800c31a:	79fb      	ldrb	r3, [r7, #7]
 800c31c:	2b07      	cmp	r3, #7
 800c31e:	d802      	bhi.n	800c326 <Dsp_GEN_Filter+0x2e>
 800c320:	79bb      	ldrb	r3, [r7, #6]
 800c322:	2b01      	cmp	r3, #1
 800c324:	d901      	bls.n	800c32a <Dsp_GEN_Filter+0x32>
		return FALSE;
 800c326:	2300      	movs	r3, #0
 800c328:	e2fe      	b.n	800c928 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	781b      	ldrb	r3, [r3, #0]
 800c32e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c332:	b2d8      	uxtb	r0, r3
 800c334:	79f9      	ldrb	r1, [r7, #7]
 800c336:	79bb      	ldrb	r3, [r7, #6]
 800c338:	4ea8      	ldr	r6, [pc, #672]	; (800c5dc <Dsp_GEN_Filter+0x2e4>)
 800c33a:	461a      	mov	r2, r3
 800c33c:	0052      	lsls	r2, r2, #1
 800c33e:	441a      	add	r2, r3
 800c340:	0093      	lsls	r3, r2, #2
 800c342:	461a      	mov	r2, r3
 800c344:	460b      	mov	r3, r1
 800c346:	005b      	lsls	r3, r3, #1
 800c348:	440b      	add	r3, r1
 800c34a:	00db      	lsls	r3, r3, #3
 800c34c:	4413      	add	r3, r2
 800c34e:	4433      	add	r3, r6
 800c350:	33b0      	adds	r3, #176	; 0xb0
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	4298      	cmp	r0, r3
 800c35c:	bf14      	ite	ne
 800c35e:	2301      	movne	r3, #1
 800c360:	2300      	moveq	r3, #0
 800c362:	b2db      	uxtb	r3, r3
 800c364:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	4a9c      	ldr	r2, [pc, #624]	; (800c5e0 <Dsp_GEN_Filter+0x2e8>)
 800c36e:	4619      	mov	r1, r3
 800c370:	2000      	movs	r0, #0
 800c372:	f002 ffc1 	bl	800f2f8 <LimitMaxMin>
 800c376:	4602      	mov	r2, r0
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	f003 0301 	and.w	r3, r3, #1
 800c384:	b2db      	uxtb	r3, r3
 800c386:	2b00      	cmp	r3, #0
 800c388:	f000 81de 	beq.w	800c748 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	785b      	ldrb	r3, [r3, #1]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d125      	bne.n	800c3e0 <Dsp_GEN_Filter+0xe8>
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	789b      	ldrb	r3, [r3, #2]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d121      	bne.n	800c3e0 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	685a      	ldr	r2, [r3, #4]
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	891b      	ldrh	r3, [r3, #8]
 800c3a4:	79b9      	ldrb	r1, [r7, #6]
 800c3a6:	f107 0020 	add.w	r0, r7, #32
 800c3aa:	f7ff f8cf 	bl	800b54c <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	685a      	ldr	r2, [r3, #4]
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	891e      	ldrh	r6, [r3, #8]
 800c3b6:	79b9      	ldrb	r1, [r7, #6]
 800c3b8:	f107 0320 	add.w	r3, r7, #32
 800c3bc:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c3c0:	4633      	mov	r3, r6
 800c3c2:	f7ff f8c3 	bl	800b54c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800c3c6:	f107 0320 	add.w	r3, r7, #32
 800c3ca:	3350      	adds	r3, #80	; 0x50
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f7ff f881 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c3d2:	f107 0320 	add.w	r3, r7, #32
 800c3d6:	3378      	adds	r3, #120	; 0x78
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7ff f87b 	bl	800b4d4 <Filter_Bypassed>
 800c3de:	e1ce      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	785b      	ldrb	r3, [r3, #1]
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d125      	bne.n	800c434 <Dsp_GEN_Filter+0x13c>
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	789b      	ldrb	r3, [r3, #2]
 800c3ec:	2b03      	cmp	r3, #3
 800c3ee:	d121      	bne.n	800c434 <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	685a      	ldr	r2, [r3, #4]
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	891b      	ldrh	r3, [r3, #8]
 800c3f8:	79b9      	ldrb	r1, [r7, #6]
 800c3fa:	f107 0020 	add.w	r0, r7, #32
 800c3fe:	f7ff f9eb 	bl	800b7d8 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	685a      	ldr	r2, [r3, #4]
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	891e      	ldrh	r6, [r3, #8]
 800c40a:	79b9      	ldrb	r1, [r7, #6]
 800c40c:	f107 0320 	add.w	r3, r7, #32
 800c410:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c414:	4633      	mov	r3, r6
 800c416:	f7ff f9df 	bl	800b7d8 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800c41a:	f107 0320 	add.w	r3, r7, #32
 800c41e:	3350      	adds	r3, #80	; 0x50
 800c420:	4618      	mov	r0, r3
 800c422:	f7ff f857 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c426:	f107 0320 	add.w	r3, r7, #32
 800c42a:	3378      	adds	r3, #120	; 0x78
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7ff f851 	bl	800b4d4 <Filter_Bypassed>
 800c432:	e1a4      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	785b      	ldrb	r3, [r3, #1]
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d13a      	bne.n	800c4b2 <Dsp_GEN_Filter+0x1ba>
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	789b      	ldrb	r3, [r3, #2]
 800c440:	2b05      	cmp	r3, #5
 800c442:	d136      	bne.n	800c4b2 <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	685a      	ldr	r2, [r3, #4]
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	891e      	ldrh	r6, [r3, #8]
 800c44c:	79b9      	ldrb	r1, [r7, #6]
 800c44e:	f107 0020 	add.w	r0, r7, #32
 800c452:	2300      	movs	r3, #0
 800c454:	9301      	str	r3, [sp, #4]
 800c456:	2303      	movs	r3, #3
 800c458:	9300      	str	r3, [sp, #0]
 800c45a:	4633      	mov	r3, r6
 800c45c:	f7ff fb80 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	685a      	ldr	r2, [r3, #4]
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	891e      	ldrh	r6, [r3, #8]
 800c468:	79b9      	ldrb	r1, [r7, #6]
 800c46a:	f107 0320 	add.w	r3, r7, #32
 800c46e:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c472:	4633      	mov	r3, r6
 800c474:	f7ff f86a 	bl	800b54c <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	685a      	ldr	r2, [r3, #4]
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	891e      	ldrh	r6, [r3, #8]
 800c480:	79b9      	ldrb	r1, [r7, #6]
 800c482:	f107 0320 	add.w	r3, r7, #32
 800c486:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800c48a:	2300      	movs	r3, #0
 800c48c:	9301      	str	r3, [sp, #4]
 800c48e:	2303      	movs	r3, #3
 800c490:	9300      	str	r3, [sp, #0]
 800c492:	4633      	mov	r3, r6
 800c494:	f7ff fb64 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	685a      	ldr	r2, [r3, #4]
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	891e      	ldrh	r6, [r3, #8]
 800c4a0:	79b9      	ldrb	r1, [r7, #6]
 800c4a2:	f107 0320 	add.w	r3, r7, #32
 800c4a6:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800c4aa:	4633      	mov	r3, r6
 800c4ac:	f7ff f84e 	bl	800b54c <Filter_1st_Order_Butterworth>
 800c4b0:	e165      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	785b      	ldrb	r3, [r3, #1]
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d142      	bne.n	800c540 <Dsp_GEN_Filter+0x248>
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	789b      	ldrb	r3, [r3, #2]
 800c4be:	2b07      	cmp	r3, #7
 800c4c0:	d13e      	bne.n	800c540 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	685a      	ldr	r2, [r3, #4]
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	891e      	ldrh	r6, [r3, #8]
 800c4ca:	79b9      	ldrb	r1, [r7, #6]
 800c4cc:	f107 0020 	add.w	r0, r7, #32
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	9301      	str	r3, [sp, #4]
 800c4d4:	2304      	movs	r3, #4
 800c4d6:	9300      	str	r3, [sp, #0]
 800c4d8:	4633      	mov	r3, r6
 800c4da:	f7ff fb41 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	891e      	ldrh	r6, [r3, #8]
 800c4e6:	79b9      	ldrb	r1, [r7, #6]
 800c4e8:	f107 0320 	add.w	r3, r7, #32
 800c4ec:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	9301      	str	r3, [sp, #4]
 800c4f4:	2304      	movs	r3, #4
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	4633      	mov	r3, r6
 800c4fa:	f7ff fb31 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	685a      	ldr	r2, [r3, #4]
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	891e      	ldrh	r6, [r3, #8]
 800c506:	79b9      	ldrb	r1, [r7, #6]
 800c508:	f107 0320 	add.w	r3, r7, #32
 800c50c:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800c510:	2300      	movs	r3, #0
 800c512:	9301      	str	r3, [sp, #4]
 800c514:	2304      	movs	r3, #4
 800c516:	9300      	str	r3, [sp, #0]
 800c518:	4633      	mov	r3, r6
 800c51a:	f7ff fb21 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	685a      	ldr	r2, [r3, #4]
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	891e      	ldrh	r6, [r3, #8]
 800c526:	79b9      	ldrb	r1, [r7, #6]
 800c528:	f107 0320 	add.w	r3, r7, #32
 800c52c:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800c530:	2301      	movs	r3, #1
 800c532:	9301      	str	r3, [sp, #4]
 800c534:	2304      	movs	r3, #4
 800c536:	9300      	str	r3, [sp, #0]
 800c538:	4633      	mov	r3, r6
 800c53a:	f7ff fb11 	bl	800bb60 <Filter_Higher_Order_Butterworth>
 800c53e:	e11e      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	785b      	ldrb	r3, [r3, #1]
 800c544:	2b02      	cmp	r3, #2
 800c546:	d11f      	bne.n	800c588 <Dsp_GEN_Filter+0x290>
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	789b      	ldrb	r3, [r3, #2]
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d11b      	bne.n	800c588 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	685a      	ldr	r2, [r3, #4]
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	891b      	ldrh	r3, [r3, #8]
 800c558:	79b9      	ldrb	r1, [r7, #6]
 800c55a:	f107 0020 	add.w	r0, r7, #32
 800c55e:	f7ff fd07 	bl	800bf70 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800c562:	f107 0320 	add.w	r3, r7, #32
 800c566:	3328      	adds	r3, #40	; 0x28
 800c568:	4618      	mov	r0, r3
 800c56a:	f7fe ffb3 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800c56e:	f107 0320 	add.w	r3, r7, #32
 800c572:	3350      	adds	r3, #80	; 0x50
 800c574:	4618      	mov	r0, r3
 800c576:	f7fe ffad 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c57a:	f107 0320 	add.w	r3, r7, #32
 800c57e:	3378      	adds	r3, #120	; 0x78
 800c580:	4618      	mov	r0, r3
 800c582:	f7fe ffa7 	bl	800b4d4 <Filter_Bypassed>
 800c586:	e0fa      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	785b      	ldrb	r3, [r3, #1]
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	d129      	bne.n	800c5e4 <Dsp_GEN_Filter+0x2ec>
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	789b      	ldrb	r3, [r3, #2]
 800c594:	2b02      	cmp	r3, #2
 800c596:	d125      	bne.n	800c5e4 <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	685a      	ldr	r2, [r3, #4]
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	891b      	ldrh	r3, [r3, #8]
 800c5a0:	79b9      	ldrb	r1, [r7, #6]
 800c5a2:	f107 0020 	add.w	r0, r7, #32
 800c5a6:	f7ff fce3 	bl	800bf70 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	685a      	ldr	r2, [r3, #4]
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	891e      	ldrh	r6, [r3, #8]
 800c5b2:	79b9      	ldrb	r1, [r7, #6]
 800c5b4:	f107 0320 	add.w	r3, r7, #32
 800c5b8:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c5bc:	4633      	mov	r3, r6
 800c5be:	f7fe ffc5 	bl	800b54c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800c5c2:	f107 0320 	add.w	r3, r7, #32
 800c5c6:	3350      	adds	r3, #80	; 0x50
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f7fe ff83 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c5ce:	f107 0320 	add.w	r3, r7, #32
 800c5d2:	3378      	adds	r3, #120	; 0x78
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7fe ff7d 	bl	800b4d4 <Filter_Bypassed>
 800c5da:	e0d0      	b.n	800c77e <Dsp_GEN_Filter+0x486>
 800c5dc:	20002cf4 	.word	0x20002cf4
 800c5e0:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	785b      	ldrb	r3, [r3, #1]
 800c5e8:	2b02      	cmp	r3, #2
 800c5ea:	d125      	bne.n	800c638 <Dsp_GEN_Filter+0x340>
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	789b      	ldrb	r3, [r3, #2]
 800c5f0:	2b03      	cmp	r3, #3
 800c5f2:	d121      	bne.n	800c638 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	685a      	ldr	r2, [r3, #4]
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	891b      	ldrh	r3, [r3, #8]
 800c5fc:	79b9      	ldrb	r1, [r7, #6]
 800c5fe:	f107 0020 	add.w	r0, r7, #32
 800c602:	f7ff fcb5 	bl	800bf70 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	685a      	ldr	r2, [r3, #4]
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	891e      	ldrh	r6, [r3, #8]
 800c60e:	79b9      	ldrb	r1, [r7, #6]
 800c610:	f107 0320 	add.w	r3, r7, #32
 800c614:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c618:	4633      	mov	r3, r6
 800c61a:	f7ff fca9 	bl	800bf70 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800c61e:	f107 0320 	add.w	r3, r7, #32
 800c622:	3350      	adds	r3, #80	; 0x50
 800c624:	4618      	mov	r0, r3
 800c626:	f7fe ff55 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c62a:	f107 0320 	add.w	r3, r7, #32
 800c62e:	3378      	adds	r3, #120	; 0x78
 800c630:	4618      	mov	r0, r3
 800c632:	f7fe ff4f 	bl	800b4d4 <Filter_Bypassed>
 800c636:	e0a2      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	785b      	ldrb	r3, [r3, #1]
 800c63c:	2b03      	cmp	r3, #3
 800c63e:	d11f      	bne.n	800c680 <Dsp_GEN_Filter+0x388>
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	789b      	ldrb	r3, [r3, #2]
 800c644:	2b01      	cmp	r3, #1
 800c646:	d11b      	bne.n	800c680 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	685a      	ldr	r2, [r3, #4]
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	891b      	ldrh	r3, [r3, #8]
 800c650:	79b9      	ldrb	r1, [r7, #6]
 800c652:	f107 0020 	add.w	r0, r7, #32
 800c656:	f7ff f8bf 	bl	800b7d8 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800c65a:	f107 0320 	add.w	r3, r7, #32
 800c65e:	3328      	adds	r3, #40	; 0x28
 800c660:	4618      	mov	r0, r3
 800c662:	f7fe ff37 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800c666:	f107 0320 	add.w	r3, r7, #32
 800c66a:	3350      	adds	r3, #80	; 0x50
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7fe ff31 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c672:	f107 0320 	add.w	r3, r7, #32
 800c676:	3378      	adds	r3, #120	; 0x78
 800c678:	4618      	mov	r0, r3
 800c67a:	f7fe ff2b 	bl	800b4d4 <Filter_Bypassed>
 800c67e:	e07e      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	785b      	ldrb	r3, [r3, #1]
 800c684:	2b03      	cmp	r3, #3
 800c686:	d12a      	bne.n	800c6de <Dsp_GEN_Filter+0x3e6>
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	789b      	ldrb	r3, [r3, #2]
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d126      	bne.n	800c6de <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	685a      	ldr	r2, [r3, #4]
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	891e      	ldrh	r6, [r3, #8]
 800c698:	79b9      	ldrb	r1, [r7, #6]
 800c69a:	f107 0020 	add.w	r0, r7, #32
 800c69e:	2300      	movs	r3, #0
 800c6a0:	9301      	str	r3, [sp, #4]
 800c6a2:	2303      	movs	r3, #3
 800c6a4:	9300      	str	r3, [sp, #0]
 800c6a6:	4633      	mov	r3, r6
 800c6a8:	f7ff fa5a 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	685a      	ldr	r2, [r3, #4]
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	891e      	ldrh	r6, [r3, #8]
 800c6b4:	79b9      	ldrb	r1, [r7, #6]
 800c6b6:	f107 0320 	add.w	r3, r7, #32
 800c6ba:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c6be:	4633      	mov	r3, r6
 800c6c0:	f7fe ff44 	bl	800b54c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800c6c4:	f107 0320 	add.w	r3, r7, #32
 800c6c8:	3350      	adds	r3, #80	; 0x50
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7fe ff02 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c6d0:	f107 0320 	add.w	r3, r7, #32
 800c6d4:	3378      	adds	r3, #120	; 0x78
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f7fe fefc 	bl	800b4d4 <Filter_Bypassed>
 800c6dc:	e04f      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	785b      	ldrb	r3, [r3, #1]
 800c6e2:	2b03      	cmp	r3, #3
 800c6e4:	d12e      	bne.n	800c744 <Dsp_GEN_Filter+0x44c>
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	789b      	ldrb	r3, [r3, #2]
 800c6ea:	2b03      	cmp	r3, #3
 800c6ec:	d12a      	bne.n	800c744 <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	685a      	ldr	r2, [r3, #4]
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	891e      	ldrh	r6, [r3, #8]
 800c6f6:	79b9      	ldrb	r1, [r7, #6]
 800c6f8:	f107 0020 	add.w	r0, r7, #32
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	2304      	movs	r3, #4
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	4633      	mov	r3, r6
 800c706:	f7ff fa2b 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	685a      	ldr	r2, [r3, #4]
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	891e      	ldrh	r6, [r3, #8]
 800c712:	79b9      	ldrb	r1, [r7, #6]
 800c714:	f107 0320 	add.w	r3, r7, #32
 800c718:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800c71c:	2301      	movs	r3, #1
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	2304      	movs	r3, #4
 800c722:	9300      	str	r3, [sp, #0]
 800c724:	4633      	mov	r3, r6
 800c726:	f7ff fa1b 	bl	800bb60 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800c72a:	f107 0320 	add.w	r3, r7, #32
 800c72e:	3350      	adds	r3, #80	; 0x50
 800c730:	4618      	mov	r0, r3
 800c732:	f7fe fecf 	bl	800b4d4 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800c736:	f107 0320 	add.w	r3, r7, #32
 800c73a:	3378      	adds	r3, #120	; 0x78
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7fe fec9 	bl	800b4d4 <Filter_Bypassed>
 800c742:	e01c      	b.n	800c77e <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800c744:	2300      	movs	r3, #0
 800c746:	e0ef      	b.n	800c928 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800c748:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800c74c:	f002 fd94 	bl	800f278 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800c750:	f107 0320 	add.w	r3, r7, #32
 800c754:	4618      	mov	r0, r3
 800c756:	f7fe febd 	bl	800b4d4 <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800c75a:	f107 0320 	add.w	r3, r7, #32
 800c75e:	3328      	adds	r3, #40	; 0x28
 800c760:	4618      	mov	r0, r3
 800c762:	f7fe feb7 	bl	800b4d4 <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800c766:	f107 0320 	add.w	r3, r7, #32
 800c76a:	3350      	adds	r3, #80	; 0x50
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7fe feb1 	bl	800b4d4 <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800c772:	f107 0320 	add.w	r3, r7, #32
 800c776:	3378      	adds	r3, #120	; 0x78
 800c778:	4618      	mov	r0, r3
 800c77a:	f7fe feab 	bl	800b4d4 <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	f003 0310 	and.w	r3, r3, #16
 800c786:	b2db      	uxtb	r3, r3
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d014      	beq.n	800c7b6 <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800c78c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c790:	4692      	mov	sl, r2
 800c792:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800c796:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800c79a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c79e:	4690      	mov	r8, r2
 800c7a0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800c7a4:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800c7a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c7ac:	4614      	mov	r4, r2
 800c7ae:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800c7b2:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800c7b6:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d012      	beq.n	800c7e4 <Dsp_GEN_Filter+0x4ec>
 800c7be:	79fb      	ldrb	r3, [r7, #7]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	4a5c      	ldr	r2, [pc, #368]	; (800c934 <Dsp_GEN_Filter+0x63c>)
 800c7c4:	4413      	add	r3, r2
 800c7c6:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d10a      	bne.n	800c7e4 <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800c7ce:	79fb      	ldrb	r3, [r7, #7]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f000 fced 	bl	800d1b8 <Dsp_Mute_A>
		SysWaitMs(10);
 800c7de:	200a      	movs	r0, #10
 800c7e0:	f002 fd5a 	bl	800f298 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800c7ea:	e06e      	b.n	800c8ca <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800c7ec:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800c7f0:	4613      	mov	r3, r2
 800c7f2:	009b      	lsls	r3, r3, #2
 800c7f4:	4413      	add	r3, r2
 800c7f6:	00db      	lsls	r3, r3, #3
 800c7f8:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c7fc:	4413      	add	r3, r2
 800c7fe:	3ba8      	subs	r3, #168	; 0xa8
 800c800:	cb18      	ldmia	r3, {r3, r4}
 800c802:	f107 020c 	add.w	r2, r7, #12
 800c806:	4618      	mov	r0, r3
 800c808:	4621      	mov	r1, r4
 800c80a:	f7fd fc61 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800c80e:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800c812:	4613      	mov	r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	4413      	add	r3, r2
 800c818:	00db      	lsls	r3, r3, #3
 800c81a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c81e:	4413      	add	r3, r2
 800c820:	3ba0      	subs	r3, #160	; 0xa0
 800c822:	cb18      	ldmia	r3, {r3, r4}
 800c824:	f107 020c 	add.w	r2, r7, #12
 800c828:	3204      	adds	r2, #4
 800c82a:	4618      	mov	r0, r3
 800c82c:	4621      	mov	r1, r4
 800c82e:	f7fd fc4f 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800c832:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800c836:	4613      	mov	r3, r2
 800c838:	009b      	lsls	r3, r3, #2
 800c83a:	4413      	add	r3, r2
 800c83c:	00db      	lsls	r3, r3, #3
 800c83e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c842:	4413      	add	r3, r2
 800c844:	3b98      	subs	r3, #152	; 0x98
 800c846:	cb18      	ldmia	r3, {r3, r4}
 800c848:	f107 020c 	add.w	r2, r7, #12
 800c84c:	3208      	adds	r2, #8
 800c84e:	4618      	mov	r0, r3
 800c850:	4621      	mov	r1, r4
 800c852:	f7fd fc3d 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800c856:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800c85a:	4613      	mov	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	4413      	add	r3, r2
 800c860:	00db      	lsls	r3, r3, #3
 800c862:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c866:	4413      	add	r3, r2
 800c868:	3b90      	subs	r3, #144	; 0x90
 800c86a:	cb18      	ldmia	r3, {r3, r4}
 800c86c:	f107 020c 	add.w	r2, r7, #12
 800c870:	320c      	adds	r2, #12
 800c872:	4618      	mov	r0, r3
 800c874:	4621      	mov	r1, r4
 800c876:	f7fd fc2b 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800c87a:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800c87e:	4613      	mov	r3, r2
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	4413      	add	r3, r2
 800c884:	00db      	lsls	r3, r3, #3
 800c886:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c88a:	4413      	add	r3, r2
 800c88c:	3b88      	subs	r3, #136	; 0x88
 800c88e:	cb18      	ldmia	r3, {r3, r4}
 800c890:	f107 020c 	add.w	r2, r7, #12
 800c894:	3210      	adds	r2, #16
 800c896:	4618      	mov	r0, r3
 800c898:	4621      	mov	r1, r4
 800c89a:	f7fd fc19 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800c89e:	79f9      	ldrb	r1, [r7, #7]
 800c8a0:	79ba      	ldrb	r2, [r7, #6]
 800c8a2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800c8a6:	4824      	ldr	r0, [pc, #144]	; (800c938 <Dsp_GEN_Filter+0x640>)
 800c8a8:	0049      	lsls	r1, r1, #1
 800c8aa:	440a      	add	r2, r1
 800c8ac:	0092      	lsls	r2, r2, #2
 800c8ae:	4413      	add	r3, r2
 800c8b0:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800c8b4:	f107 030c 	add.w	r3, r7, #12
 800c8b8:	2205      	movs	r2, #5
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	f7fd ffb4 	bl	800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800c8c0:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800c8ca:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800c8ce:	2b03      	cmp	r3, #3
 800c8d0:	d98c      	bls.n	800c7ec <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800c8d2:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d012      	beq.n	800c900 <Dsp_GEN_Filter+0x608>
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	4a15      	ldr	r2, [pc, #84]	; (800c934 <Dsp_GEN_Filter+0x63c>)
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d10a      	bne.n	800c900 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800c8ea:	201e      	movs	r0, #30
 800c8ec:	f002 fcd4 	bl	800f298 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800c8f0:	79fb      	ldrb	r3, [r7, #7]
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	b2db      	uxtb	r3, r3
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	2101      	movs	r1, #1
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f000 fc5c 	bl	800d1b8 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800c900:	79f9      	ldrb	r1, [r7, #7]
 800c902:	79bb      	ldrb	r3, [r7, #6]
 800c904:	480b      	ldr	r0, [pc, #44]	; (800c934 <Dsp_GEN_Filter+0x63c>)
 800c906:	461a      	mov	r2, r3
 800c908:	0052      	lsls	r2, r2, #1
 800c90a:	441a      	add	r2, r3
 800c90c:	0093      	lsls	r3, r2, #2
 800c90e:	461a      	mov	r2, r3
 800c910:	460b      	mov	r3, r1
 800c912:	005b      	lsls	r3, r3, #1
 800c914:	440b      	add	r3, r1
 800c916:	00db      	lsls	r3, r3, #3
 800c918:	4413      	add	r3, r2
 800c91a:	4403      	add	r3, r0
 800c91c:	33b0      	adds	r3, #176	; 0xb0
 800c91e:	683a      	ldr	r2, [r7, #0]
 800c920:	ca07      	ldmia	r2, {r0, r1, r2}
 800c922:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800c926:	2301      	movs	r3, #1
}
 800c928:	4618      	mov	r0, r3
 800c92a:	37cc      	adds	r7, #204	; 0xcc
 800c92c:	46bd      	mov	sp, r7
 800c92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c932:	bf00      	nop
 800c934:	20002cf4 	.word	0x20002cf4
 800c938:	08020654 	.word	0x08020654

0800c93c <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c942:	2300      	movs	r3, #0
 800c944:	80fb      	strh	r3, [r7, #6]
 800c946:	e030      	b.n	800c9aa <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800c948:	2300      	movs	r3, #0
 800c94a:	80bb      	strh	r3, [r7, #4]
 800c94c:	e027      	b.n	800c99e <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800c94e:	88fb      	ldrh	r3, [r7, #6]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d006      	beq.n	800c962 <Dsp_Mix_Init+0x26>
 800c954:	88bb      	ldrh	r3, [r7, #4]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d003      	beq.n	800c962 <Dsp_Mix_Init+0x26>
 800c95a:	88fa      	ldrh	r2, [r7, #6]
 800c95c:	88bb      	ldrh	r3, [r7, #4]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d10d      	bne.n	800c97e <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800c962:	88fa      	ldrh	r2, [r7, #6]
 800c964:	88b9      	ldrh	r1, [r7, #4]
 800c966:	4815      	ldr	r0, [pc, #84]	; (800c9bc <Dsp_Mix_Init+0x80>)
 800c968:	4613      	mov	r3, r2
 800c96a:	009b      	lsls	r3, r3, #2
 800c96c:	4413      	add	r3, r2
 800c96e:	005b      	lsls	r3, r3, #1
 800c970:	4413      	add	r3, r2
 800c972:	4403      	add	r3, r0
 800c974:	440b      	add	r3, r1
 800c976:	334c      	adds	r3, #76	; 0x4c
 800c978:	2290      	movs	r2, #144	; 0x90
 800c97a:	701a      	strb	r2, [r3, #0]
 800c97c:	e00c      	b.n	800c998 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800c97e:	88fa      	ldrh	r2, [r7, #6]
 800c980:	88b9      	ldrh	r1, [r7, #4]
 800c982:	480e      	ldr	r0, [pc, #56]	; (800c9bc <Dsp_Mix_Init+0x80>)
 800c984:	4613      	mov	r3, r2
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	4413      	add	r3, r2
 800c98a:	005b      	lsls	r3, r3, #1
 800c98c:	4413      	add	r3, r2
 800c98e:	4403      	add	r3, r0
 800c990:	440b      	add	r3, r1
 800c992:	334c      	adds	r3, #76	; 0x4c
 800c994:	2200      	movs	r2, #0
 800c996:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800c998:	88bb      	ldrh	r3, [r7, #4]
 800c99a:	3301      	adds	r3, #1
 800c99c:	80bb      	strh	r3, [r7, #4]
 800c99e:	88bb      	ldrh	r3, [r7, #4]
 800c9a0:	2b0a      	cmp	r3, #10
 800c9a2:	d9d4      	bls.n	800c94e <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800c9a4:	88fb      	ldrh	r3, [r7, #6]
 800c9a6:	3301      	adds	r3, #1
 800c9a8:	80fb      	strh	r3, [r7, #6]
 800c9aa:	88fb      	ldrh	r3, [r7, #6]
 800c9ac:	2b08      	cmp	r3, #8
 800c9ae:	d9cb      	bls.n	800c948 <Dsp_Mix_Init+0xc>
		}
	}
}
 800c9b0:	bf00      	nop
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bc80      	pop	{r7}
 800c9b8:	4770      	bx	lr
 800c9ba:	bf00      	nop
 800c9bc:	20002cf4 	.word	0x20002cf4

0800c9c0 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800c9c0:	b590      	push	{r4, r7, lr}
 800c9c2:	b089      	sub	sp, #36	; 0x24
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	6039      	str	r1, [r7, #0]
 800c9ca:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800c9d0:	79fb      	ldrb	r3, [r7, #7]
 800c9d2:	2b08      	cmp	r3, #8
 800c9d4:	d802      	bhi.n	800c9dc <Dsp_Mix_Mixer+0x1c>
 800c9d6:	79fb      	ldrb	r3, [r7, #7]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d101      	bne.n	800c9e0 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800c9dc:	2300      	movs	r3, #0
 800c9de:	e057      	b.n	800ca90 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	77fb      	strb	r3, [r7, #31]
 800c9e4:	e050      	b.n	800ca88 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	22ba      	movs	r2, #186	; 0xba
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	2000      	movs	r0, #0
 800c9f0:	f002 fc82 	bl	800f2f8 <LimitMaxMin>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	b2da      	uxtb	r2, r3
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	4618      	mov	r0, r3
 800ca02:	f7f3 fd57 	bl	80004b4 <__aeabi_ui2d>
 800ca06:	f04f 0200 	mov.w	r2, #0
 800ca0a:	4b23      	ldr	r3, [pc, #140]	; (800ca98 <Dsp_Mix_Mixer+0xd8>)
 800ca0c:	f7f3 fc14 	bl	8000238 <__aeabi_dsub>
 800ca10:	4603      	mov	r3, r0
 800ca12:	460c      	mov	r4, r1
 800ca14:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800ca18:	f04f 0200 	mov.w	r2, #0
 800ca1c:	4b1f      	ldr	r3, [pc, #124]	; (800ca9c <Dsp_Mix_Mixer+0xdc>)
 800ca1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ca22:	f7f3 feeb 	bl	80007fc <__aeabi_ddiv>
 800ca26:	4603      	mov	r3, r0
 800ca28:	460c      	mov	r4, r1
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	4623      	mov	r3, r4
 800ca2e:	f04f 0000 	mov.w	r0, #0
 800ca32:	491b      	ldr	r1, [pc, #108]	; (800caa0 <Dsp_Mix_Mixer+0xe0>)
 800ca34:	f004 f9d2 	bl	8010ddc <pow>
 800ca38:	f107 030c 	add.w	r3, r7, #12
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	f7fd fb47 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800ca42:	79fb      	ldrb	r3, [r7, #7]
 800ca44:	4a17      	ldr	r2, [pc, #92]	; (800caa4 <Dsp_Mix_Mixer+0xe4>)
 800ca46:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ca4a:	7ffb      	ldrb	r3, [r7, #31]
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	4413      	add	r3, r2
 800ca50:	b299      	uxth	r1, r3
 800ca52:	f107 030c 	add.w	r3, r7, #12
 800ca56:	2201      	movs	r2, #1
 800ca58:	2000      	movs	r0, #0
 800ca5a:	f7fd fee5 	bl	800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	1c5a      	adds	r2, r3, #1
 800ca62:	603a      	str	r2, [r7, #0]
 800ca64:	79fa      	ldrb	r2, [r7, #7]
 800ca66:	7ff9      	ldrb	r1, [r7, #31]
 800ca68:	3101      	adds	r1, #1
 800ca6a:	781c      	ldrb	r4, [r3, #0]
 800ca6c:	480e      	ldr	r0, [pc, #56]	; (800caa8 <Dsp_Mix_Mixer+0xe8>)
 800ca6e:	4613      	mov	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	4413      	add	r3, r2
 800ca74:	005b      	lsls	r3, r3, #1
 800ca76:	4413      	add	r3, r2
 800ca78:	4403      	add	r3, r0
 800ca7a:	440b      	add	r3, r1
 800ca7c:	334c      	adds	r3, #76	; 0x4c
 800ca7e:	4622      	mov	r2, r4
 800ca80:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800ca82:	7ffb      	ldrb	r3, [r7, #31]
 800ca84:	3301      	adds	r3, #1
 800ca86:	77fb      	strb	r3, [r7, #31]
 800ca88:	7ffb      	ldrb	r3, [r7, #31]
 800ca8a:	2b09      	cmp	r3, #9
 800ca8c:	d9ab      	bls.n	800c9e6 <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800ca8e:	2301      	movs	r3, #1
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3724      	adds	r7, #36	; 0x24
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd90      	pop	{r4, r7, pc}
 800ca98:	40620000 	.word	0x40620000
 800ca9c:	40340000 	.word	0x40340000
 800caa0:	40240000 	.word	0x40240000
 800caa4:	080206d4 	.word	0x080206d4
 800caa8:	20002cf4 	.word	0x20002cf4

0800caac <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800caac:	b590      	push	{r4, r7, lr}
 800caae:	b089      	sub	sp, #36	; 0x24
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	4603      	mov	r3, r0
 800cab4:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800cab6:	2300      	movs	r3, #0
 800cab8:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800caba:	2300      	movs	r3, #0
 800cabc:	77fb      	strb	r3, [r7, #31]
 800cabe:	e02e      	b.n	800cb1e <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800cac0:	79fb      	ldrb	r3, [r7, #7]
 800cac2:	4618      	mov	r0, r3
 800cac4:	f7f3 fcf6 	bl	80004b4 <__aeabi_ui2d>
 800cac8:	f04f 0200 	mov.w	r2, #0
 800cacc:	4b18      	ldr	r3, [pc, #96]	; (800cb30 <Dsp_Mix_Input+0x84>)
 800cace:	f7f3 fbb3 	bl	8000238 <__aeabi_dsub>
 800cad2:	4603      	mov	r3, r0
 800cad4:	460c      	mov	r4, r1
 800cad6:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800cada:	f04f 0200 	mov.w	r2, #0
 800cade:	4b15      	ldr	r3, [pc, #84]	; (800cb34 <Dsp_Mix_Input+0x88>)
 800cae0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800cae4:	f7f3 fe8a 	bl	80007fc <__aeabi_ddiv>
 800cae8:	4603      	mov	r3, r0
 800caea:	460c      	mov	r4, r1
 800caec:	461a      	mov	r2, r3
 800caee:	4623      	mov	r3, r4
 800caf0:	f04f 0000 	mov.w	r0, #0
 800caf4:	4910      	ldr	r1, [pc, #64]	; (800cb38 <Dsp_Mix_Input+0x8c>)
 800caf6:	f004 f971 	bl	8010ddc <pow>
 800cafa:	f107 030c 	add.w	r3, r7, #12
 800cafe:	461a      	mov	r2, r3
 800cb00:	f7fd fae6 	bl	800a0d0 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800cb04:	7ffb      	ldrb	r3, [r7, #31]
 800cb06:	4a0d      	ldr	r2, [pc, #52]	; (800cb3c <Dsp_Mix_Input+0x90>)
 800cb08:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cb0c:	f107 030c 	add.w	r3, r7, #12
 800cb10:	2201      	movs	r2, #1
 800cb12:	2000      	movs	r0, #0
 800cb14:	f7fd fe88 	bl	800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800cb18:	7ffb      	ldrb	r3, [r7, #31]
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	77fb      	strb	r3, [r7, #31]
 800cb1e:	7ffb      	ldrb	r3, [r7, #31]
 800cb20:	2b09      	cmp	r3, #9
 800cb22:	d9cd      	bls.n	800cac0 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800cb24:	2301      	movs	r3, #1
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3724      	adds	r7, #36	; 0x24
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd90      	pop	{r4, r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	40620000 	.word	0x40620000
 800cb34:	40340000 	.word	0x40340000
 800cb38:	40240000 	.word	0x40240000
 800cb3c:	080206e8 	.word	0x080206e8

0800cb40 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800cb40:	b5b0      	push	{r4, r5, r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	4603      	mov	r3, r0
 800cb48:	6039      	str	r1, [r7, #0]
 800cb4a:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800cb4c:	79fb      	ldrb	r3, [r7, #7]
 800cb4e:	3b01      	subs	r3, #1
 800cb50:	4a7a      	ldr	r2, [pc, #488]	; (800cd3c <Dsp_Info_Data+0x1fc>)
 800cb52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb56:	f107 0208 	add.w	r2, r7, #8
 800cb5a:	4619      	mov	r1, r3
 800cb5c:	2001      	movs	r0, #1
 800cb5e:	f7fd fe01 	bl	800a764 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800cb62:	7a3b      	ldrb	r3, [r7, #8]
 800cb64:	061a      	lsls	r2, r3, #24
 800cb66:	7a7b      	ldrb	r3, [r7, #9]
 800cb68:	041b      	lsls	r3, r3, #16
 800cb6a:	441a      	add	r2, r3
 800cb6c:	7abb      	ldrb	r3, [r7, #10]
 800cb6e:	021b      	lsls	r3, r3, #8
 800cb70:	4413      	add	r3, r2
 800cb72:	7afa      	ldrb	r2, [r7, #11]
 800cb74:	4413      	add	r3, r2
 800cb76:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800cb78:	68f8      	ldr	r0, [r7, #12]
 800cb7a:	f7f3 fcab 	bl	80004d4 <__aeabi_i2d>
 800cb7e:	f04f 0200 	mov.w	r2, #0
 800cb82:	4b6f      	ldr	r3, [pc, #444]	; (800cd40 <Dsp_Info_Data+0x200>)
 800cb84:	f7f3 fe3a 	bl	80007fc <__aeabi_ddiv>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	79f9      	ldrb	r1, [r7, #7]
 800cb8e:	3901      	subs	r1, #1
 800cb90:	4614      	mov	r4, r2
 800cb92:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800cb96:	4a6b      	ldr	r2, [pc, #428]	; (800cd44 <Dsp_Info_Data+0x204>)
 800cb98:	00cb      	lsls	r3, r1, #3
 800cb9a:	4413      	add	r3, r2
 800cb9c:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800cba0:	79fb      	ldrb	r3, [r7, #7]
 800cba2:	3b01      	subs	r3, #1
 800cba4:	4a67      	ldr	r2, [pc, #412]	; (800cd44 <Dsp_Info_Data+0x204>)
 800cba6:	00db      	lsls	r3, r3, #3
 800cba8:	4413      	add	r3, r2
 800cbaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cbae:	f04f 0200 	mov.w	r2, #0
 800cbb2:	f04f 0300 	mov.w	r3, #0
 800cbb6:	f7f3 ff5f 	bl	8000a78 <__aeabi_dcmpeq>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d005      	beq.n	800cbcc <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800cbc0:	79fb      	ldrb	r3, [r7, #7]
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	4a60      	ldr	r2, [pc, #384]	; (800cd48 <Dsp_Info_Data+0x208>)
 800cbc6:	2100      	movs	r1, #0
 800cbc8:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800cbca:	e0b3      	b.n	800cd34 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800cbcc:	79fb      	ldrb	r3, [r7, #7]
 800cbce:	3b01      	subs	r3, #1
 800cbd0:	4a5c      	ldr	r2, [pc, #368]	; (800cd44 <Dsp_Info_Data+0x204>)
 800cbd2:	00db      	lsls	r3, r3, #3
 800cbd4:	4413      	add	r3, r2
 800cbd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cbda:	79fb      	ldrb	r3, [r7, #7]
 800cbdc:	1e5a      	subs	r2, r3, #1
 800cbde:	4c5b      	ldr	r4, [pc, #364]	; (800cd4c <Dsp_Info_Data+0x20c>)
 800cbe0:	4613      	mov	r3, r2
 800cbe2:	005b      	lsls	r3, r3, #1
 800cbe4:	4413      	add	r3, r2
 800cbe6:	00db      	lsls	r3, r3, #3
 800cbe8:	4423      	add	r3, r4
 800cbea:	cb18      	ldmia	r3, {r3, r4}
 800cbec:	461a      	mov	r2, r3
 800cbee:	4623      	mov	r3, r4
 800cbf0:	f7f3 ff4c 	bl	8000a8c <__aeabi_dcmplt>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d033      	beq.n	800cc62 <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	781b      	ldrb	r3, [r3, #0]
 800cbfe:	2b31      	cmp	r3, #49	; 0x31
 800cc00:	d904      	bls.n	800cc0c <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800cc02:	79fb      	ldrb	r3, [r7, #7]
 800cc04:	3b01      	subs	r3, #1
 800cc06:	4a50      	ldr	r2, [pc, #320]	; (800cd48 <Dsp_Info_Data+0x208>)
 800cc08:	2100      	movs	r1, #0
 800cc0a:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	3301      	adds	r3, #1
 800cc12:	b2da      	uxtb	r2, r3
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	701a      	strb	r2, [r3, #0]
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	2b63      	cmp	r3, #99	; 0x63
 800cc1e:	d916      	bls.n	800cc4e <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	2200      	movs	r2, #0
 800cc24:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800cc26:	79fb      	ldrb	r3, [r7, #7]
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	4a49      	ldr	r2, [pc, #292]	; (800cd50 <Dsp_Info_Data+0x210>)
 800cc2c:	5cd3      	ldrb	r3, [r2, r3]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d10d      	bne.n	800cc4e <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800cc32:	79fb      	ldrb	r3, [r7, #7]
 800cc34:	3b01      	subs	r3, #1
 800cc36:	4a46      	ldr	r2, [pc, #280]	; (800cd50 <Dsp_Info_Data+0x210>)
 800cc38:	2101      	movs	r1, #1
 800cc3a:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800cc3c:	79fb      	ldrb	r3, [r7, #7]
 800cc3e:	2201      	movs	r2, #1
 800cc40:	2100      	movs	r1, #0
 800cc42:	4618      	mov	r0, r3
 800cc44:	f000 fab8 	bl	800d1b8 <Dsp_Mute_A>
				AudioMute(HARDON);
 800cc48:	2002      	movs	r0, #2
 800cc4a:	f001 fcdf 	bl	800e60c <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800cc4e:	79fb      	ldrb	r3, [r7, #7]
 800cc50:	3b01      	subs	r3, #1
 800cc52:	4a3f      	ldr	r2, [pc, #252]	; (800cd50 <Dsp_Info_Data+0x210>)
 800cc54:	5cd3      	ldrb	r3, [r2, r3]
 800cc56:	2b01      	cmp	r3, #1
 800cc58:	d16c      	bne.n	800cd34 <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	701a      	strb	r2, [r3, #0]
}
 800cc60:	e068      	b.n	800cd34 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800cc62:	79fb      	ldrb	r3, [r7, #7]
 800cc64:	3b01      	subs	r3, #1
 800cc66:	4a37      	ldr	r2, [pc, #220]	; (800cd44 <Dsp_Info_Data+0x204>)
 800cc68:	00db      	lsls	r3, r3, #3
 800cc6a:	4413      	add	r3, r2
 800cc6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cc70:	79fb      	ldrb	r3, [r7, #7]
 800cc72:	1e5a      	subs	r2, r3, #1
 800cc74:	4c35      	ldr	r4, [pc, #212]	; (800cd4c <Dsp_Info_Data+0x20c>)
 800cc76:	4613      	mov	r3, r2
 800cc78:	005b      	lsls	r3, r3, #1
 800cc7a:	4413      	add	r3, r2
 800cc7c:	00db      	lsls	r3, r3, #3
 800cc7e:	4423      	add	r3, r4
 800cc80:	3308      	adds	r3, #8
 800cc82:	cb18      	ldmia	r3, {r3, r4}
 800cc84:	461a      	mov	r2, r3
 800cc86:	4623      	mov	r3, r4
 800cc88:	f7f3 ff1e 	bl	8000ac8 <__aeabi_dcmpgt>
 800cc8c:	4603      	mov	r3, r0
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d04d      	beq.n	800cd2e <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800cc92:	79fb      	ldrb	r3, [r7, #7]
 800cc94:	3b01      	subs	r3, #1
 800cc96:	4a2b      	ldr	r2, [pc, #172]	; (800cd44 <Dsp_Info_Data+0x204>)
 800cc98:	00db      	lsls	r3, r3, #3
 800cc9a:	4413      	add	r3, r2
 800cc9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cca0:	79fb      	ldrb	r3, [r7, #7]
 800cca2:	1e5a      	subs	r2, r3, #1
 800cca4:	4c29      	ldr	r4, [pc, #164]	; (800cd4c <Dsp_Info_Data+0x20c>)
 800cca6:	4613      	mov	r3, r2
 800cca8:	005b      	lsls	r3, r3, #1
 800ccaa:	4413      	add	r3, r2
 800ccac:	00db      	lsls	r3, r3, #3
 800ccae:	4423      	add	r3, r4
 800ccb0:	3310      	adds	r3, #16
 800ccb2:	cb18      	ldmia	r3, {r3, r4}
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	4623      	mov	r3, r4
 800ccb8:	f7f3 ff06 	bl	8000ac8 <__aeabi_dcmpgt>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d016      	beq.n	800ccf0 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800ccc2:	4b24      	ldr	r3, [pc, #144]	; (800cd54 <Dsp_Info_Data+0x214>)
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	2b06      	cmp	r3, #6
 800ccc8:	d115      	bne.n	800ccf6 <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	781b      	ldrb	r3, [r3, #0]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	b2da      	uxtb	r2, r3
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	701a      	strb	r2, [r3, #0]
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	2b09      	cmp	r3, #9
 800ccdc:	d90b      	bls.n	800ccf6 <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	2200      	movs	r2, #0
 800cce2:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	3b01      	subs	r3, #1
 800cce8:	4a17      	ldr	r2, [pc, #92]	; (800cd48 <Dsp_Info_Data+0x208>)
 800ccea:	2101      	movs	r1, #1
 800ccec:	54d1      	strb	r1, [r2, r3]
 800ccee:	e002      	b.n	800ccf6 <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800ccf6:	79fb      	ldrb	r3, [r7, #7]
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	4a15      	ldr	r2, [pc, #84]	; (800cd50 <Dsp_Info_Data+0x210>)
 800ccfc:	5cd3      	ldrb	r3, [r2, r3]
 800ccfe:	2b01      	cmp	r3, #1
 800cd00:	d118      	bne.n	800cd34 <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 800cd02:	79fb      	ldrb	r3, [r7, #7]
 800cd04:	3b01      	subs	r3, #1
 800cd06:	4a12      	ldr	r2, [pc, #72]	; (800cd50 <Dsp_Info_Data+0x210>)
 800cd08:	2100      	movs	r1, #0
 800cd0a:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 800cd0c:	79fb      	ldrb	r3, [r7, #7]
 800cd0e:	4a12      	ldr	r2, [pc, #72]	; (800cd58 <Dsp_Info_Data+0x218>)
 800cd10:	4413      	add	r3, r2
 800cd12:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800cd16:	2b01      	cmp	r3, #1
 800cd18:	d10c      	bne.n	800cd34 <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 800cd1a:	79fb      	ldrb	r3, [r7, #7]
 800cd1c:	2201      	movs	r2, #1
 800cd1e:	2101      	movs	r1, #1
 800cd20:	4618      	mov	r0, r3
 800cd22:	f000 fa49 	bl	800d1b8 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 800cd26:	2003      	movs	r0, #3
 800cd28:	f001 fc70 	bl	800e60c <AudioMute>
}
 800cd2c:	e002      	b.n	800cd34 <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	2200      	movs	r2, #0
 800cd32:	701a      	strb	r2, [r3, #0]
}
 800cd34:	bf00      	nop
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bdb0      	pop	{r4, r5, r7, pc}
 800cd3c:	080206fc 	.word	0x080206fc
 800cd40:	41700000 	.word	0x41700000
 800cd44:	20003b00 	.word	0x20003b00
 800cd48:	200000e4 	.word	0x200000e4
 800cd4c:	08020710 	.word	0x08020710
 800cd50:	20003b40 	.word	0x20003b40
 800cd54:	20003b48 	.word	0x20003b48
 800cd58:	20002cf4 	.word	0x20002cf4

0800cd5c <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b082      	sub	sp, #8
 800cd60:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 800cd62:	4b39      	ldr	r3, [pc, #228]	; (800ce48 <Dsp_Info_Det+0xec>)
 800cd64:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800cd68:	2b03      	cmp	r3, #3
 800cd6a:	d162      	bne.n	800ce32 <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800cd6c:	4b37      	ldr	r3, [pc, #220]	; (800ce4c <Dsp_Info_Det+0xf0>)
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b06      	cmp	r3, #6
 800cd72:	d160      	bne.n	800ce36 <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 800cd74:	4b34      	ldr	r3, [pc, #208]	; (800ce48 <Dsp_Info_Det+0xec>)
 800cd76:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d15d      	bne.n	800ce3a <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 800cd7e:	4b34      	ldr	r3, [pc, #208]	; (800ce50 <Dsp_Info_Det+0xf4>)
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	2b07      	cmp	r3, #7
 800cd84:	d83a      	bhi.n	800cdfc <Dsp_Info_Det+0xa0>
 800cd86:	a201      	add	r2, pc, #4	; (adr r2, 800cd8c <Dsp_Info_Det+0x30>)
 800cd88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd8c:	0800cdad 	.word	0x0800cdad
 800cd90:	0800cdb7 	.word	0x0800cdb7
 800cd94:	0800cdc1 	.word	0x0800cdc1
 800cd98:	0800cdcb 	.word	0x0800cdcb
 800cd9c:	0800cdd5 	.word	0x0800cdd5
 800cda0:	0800cddf 	.word	0x0800cddf
 800cda4:	0800cde9 	.word	0x0800cde9
 800cda8:	0800cdf3 	.word	0x0800cdf3
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 800cdac:	4929      	ldr	r1, [pc, #164]	; (800ce54 <Dsp_Info_Det+0xf8>)
 800cdae:	2001      	movs	r0, #1
 800cdb0:	f7ff fec6 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdb4:	e023      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 800cdb6:	4928      	ldr	r1, [pc, #160]	; (800ce58 <Dsp_Info_Det+0xfc>)
 800cdb8:	2002      	movs	r0, #2
 800cdba:	f7ff fec1 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdbe:	e01e      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 800cdc0:	4926      	ldr	r1, [pc, #152]	; (800ce5c <Dsp_Info_Det+0x100>)
 800cdc2:	2003      	movs	r0, #3
 800cdc4:	f7ff febc 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdc8:	e019      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 800cdca:	4925      	ldr	r1, [pc, #148]	; (800ce60 <Dsp_Info_Det+0x104>)
 800cdcc:	2004      	movs	r0, #4
 800cdce:	f7ff feb7 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdd2:	e014      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 800cdd4:	4923      	ldr	r1, [pc, #140]	; (800ce64 <Dsp_Info_Det+0x108>)
 800cdd6:	2005      	movs	r0, #5
 800cdd8:	f7ff feb2 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cddc:	e00f      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 800cdde:	4922      	ldr	r1, [pc, #136]	; (800ce68 <Dsp_Info_Det+0x10c>)
 800cde0:	2006      	movs	r0, #6
 800cde2:	f7ff fead 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cde6:	e00a      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 800cde8:	4920      	ldr	r1, [pc, #128]	; (800ce6c <Dsp_Info_Det+0x110>)
 800cdea:	2007      	movs	r0, #7
 800cdec:	f7ff fea8 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdf0:	e005      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 800cdf2:	491f      	ldr	r1, [pc, #124]	; (800ce70 <Dsp_Info_Det+0x114>)
 800cdf4:	2008      	movs	r0, #8
 800cdf6:	f7ff fea3 	bl	800cb40 <Dsp_Info_Data>
			break;
 800cdfa:	e000      	b.n	800cdfe <Dsp_Info_Det+0xa2>
		default:break;
 800cdfc:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 800cdfe:	4b14      	ldr	r3, [pc, #80]	; (800ce50 <Dsp_Info_Det+0xf4>)
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	1c5a      	adds	r2, r3, #1
 800ce04:	b2d1      	uxtb	r1, r2
 800ce06:	4a12      	ldr	r2, [pc, #72]	; (800ce50 <Dsp_Info_Det+0xf4>)
 800ce08:	7011      	strb	r1, [r2, #0]
 800ce0a:	2b0b      	cmp	r3, #11
 800ce0c:	d902      	bls.n	800ce14 <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 800ce0e:	4b10      	ldr	r3, [pc, #64]	; (800ce50 <Dsp_Info_Det+0xf4>)
 800ce10:	2200      	movs	r2, #0
 800ce12:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800ce14:	2300      	movs	r3, #0
 800ce16:	71fb      	strb	r3, [r7, #7]
 800ce18:	e007      	b.n	800ce2a <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 800ce1a:	79fb      	ldrb	r3, [r7, #7]
 800ce1c:	4a15      	ldr	r2, [pc, #84]	; (800ce74 <Dsp_Info_Det+0x118>)
 800ce1e:	5cd3      	ldrb	r3, [r2, r3]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d00c      	beq.n	800ce3e <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800ce24:	79fb      	ldrb	r3, [r7, #7]
 800ce26:	3301      	adds	r3, #1
 800ce28:	71fb      	strb	r3, [r7, #7]
 800ce2a:	79fb      	ldrb	r3, [r7, #7]
 800ce2c:	2b07      	cmp	r3, #7
 800ce2e:	d9f4      	bls.n	800ce1a <Dsp_Info_Det+0xbe>
 800ce30:	e006      	b.n	800ce40 <Dsp_Info_Det+0xe4>
		return;
 800ce32:	bf00      	nop
 800ce34:	e004      	b.n	800ce40 <Dsp_Info_Det+0xe4>
		return;
 800ce36:	bf00      	nop
 800ce38:	e002      	b.n	800ce40 <Dsp_Info_Det+0xe4>
		return;
 800ce3a:	bf00      	nop
 800ce3c:	e000      	b.n	800ce40 <Dsp_Info_Det+0xe4>
			break;
 800ce3e:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 800ce40:	3708      	adds	r7, #8
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	20002cf4 	.word	0x20002cf4
 800ce4c:	20003b48 	.word	0x20003b48
 800ce50:	20002874 	.word	0x20002874
 800ce54:	20002878 	.word	0x20002878
 800ce58:	20002879 	.word	0x20002879
 800ce5c:	2000287a 	.word	0x2000287a
 800ce60:	2000287b 	.word	0x2000287b
 800ce64:	2000287c 	.word	0x2000287c
 800ce68:	2000287d 	.word	0x2000287d
 800ce6c:	2000287e 	.word	0x2000287e
 800ce70:	2000287f 	.word	0x2000287f
 800ce74:	200000e4 	.word	0x200000e4

0800ce78 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 800ce7e:	4b10      	ldr	r3, [pc, #64]	; (800cec0 <Dsp_Single_Init+0x48>)
 800ce80:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ce84:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800ce88:	2301      	movs	r3, #1
 800ce8a:	80fb      	strh	r3, [r7, #6]
 800ce8c:	e00b      	b.n	800cea6 <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 800ce8e:	88fb      	ldrh	r3, [r7, #6]
 800ce90:	4a0b      	ldr	r2, [pc, #44]	; (800cec0 <Dsp_Single_Init+0x48>)
 800ce92:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800ce96:	005b      	lsls	r3, r3, #1
 800ce98:	4413      	add	r3, r2
 800ce9a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ce9e:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800cea0:	88fb      	ldrh	r3, [r7, #6]
 800cea2:	3301      	adds	r3, #1
 800cea4:	80fb      	strh	r3, [r7, #6]
 800cea6:	88fb      	ldrh	r3, [r7, #6]
 800cea8:	2b08      	cmp	r3, #8
 800ceaa:	d9f0      	bls.n	800ce8e <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 800ceac:	4b04      	ldr	r3, [pc, #16]	; (800cec0 <Dsp_Single_Init+0x48>)
 800ceae:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ceb2:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 800ceb6:	bf00      	nop
 800ceb8:	370c      	adds	r7, #12
 800ceba:	46bd      	mov	sp, r7
 800cebc:	bc80      	pop	{r7}
 800cebe:	4770      	bx	lr
 800cec0:	20002cf4 	.word	0x20002cf4

0800cec4 <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b083      	sub	sp, #12
 800cec8:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800ceca:	2300      	movs	r3, #0
 800cecc:	80fb      	strh	r3, [r7, #6]
 800cece:	e008      	b.n	800cee2 <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 800ced0:	88fb      	ldrh	r3, [r7, #6]
 800ced2:	4a08      	ldr	r2, [pc, #32]	; (800cef4 <Dsp_Mute_Init+0x30>)
 800ced4:	4413      	add	r3, r2
 800ced6:	2201      	movs	r2, #1
 800ced8:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800cedc:	88fb      	ldrh	r3, [r7, #6]
 800cede:	3301      	adds	r3, #1
 800cee0:	80fb      	strh	r3, [r7, #6]
 800cee2:	88fb      	ldrh	r3, [r7, #6]
 800cee4:	2b08      	cmp	r3, #8
 800cee6:	d9f3      	bls.n	800ced0 <Dsp_Mute_Init+0xc>
	}
}
 800cee8:	bf00      	nop
 800ceea:	370c      	adds	r7, #12
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bc80      	pop	{r7}
 800cef0:	4770      	bx	lr
 800cef2:	bf00      	nop
 800cef4:	20002cf4 	.word	0x20002cf4

0800cef8 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 800cef8:	b590      	push	{r4, r7, lr}
 800cefa:	b089      	sub	sp, #36	; 0x24
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	4603      	mov	r3, r0
 800cf00:	460a      	mov	r2, r1
 800cf02:	71fb      	strb	r3, [r7, #7]
 800cf04:	4613      	mov	r3, r2
 800cf06:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 800cf08:	4b2b      	ldr	r3, [pc, #172]	; (800cfb8 <Dsp_Single_A+0xc0>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 800cf0e:	88bb      	ldrh	r3, [r7, #4]
 800cf10:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cf14:	4619      	mov	r1, r3
 800cf16:	2000      	movs	r0, #0
 800cf18:	f002 f9ee 	bl	800f2f8 <LimitMaxMin>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 800cf20:	88bb      	ldrh	r3, [r7, #4]
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7f3 fac6 	bl	80004b4 <__aeabi_ui2d>
 800cf28:	f04f 0200 	mov.w	r2, #0
 800cf2c:	4b23      	ldr	r3, [pc, #140]	; (800cfbc <Dsp_Single_A+0xc4>)
 800cf2e:	f7f3 f983 	bl	8000238 <__aeabi_dsub>
 800cf32:	4603      	mov	r3, r0
 800cf34:	460c      	mov	r4, r1
 800cf36:	4618      	mov	r0, r3
 800cf38:	4621      	mov	r1, r4
 800cf3a:	f04f 0200 	mov.w	r2, #0
 800cf3e:	4b20      	ldr	r3, [pc, #128]	; (800cfc0 <Dsp_Single_A+0xc8>)
 800cf40:	f7f3 fc5c 	bl	80007fc <__aeabi_ddiv>
 800cf44:	4603      	mov	r3, r0
 800cf46:	460c      	mov	r4, r1
 800cf48:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 800cf4c:	f04f 0200 	mov.w	r2, #0
 800cf50:	4b1c      	ldr	r3, [pc, #112]	; (800cfc4 <Dsp_Single_A+0xcc>)
 800cf52:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800cf56:	f7f3 fc51 	bl	80007fc <__aeabi_ddiv>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	460c      	mov	r4, r1
 800cf5e:	461a      	mov	r2, r3
 800cf60:	4623      	mov	r3, r4
 800cf62:	f04f 0000 	mov.w	r0, #0
 800cf66:	4918      	ldr	r1, [pc, #96]	; (800cfc8 <Dsp_Single_A+0xd0>)
 800cf68:	f003 ff38 	bl	8010ddc <pow>
 800cf6c:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 800cf70:	79fb      	ldrb	r3, [r7, #7]
 800cf72:	4a16      	ldr	r2, [pc, #88]	; (800cfcc <Dsp_Single_A+0xd4>)
 800cf74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf78:	3301      	adds	r3, #1
 800cf7a:	b299      	uxth	r1, r3
 800cf7c:	f107 030c 	add.w	r3, r7, #12
 800cf80:	2204      	movs	r2, #4
 800cf82:	2000      	movs	r0, #0
 800cf84:	f7fd fc9e 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 800cf88:	f107 030c 	add.w	r3, r7, #12
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800cf92:	f7fd f89d 	bl	800a0d0 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 800cf96:	79fb      	ldrb	r3, [r7, #7]
 800cf98:	4a0c      	ldr	r2, [pc, #48]	; (800cfcc <Dsp_Single_A+0xd4>)
 800cf9a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cf9e:	f107 030c 	add.w	r3, r7, #12
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	2000      	movs	r0, #0
 800cfa6:	f7fd fc3f 	bl	800a828 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 800cfaa:	2001      	movs	r0, #1
 800cfac:	f002 f974 	bl	800f298 <SysWaitMs>
}
 800cfb0:	bf00      	nop
 800cfb2:	3724      	adds	r7, #36	; 0x24
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	bd90      	pop	{r4, r7, pc}
 800cfb8:	08012ed8 	.word	0x08012ed8
 800cfbc:	40bf4000 	.word	0x40bf4000
 800cfc0:	40590000 	.word	0x40590000
 800cfc4:	40340000 	.word	0x40340000
 800cfc8:	40240000 	.word	0x40240000
 800cfcc:	080207d0 	.word	0x080207d0

0800cfd0 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b084      	sub	sp, #16
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	460a      	mov	r2, r1
 800cfda:	71fb      	strb	r3, [r7, #7]
 800cfdc:	4613      	mov	r3, r2
 800cfde:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 800cfe0:	79fb      	ldrb	r3, [r7, #7]
 800cfe2:	2b08      	cmp	r3, #8
 800cfe4:	d851      	bhi.n	800d08a <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 800cfe6:	79fb      	ldrb	r3, [r7, #7]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d109      	bne.n	800d000 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 800cfec:	88b9      	ldrh	r1, [r7, #4]
 800cfee:	4b29      	ldr	r3, [pc, #164]	; (800d094 <Dsp_Single+0xc4>)
 800cff0:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800cff4:	461a      	mov	r2, r3
 800cff6:	2000      	movs	r0, #0
 800cff8:	f002 f97e 	bl	800f2f8 <LimitMaxMin>
 800cffc:	4603      	mov	r3, r0
 800cffe:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800d000:	79fb      	ldrb	r3, [r7, #7]
 800d002:	4a24      	ldr	r2, [pc, #144]	; (800d094 <Dsp_Single+0xc4>)
 800d004:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d008:	005b      	lsls	r3, r3, #1
 800d00a:	4413      	add	r3, r2
 800d00c:	885b      	ldrh	r3, [r3, #2]
 800d00e:	4a22      	ldr	r2, [pc, #136]	; (800d098 <Dsp_Single+0xc8>)
 800d010:	fba2 2303 	umull	r2, r3, r2, r3
 800d014:	095b      	lsrs	r3, r3, #5
 800d016:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 800d018:	88bb      	ldrh	r3, [r7, #4]
 800d01a:	4a1f      	ldr	r2, [pc, #124]	; (800d098 <Dsp_Single+0xc8>)
 800d01c:	fba2 2303 	umull	r2, r3, r2, r3
 800d020:	095b      	lsrs	r3, r3, #5
 800d022:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 800d024:	89fa      	ldrh	r2, [r7, #14]
 800d026:	89bb      	ldrh	r3, [r7, #12]
 800d028:	429a      	cmp	r2, r3
 800d02a:	d903      	bls.n	800d034 <Dsp_Single+0x64>
			--startVol;       
 800d02c:	89fb      	ldrh	r3, [r7, #14]
 800d02e:	3b01      	subs	r3, #1
 800d030:	81fb      	strh	r3, [r7, #14]
 800d032:	e006      	b.n	800d042 <Dsp_Single+0x72>
		else if(startVol<targetVol)
 800d034:	89fa      	ldrh	r2, [r7, #14]
 800d036:	89bb      	ldrh	r3, [r7, #12]
 800d038:	429a      	cmp	r2, r3
 800d03a:	d202      	bcs.n	800d042 <Dsp_Single+0x72>
			++startVol;
 800d03c:	89fb      	ldrh	r3, [r7, #14]
 800d03e:	3301      	adds	r3, #1
 800d040:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800d042:	89fb      	ldrh	r3, [r7, #14]
 800d044:	461a      	mov	r2, r3
 800d046:	0092      	lsls	r2, r2, #2
 800d048:	4413      	add	r3, r2
 800d04a:	461a      	mov	r2, r3
 800d04c:	0091      	lsls	r1, r2, #2
 800d04e:	461a      	mov	r2, r3
 800d050:	460b      	mov	r3, r1
 800d052:	4413      	add	r3, r2
 800d054:	009b      	lsls	r3, r3, #2
 800d056:	b29a      	uxth	r2, r3
 800d058:	79fb      	ldrb	r3, [r7, #7]
 800d05a:	4611      	mov	r1, r2
 800d05c:	4618      	mov	r0, r3
 800d05e:	f7ff ff4b 	bl	800cef8 <Dsp_Single_A>
		if(startVol==targetVol)
 800d062:	89fa      	ldrh	r2, [r7, #14]
 800d064:	89bb      	ldrh	r3, [r7, #12]
 800d066:	429a      	cmp	r2, r3
 800d068:	d1dc      	bne.n	800d024 <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 800d06a:	88ba      	ldrh	r2, [r7, #4]
 800d06c:	79fb      	ldrb	r3, [r7, #7]
 800d06e:	4611      	mov	r1, r2
 800d070:	4618      	mov	r0, r3
 800d072:	f7ff ff41 	bl	800cef8 <Dsp_Single_A>
			break;
 800d076:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 800d078:	79fb      	ldrb	r3, [r7, #7]
 800d07a:	4a06      	ldr	r2, [pc, #24]	; (800d094 <Dsp_Single+0xc4>)
 800d07c:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d080:	005b      	lsls	r3, r3, #1
 800d082:	4413      	add	r3, r2
 800d084:	88ba      	ldrh	r2, [r7, #4]
 800d086:	805a      	strh	r2, [r3, #2]
 800d088:	e000      	b.n	800d08c <Dsp_Single+0xbc>
		return;
 800d08a:	bf00      	nop
}
 800d08c:	3710      	adds	r7, #16
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
 800d092:	bf00      	nop
 800d094:	20002cf4 	.word	0x20002cf4
 800d098:	51eb851f 	.word	0x51eb851f

0800d09c <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b084      	sub	sp, #16
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	460a      	mov	r2, r1
 800d0a6:	71fb      	strb	r3, [r7, #7]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 800d0ac:	79bb      	ldrb	r3, [r7, #6]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d10e      	bne.n	800d0d0 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800d0b2:	79fb      	ldrb	r3, [r7, #7]
 800d0b4:	4a2a      	ldr	r2, [pc, #168]	; (800d160 <Dsp_VolUpdate+0xc4>)
 800d0b6:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d0ba:	005b      	lsls	r3, r3, #1
 800d0bc:	4413      	add	r3, r2
 800d0be:	885b      	ldrh	r3, [r3, #2]
 800d0c0:	4a28      	ldr	r2, [pc, #160]	; (800d164 <Dsp_VolUpdate+0xc8>)
 800d0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800d0c6:	095b      	lsrs	r3, r3, #5
 800d0c8:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	81bb      	strh	r3, [r7, #12]
 800d0ce:	e010      	b.n	800d0f2 <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 800d0d0:	79bb      	ldrb	r3, [r7, #6]
 800d0d2:	2b01      	cmp	r3, #1
 800d0d4:	d10d      	bne.n	800d0f2 <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800d0da:	79fb      	ldrb	r3, [r7, #7]
 800d0dc:	4a20      	ldr	r2, [pc, #128]	; (800d160 <Dsp_VolUpdate+0xc4>)
 800d0de:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d0e2:	005b      	lsls	r3, r3, #1
 800d0e4:	4413      	add	r3, r2
 800d0e6:	885b      	ldrh	r3, [r3, #2]
 800d0e8:	4a1e      	ldr	r2, [pc, #120]	; (800d164 <Dsp_VolUpdate+0xc8>)
 800d0ea:	fba2 2303 	umull	r2, r3, r2, r3
 800d0ee:	095b      	lsrs	r3, r3, #5
 800d0f0:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 800d0f2:	89fa      	ldrh	r2, [r7, #14]
 800d0f4:	89bb      	ldrh	r3, [r7, #12]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d903      	bls.n	800d102 <Dsp_VolUpdate+0x66>
			--startVol;       
 800d0fa:	89fb      	ldrh	r3, [r7, #14]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	81fb      	strh	r3, [r7, #14]
 800d100:	e006      	b.n	800d110 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 800d102:	89fa      	ldrh	r2, [r7, #14]
 800d104:	89bb      	ldrh	r3, [r7, #12]
 800d106:	429a      	cmp	r2, r3
 800d108:	d202      	bcs.n	800d110 <Dsp_VolUpdate+0x74>
			++startVol;
 800d10a:	89fb      	ldrh	r3, [r7, #14]
 800d10c:	3301      	adds	r3, #1
 800d10e:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800d110:	89fb      	ldrh	r3, [r7, #14]
 800d112:	461a      	mov	r2, r3
 800d114:	0092      	lsls	r2, r2, #2
 800d116:	4413      	add	r3, r2
 800d118:	461a      	mov	r2, r3
 800d11a:	0091      	lsls	r1, r2, #2
 800d11c:	461a      	mov	r2, r3
 800d11e:	460b      	mov	r3, r1
 800d120:	4413      	add	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	b29a      	uxth	r2, r3
 800d126:	79fb      	ldrb	r3, [r7, #7]
 800d128:	4611      	mov	r1, r2
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7ff fee4 	bl	800cef8 <Dsp_Single_A>
		if(startVol==targetVol)
 800d130:	89fa      	ldrh	r2, [r7, #14]
 800d132:	89bb      	ldrh	r3, [r7, #12]
 800d134:	429a      	cmp	r2, r3
 800d136:	d1dc      	bne.n	800d0f2 <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 800d138:	79bb      	ldrb	r3, [r7, #6]
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d10b      	bne.n	800d156 <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 800d13e:	79fb      	ldrb	r3, [r7, #7]
 800d140:	4a07      	ldr	r2, [pc, #28]	; (800d160 <Dsp_VolUpdate+0xc4>)
 800d142:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d146:	005b      	lsls	r3, r3, #1
 800d148:	4413      	add	r3, r2
 800d14a:	885a      	ldrh	r2, [r3, #2]
 800d14c:	79fb      	ldrb	r3, [r7, #7]
 800d14e:	4611      	mov	r1, r2
 800d150:	4618      	mov	r0, r3
 800d152:	f7ff fed1 	bl	800cef8 <Dsp_Single_A>
			break;
 800d156:	bf00      	nop
		}
	}
}
 800d158:	bf00      	nop
 800d15a:	3710      	adds	r7, #16
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}
 800d160:	20002cf4 	.word	0x20002cf4
 800d164:	51eb851f 	.word	0x51eb851f

0800d168 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b082      	sub	sp, #8
 800d16c:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 800d16e:	2300      	movs	r3, #0
 800d170:	71fb      	strb	r3, [r7, #7]
 800d172:	e015      	b.n	800d1a0 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 800d174:	4b0d      	ldr	r3, [pc, #52]	; (800d1ac <CheckVol+0x44>)
 800d176:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 800d17a:	79fb      	ldrb	r3, [r7, #7]
 800d17c:	490c      	ldr	r1, [pc, #48]	; (800d1b0 <CheckVol+0x48>)
 800d17e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d182:	429a      	cmp	r2, r3
 800d184:	d209      	bcs.n	800d19a <CheckVol+0x32>
		{
			VolData = index;
 800d186:	4a0b      	ldr	r2, [pc, #44]	; (800d1b4 <CheckVol+0x4c>)
 800d188:	79fb      	ldrb	r3, [r7, #7]
 800d18a:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 800d18c:	f240 120d 	movw	r2, #269	; 0x10d
 800d190:	210a      	movs	r1, #10
 800d192:	2003      	movs	r0, #3
 800d194:	f002 f8fe 	bl	800f394 <PostMessage>
			return;
 800d198:	e005      	b.n	800d1a6 <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 800d19a:	79fb      	ldrb	r3, [r7, #7]
 800d19c:	3301      	adds	r3, #1
 800d19e:	71fb      	strb	r3, [r7, #7]
 800d1a0:	79fb      	ldrb	r3, [r7, #7]
 800d1a2:	2b28      	cmp	r3, #40	; 0x28
 800d1a4:	d9e6      	bls.n	800d174 <CheckVol+0xc>
		}
	}
}
 800d1a6:	3708      	adds	r7, #8
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}
 800d1ac:	20002cf4 	.word	0x20002cf4
 800d1b0:	080207e4 	.word	0x080207e4
 800d1b4:	200000ec 	.word	0x200000ec

0800d1b8 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	4603      	mov	r3, r0
 800d1c0:	71fb      	strb	r3, [r7, #7]
 800d1c2:	460b      	mov	r3, r1
 800d1c4:	71bb      	strb	r3, [r7, #6]
 800d1c6:	4613      	mov	r3, r2
 800d1c8:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 800d1ce:	79bb      	ldrb	r3, [r7, #6]
 800d1d0:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 800d1d2:	79fb      	ldrb	r3, [r7, #7]
 800d1d4:	2b08      	cmp	r3, #8
 800d1d6:	d83a      	bhi.n	800d24e <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 800d1d8:	79bb      	ldrb	r3, [r7, #6]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d10a      	bne.n	800d1f4 <Dsp_Mute_A+0x3c>
 800d1de:	797b      	ldrb	r3, [r7, #5]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d107      	bne.n	800d1f4 <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 800d1e4:	79fb      	ldrb	r3, [r7, #7]
 800d1e6:	2100      	movs	r1, #0
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f7ff ff57 	bl	800d09c <Dsp_VolUpdate>
		SysWaitMs(10);
 800d1ee:	200a      	movs	r0, #10
 800d1f0:	f002 f852 	bl	800f298 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 800d1f4:	79fb      	ldrb	r3, [r7, #7]
 800d1f6:	4a18      	ldr	r2, [pc, #96]	; (800d258 <Dsp_Mute_A+0xa0>)
 800d1f8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d1fc:	f107 030c 	add.w	r3, r7, #12
 800d200:	2204      	movs	r2, #4
 800d202:	2000      	movs	r0, #0
 800d204:	f7fd fb5e 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 800d208:	79bb      	ldrb	r3, [r7, #6]
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d120      	bne.n	800d250 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 800d20e:	79fb      	ldrb	r3, [r7, #7]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d010      	beq.n	800d236 <Dsp_Mute_A+0x7e>
 800d214:	4b11      	ldr	r3, [pc, #68]	; (800d25c <Dsp_Mute_A+0xa4>)
 800d216:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d10b      	bne.n	800d236 <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 800d21e:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800d222:	f107 030c 	add.w	r3, r7, #12
 800d226:	2204      	movs	r2, #4
 800d228:	2000      	movs	r0, #0
 800d22a:	f7fd fb4b 	bl	800a8c4 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 800d22e:	4b0b      	ldr	r3, [pc, #44]	; (800d25c <Dsp_Mute_A+0xa4>)
 800d230:	2201      	movs	r2, #1
 800d232:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 800d236:	797b      	ldrb	r3, [r7, #5]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d109      	bne.n	800d250 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 800d23c:	200a      	movs	r0, #10
 800d23e:	f002 f82b 	bl	800f298 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 800d242:	79fb      	ldrb	r3, [r7, #7]
 800d244:	2101      	movs	r1, #1
 800d246:	4618      	mov	r0, r3
 800d248:	f7ff ff28 	bl	800d09c <Dsp_VolUpdate>
 800d24c:	e000      	b.n	800d250 <Dsp_Mute_A+0x98>
		return;
 800d24e:	bf00      	nop
		}
	}
}
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	08020838 	.word	0x08020838
 800d25c:	20002cf4 	.word	0x20002cf4

0800d260 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	4603      	mov	r3, r0
 800d268:	460a      	mov	r2, r1
 800d26a:	71fb      	strb	r3, [r7, #7]
 800d26c:	4613      	mov	r3, r2
 800d26e:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800d270:	79bb      	ldrb	r3, [r7, #6]
 800d272:	2b00      	cmp	r3, #0
 800d274:	bf14      	ite	ne
 800d276:	2301      	movne	r3, #1
 800d278:	2300      	moveq	r3, #0
 800d27a:	b2db      	uxtb	r3, r3
 800d27c:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 800d27e:	7bf9      	ldrb	r1, [r7, #15]
 800d280:	79fb      	ldrb	r3, [r7, #7]
 800d282:	2200      	movs	r2, #0
 800d284:	4618      	mov	r0, r3
 800d286:	f7ff ff97 	bl	800d1b8 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800d28a:	79fb      	ldrb	r3, [r7, #7]
 800d28c:	4a04      	ldr	r2, [pc, #16]	; (800d2a0 <Dsp_Mute+0x40>)
 800d28e:	4413      	add	r3, r2
 800d290:	7bfa      	ldrb	r2, [r7, #15]
 800d292:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800d296:	bf00      	nop
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	20002cf4 	.word	0x20002cf4

0800d2a4 <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	460a      	mov	r2, r1
 800d2ae:	71fb      	strb	r3, [r7, #7]
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800d2b4:	79bb      	ldrb	r3, [r7, #6]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	bf14      	ite	ne
 800d2ba:	2301      	movne	r3, #1
 800d2bc:	2300      	moveq	r3, #0
 800d2be:	b2db      	uxtb	r3, r3
 800d2c0:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 800d2c2:	7bf9      	ldrb	r1, [r7, #15]
 800d2c4:	79fb      	ldrb	r3, [r7, #7]
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	f7ff ff75 	bl	800d1b8 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800d2ce:	79fb      	ldrb	r3, [r7, #7]
 800d2d0:	4a04      	ldr	r2, [pc, #16]	; (800d2e4 <Dsp_Mute_Direct+0x40>)
 800d2d2:	4413      	add	r3, r2
 800d2d4:	7bfa      	ldrb	r2, [r7, #15]
 800d2d6:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800d2da:	bf00      	nop
 800d2dc:	3710      	adds	r7, #16
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}
 800d2e2:	bf00      	nop
 800d2e4:	20002cf4 	.word	0x20002cf4

0800d2e8 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800d2f2:	79fb      	ldrb	r3, [r7, #7]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d101      	bne.n	800d2fc <Dsp_Store+0x14>
		return FALSE;	
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	e019      	b.n	800d330 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800d2fc:	79fb      	ldrb	r3, [r7, #7]
 800d2fe:	f640 52ac 	movw	r2, #3500	; 0xdac
 800d302:	490d      	ldr	r1, [pc, #52]	; (800d338 <Dsp_Store+0x50>)
 800d304:	4618      	mov	r0, r3
 800d306:	f000 fbb9 	bl	800da7c <Flash_Dsp_WR>
 800d30a:	4603      	mov	r3, r0
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d101      	bne.n	800d314 <Dsp_Store+0x2c>
		return FALSE;
 800d310:	2300      	movs	r3, #0
 800d312:	e00d      	b.n	800d330 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800d314:	79fb      	ldrb	r3, [r7, #7]
 800d316:	3b01      	subs	r3, #1
 800d318:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800d31c:	00db      	lsls	r3, r3, #3
 800d31e:	4a06      	ldr	r2, [pc, #24]	; (800d338 <Dsp_Store+0x50>)
 800d320:	4413      	add	r3, r2
 800d322:	3308      	adds	r3, #8
 800d324:	2208      	movs	r2, #8
 800d326:	4905      	ldr	r1, [pc, #20]	; (800d33c <Dsp_Store+0x54>)
 800d328:	4618      	mov	r0, r3
 800d32a:	f002 f814 	bl	800f356 <sch_memcpy>
	return TRUE;
 800d32e:	2301      	movs	r3, #1
}
 800d330:	4618      	mov	r0, r3
 800d332:	3708      	adds	r7, #8
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	20002cf4 	.word	0x20002cf4
 800d33c:	20002cf8 	.word	0x20002cf8

0800d340 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b082      	sub	sp, #8
 800d344:	af00      	add	r7, sp, #0
 800d346:	4603      	mov	r3, r0
 800d348:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800d34a:	79fb      	ldrb	r3, [r7, #7]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d101      	bne.n	800d354 <Dsp_Load+0x14>
		return FALSE;
 800d350:	2300      	movs	r3, #0
 800d352:	e01d      	b.n	800d390 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800d354:	79fb      	ldrb	r3, [r7, #7]
 800d356:	f640 52ac 	movw	r2, #3500	; 0xdac
 800d35a:	490f      	ldr	r1, [pc, #60]	; (800d398 <Dsp_Load+0x58>)
 800d35c:	4618      	mov	r0, r3
 800d35e:	f000 fe5d 	bl	800e01c <Flash_Dsp_RD>
 800d362:	4603      	mov	r3, r0
 800d364:	2b00      	cmp	r3, #0
 800d366:	d101      	bne.n	800d36c <Dsp_Load+0x2c>
		return FALSE;
 800d368:	2300      	movs	r3, #0
 800d36a:	e011      	b.n	800d390 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 800d36c:	2101      	movs	r1, #1
 800d36e:	2001      	movs	r0, #1
 800d370:	f7fc fff8 	bl	800a364 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800d374:	79fb      	ldrb	r3, [r7, #7]
 800d376:	3b01      	subs	r3, #1
 800d378:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800d37c:	00db      	lsls	r3, r3, #3
 800d37e:	4a06      	ldr	r2, [pc, #24]	; (800d398 <Dsp_Load+0x58>)
 800d380:	4413      	add	r3, r2
 800d382:	3308      	adds	r3, #8
 800d384:	2208      	movs	r2, #8
 800d386:	4905      	ldr	r1, [pc, #20]	; (800d39c <Dsp_Load+0x5c>)
 800d388:	4618      	mov	r0, r3
 800d38a:	f001 ffe4 	bl	800f356 <sch_memcpy>
	return TRUE;
 800d38e:	2301      	movs	r3, #1
}
 800d390:	4618      	mov	r0, r3
 800d392:	3708      	adds	r7, #8
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}
 800d398:	20002cf4 	.word	0x20002cf4
 800d39c:	20002cf8 	.word	0x20002cf8

0800d3a0 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b082      	sub	sp, #8
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	460a      	mov	r2, r1
 800d3aa:	71fb      	strb	r3, [r7, #7]
 800d3ac:	4613      	mov	r3, r2
 800d3ae:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 800d3b0:	79bb      	ldrb	r3, [r7, #6]
 800d3b2:	2b01      	cmp	r3, #1
 800d3b4:	d102      	bne.n	800d3bc <Dsp_Flash_TO_File+0x1c>
		State = 0;
 800d3b6:	4b19      	ldr	r3, [pc, #100]	; (800d41c <Dsp_Flash_TO_File+0x7c>)
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	701a      	strb	r2, [r3, #0]
	switch(State)
 800d3bc:	4b17      	ldr	r3, [pc, #92]	; (800d41c <Dsp_Flash_TO_File+0x7c>)
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d002      	beq.n	800d3ca <Dsp_Flash_TO_File+0x2a>
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d017      	beq.n	800d3f8 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 800d3c8:	e023      	b.n	800d412 <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 800d3ca:	79fb      	ldrb	r3, [r7, #7]
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7ff ffb7 	bl	800d340 <Dsp_Load>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d019      	beq.n	800d40c <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 800d3d8:	4a11      	ldr	r2, [pc, #68]	; (800d420 <Dsp_Flash_TO_File+0x80>)
 800d3da:	79fb      	ldrb	r3, [r7, #7]
 800d3dc:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800d3e0:	f7fc fe68 	bl	800a0b4 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 800d3e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d3e8:	210b      	movs	r1, #11
 800d3ea:	2003      	movs	r0, #3
 800d3ec:	f001 ffd2 	bl	800f394 <PostMessage>
				State = 1;
 800d3f0:	4b0a      	ldr	r3, [pc, #40]	; (800d41c <Dsp_Flash_TO_File+0x7c>)
 800d3f2:	2201      	movs	r2, #1
 800d3f4:	701a      	strb	r2, [r3, #0]
			break;
 800d3f6:	e009      	b.n	800d40c <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 800d3f8:	4b09      	ldr	r3, [pc, #36]	; (800d420 <Dsp_Flash_TO_File+0x80>)
 800d3fa:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d106      	bne.n	800d410 <Dsp_Flash_TO_File+0x70>
				State = 0;
 800d402:	4b06      	ldr	r3, [pc, #24]	; (800d41c <Dsp_Flash_TO_File+0x7c>)
 800d404:	2200      	movs	r2, #0
 800d406:	701a      	strb	r2, [r3, #0]
				return TRUE;
 800d408:	2301      	movs	r3, #1
 800d40a:	e003      	b.n	800d414 <Dsp_Flash_TO_File+0x74>
			break;
 800d40c:	bf00      	nop
 800d40e:	e000      	b.n	800d412 <Dsp_Flash_TO_File+0x72>
			break;
 800d410:	bf00      	nop
	}
	return FALSE;
 800d412:	2300      	movs	r3, #0
}
 800d414:	4618      	mov	r0, r3
 800d416:	3708      	adds	r7, #8
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}
 800d41c:	20002881 	.word	0x20002881
 800d420:	20002cf4 	.word	0x20002cf4

0800d424 <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b086      	sub	sp, #24
 800d428:	af00      	add	r7, sp, #0
 800d42a:	4603      	mov	r3, r0
 800d42c:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 800d42e:	4b91      	ldr	r3, [pc, #580]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d430:	781b      	ldrb	r3, [r3, #0]
 800d432:	3301      	adds	r3, #1
 800d434:	b2da      	uxtb	r2, r3
 800d436:	4b8f      	ldr	r3, [pc, #572]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d438:	701a      	strb	r2, [r3, #0]
	switch(State)
 800d43a:	4b8f      	ldr	r3, [pc, #572]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	2b04      	cmp	r3, #4
 800d440:	f200 810c 	bhi.w	800d65c <Dsp_File_TO_Flash+0x238>
 800d444:	a201      	add	r2, pc, #4	; (adr r2, 800d44c <Dsp_File_TO_Flash+0x28>)
 800d446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d44a:	bf00      	nop
 800d44c:	0800d461 	.word	0x0800d461
 800d450:	0800d489 	.word	0x0800d489
 800d454:	0800d4e1 	.word	0x0800d4e1
 800d458:	0800d571 	.word	0x0800d571
 800d45c:	0800d5ed 	.word	0x0800d5ed
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800d460:	4b86      	ldr	r3, [pc, #536]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d462:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d466:	b29b      	uxth	r3, r3
 800d468:	021b      	lsls	r3, r3, #8
 800d46a:	b29b      	uxth	r3, r3
 800d46c:	3303      	adds	r3, #3
 800d46e:	b29b      	uxth	r3, r3
 800d470:	461a      	mov	r2, r3
 800d472:	210b      	movs	r1, #11
 800d474:	2003      	movs	r0, #3
 800d476:	f001 ff8d 	bl	800f394 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 800d47a:	4b7e      	ldr	r3, [pc, #504]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d47c:	2200      	movs	r2, #0
 800d47e:	701a      	strb	r2, [r3, #0]
			State = 1;
 800d480:	4b7d      	ldr	r3, [pc, #500]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d482:	2201      	movs	r2, #1
 800d484:	701a      	strb	r2, [r3, #0]
			break;
 800d486:	e0f0      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 800d488:	4b7c      	ldr	r3, [pc, #496]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d48a:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d010      	beq.n	800d4b4 <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800d492:	4b7a      	ldr	r3, [pc, #488]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d494:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d498:	b29b      	uxth	r3, r3
 800d49a:	021b      	lsls	r3, r3, #8
 800d49c:	b29b      	uxth	r3, r3
 800d49e:	3304      	adds	r3, #4
 800d4a0:	b29b      	uxth	r3, r3
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	210b      	movs	r1, #11
 800d4a6:	2003      	movs	r0, #3
 800d4a8:	f001 ff74 	bl	800f394 <PostMessage>
				State = 2;
 800d4ac:	4b72      	ldr	r3, [pc, #456]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d4ae:	2202      	movs	r2, #2
 800d4b0:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 800d4b2:	e0d5      	b.n	800d660 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 800d4b4:	4b6f      	ldr	r3, [pc, #444]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d4b6:	781b      	ldrb	r3, [r3, #0]
 800d4b8:	2b09      	cmp	r3, #9
 800d4ba:	f240 80d1 	bls.w	800d660 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 800d4be:	4b6d      	ldr	r3, [pc, #436]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800d4c4:	4b6d      	ldr	r3, [pc, #436]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d4c6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	021b      	lsls	r3, r3, #8
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	3303      	adds	r3, #3
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	461a      	mov	r2, r3
 800d4d6:	210b      	movs	r1, #11
 800d4d8:	2003      	movs	r0, #3
 800d4da:	f001 ff5b 	bl	800f394 <PostMessage>
			break;
 800d4de:	e0bf      	b.n	800d660 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 800d4e0:	4b66      	ldr	r3, [pc, #408]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d4e2:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d02c      	beq.n	800d544 <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 800d4ea:	4b64      	ldr	r3, [pc, #400]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d4ec:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	461a      	mov	r2, r3
 800d4f4:	4b61      	ldr	r3, [pc, #388]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d4f6:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800d4fa:	333f      	adds	r3, #63	; 0x3f
 800d4fc:	099b      	lsrs	r3, r3, #6
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d303      	bcc.n	800d50a <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 800d502:	4b5d      	ldr	r3, [pc, #372]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d504:	2203      	movs	r2, #3
 800d506:	701a      	strb	r2, [r3, #0]
 800d508:	e017      	b.n	800d53a <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 800d50a:	4b5a      	ldr	r3, [pc, #360]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 800d510:	4b5a      	ldr	r3, [pc, #360]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d512:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800d516:	3301      	adds	r3, #1
 800d518:	b2da      	uxtb	r2, r3
 800d51a:	4b58      	ldr	r3, [pc, #352]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d51c:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800d520:	4b56      	ldr	r3, [pc, #344]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d522:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d526:	b29b      	uxth	r3, r3
 800d528:	021b      	lsls	r3, r3, #8
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	3304      	adds	r3, #4
 800d52e:	b29b      	uxth	r3, r3
 800d530:	461a      	mov	r2, r3
 800d532:	210b      	movs	r1, #11
 800d534:	2003      	movs	r0, #3
 800d536:	f001 ff2d 	bl	800f394 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 800d53a:	4b50      	ldr	r3, [pc, #320]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d53c:	2200      	movs	r2, #0
 800d53e:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 800d542:	e08f      	b.n	800d664 <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 800d544:	4b4b      	ldr	r3, [pc, #300]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d546:	781b      	ldrb	r3, [r3, #0]
 800d548:	2b31      	cmp	r3, #49	; 0x31
 800d54a:	f240 808b 	bls.w	800d664 <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 800d54e:	4b49      	ldr	r3, [pc, #292]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d550:	2200      	movs	r2, #0
 800d552:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800d554:	4b49      	ldr	r3, [pc, #292]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d556:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d55a:	b29b      	uxth	r3, r3
 800d55c:	021b      	lsls	r3, r3, #8
 800d55e:	b29b      	uxth	r3, r3
 800d560:	3304      	adds	r3, #4
 800d562:	b29b      	uxth	r3, r3
 800d564:	461a      	mov	r2, r3
 800d566:	210b      	movs	r1, #11
 800d568:	2003      	movs	r0, #3
 800d56a:	f001 ff13 	bl	800f394 <PostMessage>
			break;
 800d56e:	e079      	b.n	800d664 <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 800d570:	2300      	movs	r3, #0
 800d572:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800d574:	4b41      	ldr	r3, [pc, #260]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d576:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800d578:	2300      	movs	r3, #0
 800d57a:	617b      	str	r3, [r7, #20]
 800d57c:	e00b      	b.n	800d596 <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	461a      	mov	r2, r3
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	4413      	add	r3, r2
 800d588:	613b      	str	r3, [r7, #16]
					pData++;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	3301      	adds	r3, #1
 800d58e:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	3301      	adds	r3, #1
 800d594:	617b      	str	r3, [r7, #20]
 800d596:	4b39      	ldr	r3, [pc, #228]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d598:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800d59c:	697a      	ldr	r2, [r7, #20]
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d3ed      	bcc.n	800d57e <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 800d5a2:	4b36      	ldr	r3, [pc, #216]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5a4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800d5a8:	693a      	ldr	r2, [r7, #16]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d103      	bne.n	800d5b6 <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 800d5ae:	4b32      	ldr	r3, [pc, #200]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d5b0:	2204      	movs	r2, #4
 800d5b2:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 800d5b4:	e059      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
					State = 0;
 800d5b6:	4b30      	ldr	r3, [pc, #192]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 800d5bc:	4b2d      	ldr	r3, [pc, #180]	; (800d674 <Dsp_File_TO_Flash+0x250>)
 800d5be:	2200      	movs	r2, #0
 800d5c0:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 800d5c2:	4b2e      	ldr	r3, [pc, #184]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 800d5ca:	4b2c      	ldr	r3, [pc, #176]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 800d5d2:	4b2a      	ldr	r3, [pc, #168]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 800d5da:	4b28      	ldr	r3, [pc, #160]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5dc:	2200      	movs	r2, #0
 800d5de:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 800d5e2:	4b26      	ldr	r3, [pc, #152]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 800d5ea:	e03e      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800d5ec:	4b23      	ldr	r3, [pc, #140]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d5ee:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f7ff fe78 	bl	800d2e8 <Dsp_Store>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d034      	beq.n	800d668 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 800d5fe:	4b1e      	ldr	r3, [pc, #120]	; (800d678 <Dsp_File_TO_Flash+0x254>)
 800d600:	2200      	movs	r2, #0
 800d602:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 800d604:	2101      	movs	r1, #1
 800d606:	2001      	movs	r0, #1
 800d608:	f7fc feac 	bl	800a364 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800d60c:	4b1b      	ldr	r3, [pc, #108]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d60e:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800d612:	4b1a      	ldr	r3, [pc, #104]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d614:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800d618:	f7fc fd4c 	bl	800a0b4 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 800d61c:	4b17      	ldr	r3, [pc, #92]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d61e:	2200      	movs	r2, #0
 800d620:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 800d624:	4b15      	ldr	r3, [pc, #84]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d626:	2200      	movs	r2, #0
 800d628:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 800d62c:	4b13      	ldr	r3, [pc, #76]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d62e:	2200      	movs	r2, #0
 800d630:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 800d634:	4b11      	ldr	r3, [pc, #68]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d636:	2200      	movs	r2, #0
 800d638:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 800d63c:	4b0f      	ldr	r3, [pc, #60]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d63e:	2200      	movs	r2, #0
 800d640:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 800d644:	4b0d      	ldr	r3, [pc, #52]	; (800d67c <Dsp_File_TO_Flash+0x258>)
 800d646:	2200      	movs	r2, #0
 800d648:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 800d64c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800d650:	210b      	movs	r1, #11
 800d652:	2003      	movs	r0, #3
 800d654:	f001 fe9e 	bl	800f394 <PostMessage>
				return TRUE;
 800d658:	2301      	movs	r3, #1
 800d65a:	e007      	b.n	800d66c <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 800d65c:	bf00      	nop
 800d65e:	e004      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
			break;
 800d660:	bf00      	nop
 800d662:	e002      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
			break;
 800d664:	bf00      	nop
 800d666:	e000      	b.n	800d66a <Dsp_File_TO_Flash+0x246>
			break;
 800d668:	bf00      	nop
	}
	return FALSE;
 800d66a:	2300      	movs	r3, #0
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3718      	adds	r7, #24
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	20002882 	.word	0x20002882
 800d678:	20002883 	.word	0x20002883
 800d67c:	20002cf4 	.word	0x20002cf4

0800d680 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800d684:	2244      	movs	r2, #68	; 0x44
 800d686:	4906      	ldr	r1, [pc, #24]	; (800d6a0 <Dsp_Load_Mode_Name+0x20>)
 800d688:	2000      	movs	r0, #0
 800d68a:	f000 fcc7 	bl	800e01c <Flash_Dsp_RD>
 800d68e:	4603      	mov	r3, r0
 800d690:	2b00      	cmp	r3, #0
 800d692:	d101      	bne.n	800d698 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 800d694:	2300      	movs	r3, #0
 800d696:	e000      	b.n	800d69a <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 800d698:	2301      	movs	r3, #1
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	bd80      	pop	{r7, pc}
 800d69e:	bf00      	nop
 800d6a0:	20003aa0 	.word	0x20003aa0

0800d6a4 <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800d6a8:	2244      	movs	r2, #68	; 0x44
 800d6aa:	4906      	ldr	r1, [pc, #24]	; (800d6c4 <Dsp_Store_Mode_Name+0x20>)
 800d6ac:	2000      	movs	r0, #0
 800d6ae:	f000 f9e5 	bl	800da7c <Flash_Dsp_WR>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d101      	bne.n	800d6bc <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	e000      	b.n	800d6be <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 800d6bc:	2301      	movs	r3, #1
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	bd80      	pop	{r7, pc}
 800d6c2:	bf00      	nop
 800d6c4:	20003aa0 	.word	0x20003aa0

0800d6c8 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 800d6cc:	4b91      	ldr	r3, [pc, #580]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d6ce:	881b      	ldrh	r3, [r3, #0]
 800d6d0:	3301      	adds	r3, #1
 800d6d2:	b29a      	uxth	r2, r3
 800d6d4:	4b8f      	ldr	r3, [pc, #572]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d6d6:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 800d6d8:	4b8f      	ldr	r3, [pc, #572]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d6da:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800d6de:	2b06      	cmp	r3, #6
 800d6e0:	f200 8108 	bhi.w	800d8f4 <Dsp_StoreLoadPro+0x22c>
 800d6e4:	a201      	add	r2, pc, #4	; (adr r2, 800d6ec <Dsp_StoreLoadPro+0x24>)
 800d6e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ea:	bf00      	nop
 800d6ec:	0800d709 	.word	0x0800d709
 800d6f0:	0800d711 	.word	0x0800d711
 800d6f4:	0800d767 	.word	0x0800d767
 800d6f8:	0800d7df 	.word	0x0800d7df
 800d6fc:	0800d843 	.word	0x0800d843
 800d700:	0800d893 	.word	0x0800d893
 800d704:	0800d8c1 	.word	0x0800d8c1
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 800d708:	4b82      	ldr	r3, [pc, #520]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d70a:	2200      	movs	r2, #0
 800d70c:	801a      	strh	r2, [r3, #0]
			break;
 800d70e:	e0fe      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800d710:	4b80      	ldr	r3, [pc, #512]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d712:	881b      	ldrh	r3, [r3, #0]
 800d714:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800d718:	d30b      	bcc.n	800d732 <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 800d71a:	f000 f9a3 	bl	800da64 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d71e:	4b7e      	ldr	r3, [pc, #504]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d720:	2200      	movs	r2, #0
 800d722:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800d726:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800d72a:	210a      	movs	r1, #10
 800d72c:	2003      	movs	r0, #3
 800d72e:	f001 fe31 	bl	800f394 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800d732:	4b79      	ldr	r3, [pc, #484]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d734:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d738:	4618      	mov	r0, r3
 800d73a:	f7ff fdd5 	bl	800d2e8 <Dsp_Store>
 800d73e:	4603      	mov	r3, r0
 800d740:	2b00      	cmp	r3, #0
 800d742:	f000 80d9 	beq.w	800d8f8 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 800d746:	4b73      	ldr	r3, [pc, #460]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d748:	2200      	movs	r2, #0
 800d74a:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800d74c:	4b72      	ldr	r3, [pc, #456]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d74e:	2206      	movs	r2, #6
 800d750:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800d754:	4b70      	ldr	r3, [pc, #448]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d756:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800d75a:	4b6f      	ldr	r3, [pc, #444]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d75c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800d760:	f7fc fca8 	bl	800a0b4 <Flash_Set_DspNum>
			}
			break;
 800d764:	e0c8      	b.n	800d8f8 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800d766:	4b6b      	ldr	r3, [pc, #428]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d768:	881b      	ldrh	r3, [r3, #0]
 800d76a:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800d76e:	d30d      	bcc.n	800d78c <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 800d770:	f000 fc48 	bl	800e004 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d774:	4b68      	ldr	r3, [pc, #416]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d776:	2200      	movs	r2, #0
 800d778:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800d77c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800d780:	210a      	movs	r1, #10
 800d782:	2003      	movs	r0, #3
 800d784:	f001 fe06 	bl	800f394 <PostMessage>
				Dsp_Data_Reset();
 800d788:	f7fc fecc 	bl	800a524 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 800d78c:	4b62      	ldr	r3, [pc, #392]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d78e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d792:	4618      	mov	r0, r3
 800d794:	f7ff fdd4 	bl	800d340 <Dsp_Load>
 800d798:	4603      	mov	r3, r0
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	f000 80ae 	beq.w	800d8fc <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d7a0:	4b5d      	ldr	r3, [pc, #372]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800d7a8:	4b5b      	ldr	r3, [pc, #364]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d7aa:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800d7ae:	4b5a      	ldr	r3, [pc, #360]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d7b0:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800d7b4:	f7fc fc7e 	bl	800a0b4 <Flash_Set_DspNum>
				CheckVol();
 800d7b8:	f7ff fcd6 	bl	800d168 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800d7bc:	4b57      	ldr	r3, [pc, #348]	; (800d91c <Dsp_StoreLoadPro+0x254>)
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	f040 809b 	bne.w	800d8fc <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	210a      	movs	r1, #10
 800d7ca:	2003      	movs	r0, #3
 800d7cc:	f001 fde2 	bl	800f394 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d7d0:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d7d4:	210a      	movs	r1, #10
 800d7d6:	2003      	movs	r0, #3
 800d7d8:	f001 fddc 	bl	800f394 <PostMessage>
				}
			}
			break;
 800d7dc:	e08e      	b.n	800d8fc <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASHFILE
			if(Flash_Dsp_Timer > T8S_8)
 800d7de:	4b4d      	ldr	r3, [pc, #308]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d7e0:	881b      	ldrh	r3, [r3, #0]
 800d7e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d7e6:	d912      	bls.n	800d80e <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 800d7e8:	f000 fc0c 	bl	800e004 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d7ec:	4b4a      	ldr	r3, [pc, #296]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800d7f4:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800d7f8:	210b      	movs	r1, #11
 800d7fa:	2003      	movs	r0, #3
 800d7fc:	f001 fdca 	bl	800f394 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 800d800:	4b45      	ldr	r3, [pc, #276]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d802:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d806:	2101      	movs	r1, #1
 800d808:	4618      	mov	r0, r3
 800d80a:	f7ff fdc9 	bl	800d3a0 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 800d80e:	4b42      	ldr	r3, [pc, #264]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d810:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d814:	2100      	movs	r1, #0
 800d816:	4618      	mov	r0, r3
 800d818:	f7ff fdc2 	bl	800d3a0 <Dsp_Flash_TO_File>
 800d81c:	4603      	mov	r3, r0
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d06e      	beq.n	800d900 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d822:	4b3d      	ldr	r3, [pc, #244]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d824:	2200      	movs	r2, #0
 800d826:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d82a:	2200      	movs	r2, #0
 800d82c:	210a      	movs	r1, #10
 800d82e:	2003      	movs	r0, #3
 800d830:	f001 fdb0 	bl	800f394 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d834:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d838:	210a      	movs	r1, #10
 800d83a:	2003      	movs	r0, #3
 800d83c:	f001 fdaa 	bl	800f394 <PostMessage>
			}
			break;
 800d840:	e05e      	b.n	800d900 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILEFLASH
			if(Flash_Dsp_Timer > T8S_8)
 800d842:	4b34      	ldr	r3, [pc, #208]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d844:	881b      	ldrh	r3, [r3, #0]
 800d846:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d84a:	d90b      	bls.n	800d864 <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 800d84c:	f000 f90a 	bl	800da64 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d850:	4b31      	ldr	r3, [pc, #196]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d852:	2200      	movs	r2, #0
 800d854:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800d858:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800d85c:	210b      	movs	r1, #11
 800d85e:	2003      	movs	r0, #3
 800d860:	f001 fd98 	bl	800f394 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 800d864:	4b2c      	ldr	r3, [pc, #176]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d866:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800d86a:	4618      	mov	r0, r3
 800d86c:	f7ff fdda 	bl	800d424 <Dsp_File_TO_Flash>
 800d870:	4603      	mov	r3, r0
 800d872:	2b00      	cmp	r3, #0
 800d874:	d046      	beq.n	800d904 <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 800d876:	4b27      	ldr	r3, [pc, #156]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d878:	2200      	movs	r2, #0
 800d87a:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800d87c:	4b26      	ldr	r3, [pc, #152]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d87e:	2206      	movs	r2, #6
 800d880:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d884:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d888:	210a      	movs	r1, #10
 800d88a:	2003      	movs	r0, #3
 800d88c:	f001 fd82 	bl	800f394 <PostMessage>
			}
			break;
 800d890:	e038      	b.n	800d904 <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800d892:	4b20      	ldr	r3, [pc, #128]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d894:	881b      	ldrh	r3, [r3, #0]
 800d896:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800d89a:	d307      	bcc.n	800d8ac <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 800d89c:	f000 fbb2 	bl	800e004 <Flash_RD_State_Clear>
				DspModeNameInit();
 800d8a0:	f7fc fcfc 	bl	800a29c <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d8a4:	4b1c      	ldr	r3, [pc, #112]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 800d8ac:	f7ff fee8 	bl	800d680 <Dsp_Load_Mode_Name>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d028      	beq.n	800d908 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d8b6:	4b18      	ldr	r3, [pc, #96]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 800d8be:	e023      	b.n	800d908 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800d8c0:	4b14      	ldr	r3, [pc, #80]	; (800d914 <Dsp_StoreLoadPro+0x24c>)
 800d8c2:	881b      	ldrh	r3, [r3, #0]
 800d8c4:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800d8c8:	d305      	bcc.n	800d8d6 <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 800d8ca:	f000 f8cb 	bl	800da64 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d8ce:	4b12      	ldr	r3, [pc, #72]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 800d8d6:	f7ff fee5 	bl	800d6a4 <Dsp_Store_Mode_Name>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d015      	beq.n	800d90c <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800d8e0:	4b0d      	ldr	r3, [pc, #52]	; (800d918 <Dsp_StoreLoadPro+0x250>)
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	210a      	movs	r1, #10
 800d8ec:	2003      	movs	r0, #3
 800d8ee:	f001 fd51 	bl	800f394 <PostMessage>
			}		
			break;
 800d8f2:	e00b      	b.n	800d90c <Dsp_StoreLoadPro+0x244>
		default:break;
 800d8f4:	bf00      	nop
 800d8f6:	e00a      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d8f8:	bf00      	nop
 800d8fa:	e008      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d8fc:	bf00      	nop
 800d8fe:	e006      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d900:	bf00      	nop
 800d902:	e004      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d904:	bf00      	nop
 800d906:	e002      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d908:	bf00      	nop
 800d90a:	e000      	b.n	800d90e <Dsp_StoreLoadPro+0x246>
			break;
 800d90c:	bf00      	nop
	}
}
 800d90e:	bf00      	nop
 800d910:	bd80      	pop	{r7, pc}
 800d912:	bf00      	nop
 800d914:	20002884 	.word	0x20002884
 800d918:	20002cf4 	.word	0x20002cf4
 800d91c:	20002880 	.word	0x20002880

0800d920 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 800d920:	b480      	push	{r7}
 800d922:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 800d924:	bf00      	nop
 800d926:	46bd      	mov	sp, r7
 800d928:	bc80      	pop	{r7}
 800d92a:	4770      	bx	lr

0800d92c <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b082      	sub	sp, #8
 800d930:	af00      	add	r7, sp, #0
 800d932:	4603      	mov	r3, r0
 800d934:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	4619      	mov	r1, r3
 800d93a:	2000      	movs	r0, #0
 800d93c:	f001 fbca 	bl	800f0d4 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800d940:	bf00      	nop
 800d942:	3708      	adds	r7, #8
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	4603      	mov	r3, r0
 800d950:	6039      	str	r1, [r7, #0]
 800d952:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800d954:	79fb      	ldrb	r3, [r7, #7]
 800d956:	4619      	mov	r1, r3
 800d958:	2000      	movs	r0, #0
 800d95a:	f001 fbbb 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	0c1b      	lsrs	r3, r3, #16
 800d962:	b2db      	uxtb	r3, r3
 800d964:	4619      	mov	r1, r3
 800d966:	2000      	movs	r0, #0
 800d968:	f001 fbb4 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	0a1b      	lsrs	r3, r3, #8
 800d970:	b2db      	uxtb	r3, r3
 800d972:	4619      	mov	r1, r3
 800d974:	2000      	movs	r0, #0
 800d976:	f001 fbad 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	b2db      	uxtb	r3, r3
 800d97e:	4619      	mov	r1, r3
 800d980:	2000      	movs	r0, #0
 800d982:	f001 fba7 	bl	800f0d4 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800d986:	bf00      	nop
 800d988:	3708      	adds	r7, #8
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}

0800d98e <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800d98e:	b580      	push	{r7, lr}
 800d990:	b084      	sub	sp, #16
 800d992:	af00      	add	r7, sp, #0
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	607a      	str	r2, [r7, #4]
 800d998:	461a      	mov	r2, r3
 800d99a:	4603      	mov	r3, r0
 800d99c:	73fb      	strb	r3, [r7, #15]
 800d99e:	4613      	mov	r3, r2
 800d9a0:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800d9a2:	7bfb      	ldrb	r3, [r7, #15]
 800d9a4:	4619      	mov	r1, r3
 800d9a6:	2000      	movs	r0, #0
 800d9a8:	f001 fb94 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	0c1b      	lsrs	r3, r3, #16
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	2000      	movs	r0, #0
 800d9b6:	f001 fb8d 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	0a1b      	lsrs	r3, r3, #8
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	4619      	mov	r1, r3
 800d9c2:	2000      	movs	r0, #0
 800d9c4:	f001 fb86 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	b2db      	uxtb	r3, r3
 800d9cc:	4619      	mov	r1, r3
 800d9ce:	2000      	movs	r0, #0
 800d9d0:	f001 fb80 	bl	800f0d4 <SPI_RW>
	while(length--)
 800d9d4:	e007      	b.n	800d9e6 <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	1c5a      	adds	r2, r3, #1
 800d9da:	607a      	str	r2, [r7, #4]
 800d9dc:	781b      	ldrb	r3, [r3, #0]
 800d9de:	4619      	mov	r1, r3
 800d9e0:	2000      	movs	r0, #0
 800d9e2:	f001 fb77 	bl	800f0d4 <SPI_RW>
	while(length--)
 800d9e6:	89bb      	ldrh	r3, [r7, #12]
 800d9e8:	1e5a      	subs	r2, r3, #1
 800d9ea:	81ba      	strh	r2, [r7, #12]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1f2      	bne.n	800d9d6 <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800d9f0:	bf00      	nop
 800d9f2:	3710      	adds	r7, #16
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800d9f8:	b590      	push	{r4, r7, lr}
 800d9fa:	b085      	sub	sp, #20
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	60b9      	str	r1, [r7, #8]
 800da00:	607a      	str	r2, [r7, #4]
 800da02:	461a      	mov	r2, r3
 800da04:	4603      	mov	r3, r0
 800da06:	73fb      	strb	r3, [r7, #15]
 800da08:	4613      	mov	r3, r2
 800da0a:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800da0c:	7bfb      	ldrb	r3, [r7, #15]
 800da0e:	4619      	mov	r1, r3
 800da10:	2000      	movs	r0, #0
 800da12:	f001 fb5f 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800da16:	68bb      	ldr	r3, [r7, #8]
 800da18:	0c1b      	lsrs	r3, r3, #16
 800da1a:	b2db      	uxtb	r3, r3
 800da1c:	4619      	mov	r1, r3
 800da1e:	2000      	movs	r0, #0
 800da20:	f001 fb58 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800da24:	68bb      	ldr	r3, [r7, #8]
 800da26:	0a1b      	lsrs	r3, r3, #8
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	4619      	mov	r1, r3
 800da2c:	2000      	movs	r0, #0
 800da2e:	f001 fb51 	bl	800f0d4 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	b2db      	uxtb	r3, r3
 800da36:	4619      	mov	r1, r3
 800da38:	2000      	movs	r0, #0
 800da3a:	f001 fb4b 	bl	800f0d4 <SPI_RW>
	while(length--)
 800da3e:	e008      	b.n	800da52 <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 800da40:	687c      	ldr	r4, [r7, #4]
 800da42:	1c63      	adds	r3, r4, #1
 800da44:	607b      	str	r3, [r7, #4]
 800da46:	21ff      	movs	r1, #255	; 0xff
 800da48:	2000      	movs	r0, #0
 800da4a:	f001 fb43 	bl	800f0d4 <SPI_RW>
 800da4e:	4603      	mov	r3, r0
 800da50:	7023      	strb	r3, [r4, #0]
	while(length--)
 800da52:	89bb      	ldrh	r3, [r7, #12]
 800da54:	1e5a      	subs	r2, r3, #1
 800da56:	81ba      	strh	r2, [r7, #12]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d1f1      	bne.n	800da40 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800da5c:	bf00      	nop
 800da5e:	3714      	adds	r7, #20
 800da60:	46bd      	mov	sp, r7
 800da62:	bd90      	pop	{r4, r7, pc}

0800da64 <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 800da64:	b480      	push	{r7}
 800da66:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 800da68:	4b03      	ldr	r3, [pc, #12]	; (800da78 <Flash_WR_State_Clear+0x14>)
 800da6a:	2200      	movs	r2, #0
 800da6c:	709a      	strb	r2, [r3, #2]
}
 800da6e:	bf00      	nop
 800da70:	46bd      	mov	sp, r7
 800da72:	bc80      	pop	{r7}
 800da74:	4770      	bx	lr
 800da76:	bf00      	nop
 800da78:	20002888 	.word	0x20002888

0800da7c <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b086      	sub	sp, #24
 800da80:	af00      	add	r7, sp, #0
 800da82:	4603      	mov	r3, r0
 800da84:	6039      	str	r1, [r7, #0]
 800da86:	71fb      	strb	r3, [r7, #7]
 800da88:	4613      	mov	r3, r2
 800da8a:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 800da90:	4b1e      	ldr	r3, [pc, #120]	; (800db0c <Flash_Dsp_WR+0x90>)
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d005      	beq.n	800daa4 <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 800da98:	4b1c      	ldr	r3, [pc, #112]	; (800db0c <Flash_Dsp_WR+0x90>)
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	3b01      	subs	r3, #1
 800da9e:	b2da      	uxtb	r2, r3
 800daa0:	4b1a      	ldr	r3, [pc, #104]	; (800db0c <Flash_Dsp_WR+0x90>)
 800daa2:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 800daa4:	4b19      	ldr	r3, [pc, #100]	; (800db0c <Flash_Dsp_WR+0x90>)
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <Flash_Dsp_WR+0x34>
		return FALSE;
 800daac:	2300      	movs	r3, #0
 800daae:	e2a0      	b.n	800dff2 <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 800dab0:	4b17      	ldr	r3, [pc, #92]	; (800db10 <Flash_Dsp_WR+0x94>)
 800dab2:	789b      	ldrb	r3, [r3, #2]
 800dab4:	2b01      	cmp	r3, #1
 800dab6:	d92d      	bls.n	800db14 <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 800dab8:	79fb      	ldrb	r3, [r7, #7]
 800daba:	011a      	lsls	r2, r3, #4
 800dabc:	4b14      	ldr	r3, [pc, #80]	; (800db10 <Flash_Dsp_WR+0x94>)
 800dabe:	789b      	ldrb	r3, [r3, #2]
 800dac0:	085b      	lsrs	r3, r3, #1
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	3b01      	subs	r3, #1
 800dac6:	4413      	add	r3, r2
 800dac8:	021b      	lsls	r3, r3, #8
 800daca:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 800dacc:	4b10      	ldr	r3, [pc, #64]	; (800db10 <Flash_Dsp_WR+0x94>)
 800dace:	789b      	ldrb	r3, [r3, #2]
 800dad0:	085b      	lsrs	r3, r3, #1
 800dad2:	b2db      	uxtb	r3, r3
 800dad4:	3b01      	subs	r3, #1
 800dad6:	021b      	lsls	r3, r3, #8
 800dad8:	461a      	mov	r2, r3
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	4413      	add	r3, r2
 800dade:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 800dae0:	4b0b      	ldr	r3, [pc, #44]	; (800db10 <Flash_Dsp_WR+0x94>)
 800dae2:	789b      	ldrb	r3, [r3, #2]
 800dae4:	085b      	lsrs	r3, r3, #1
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	461a      	mov	r2, r3
 800daea:	88bb      	ldrh	r3, [r7, #4]
 800daec:	33ff      	adds	r3, #255	; 0xff
 800daee:	2b00      	cmp	r3, #0
 800daf0:	da00      	bge.n	800daf4 <Flash_Dsp_WR+0x78>
 800daf2:	33ff      	adds	r3, #255	; 0xff
 800daf4:	121b      	asrs	r3, r3, #8
 800daf6:	429a      	cmp	r2, r3
 800daf8:	db03      	blt.n	800db02 <Flash_Dsp_WR+0x86>
 800dafa:	88bb      	ldrh	r3, [r7, #4]
 800dafc:	b2db      	uxtb	r3, r3
 800dafe:	b29b      	uxth	r3, r3
 800db00:	e001      	b.n	800db06 <Flash_Dsp_WR+0x8a>
 800db02:	f44f 7380 	mov.w	r3, #256	; 0x100
 800db06:	827b      	strh	r3, [r7, #18]
 800db08:	e007      	b.n	800db1a <Flash_Dsp_WR+0x9e>
 800db0a:	bf00      	nop
 800db0c:	2000288c 	.word	0x2000288c
 800db10:	20002888 	.word	0x20002888
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 800db14:	79fb      	ldrb	r3, [r7, #7]
 800db16:	031b      	lsls	r3, r3, #12
 800db18:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 800db1a:	4b01      	ldr	r3, [pc, #4]	; (800db20 <Flash_Dsp_WR+0xa4>)
 800db1c:	789b      	ldrb	r3, [r3, #2]
 800db1e:	e001      	b.n	800db24 <Flash_Dsp_WR+0xa8>
 800db20:	20002888 	.word	0x20002888
 800db24:	2bff      	cmp	r3, #255	; 0xff
 800db26:	f200 8262 	bhi.w	800dfee <Flash_Dsp_WR+0x572>
 800db2a:	a201      	add	r2, pc, #4	; (adr r2, 800db30 <Flash_Dsp_WR+0xb4>)
 800db2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db30:	0800df31 	.word	0x0800df31
 800db34:	0800df79 	.word	0x0800df79
 800db38:	0800df8f 	.word	0x0800df8f
 800db3c:	0800dfa3 	.word	0x0800dfa3
 800db40:	0800df8f 	.word	0x0800df8f
 800db44:	0800dfa3 	.word	0x0800dfa3
 800db48:	0800df8f 	.word	0x0800df8f
 800db4c:	0800dfa3 	.word	0x0800dfa3
 800db50:	0800df8f 	.word	0x0800df8f
 800db54:	0800dfa3 	.word	0x0800dfa3
 800db58:	0800df8f 	.word	0x0800df8f
 800db5c:	0800dfa3 	.word	0x0800dfa3
 800db60:	0800df8f 	.word	0x0800df8f
 800db64:	0800dfa3 	.word	0x0800dfa3
 800db68:	0800df8f 	.word	0x0800df8f
 800db6c:	0800dfa3 	.word	0x0800dfa3
 800db70:	0800df8f 	.word	0x0800df8f
 800db74:	0800dfa3 	.word	0x0800dfa3
 800db78:	0800df8f 	.word	0x0800df8f
 800db7c:	0800dfa3 	.word	0x0800dfa3
 800db80:	0800df8f 	.word	0x0800df8f
 800db84:	0800dfa3 	.word	0x0800dfa3
 800db88:	0800df8f 	.word	0x0800df8f
 800db8c:	0800dfa3 	.word	0x0800dfa3
 800db90:	0800df8f 	.word	0x0800df8f
 800db94:	0800dfa3 	.word	0x0800dfa3
 800db98:	0800df8f 	.word	0x0800df8f
 800db9c:	0800dfa3 	.word	0x0800dfa3
 800dba0:	0800df8f 	.word	0x0800df8f
 800dba4:	0800dfa3 	.word	0x0800dfa3
 800dba8:	0800df8f 	.word	0x0800df8f
 800dbac:	0800dfa3 	.word	0x0800dfa3
 800dbb0:	0800df8f 	.word	0x0800df8f
 800dbb4:	0800dfa3 	.word	0x0800dfa3
 800dbb8:	0800dfef 	.word	0x0800dfef
 800dbbc:	0800dfef 	.word	0x0800dfef
 800dbc0:	0800dfef 	.word	0x0800dfef
 800dbc4:	0800dfef 	.word	0x0800dfef
 800dbc8:	0800dfef 	.word	0x0800dfef
 800dbcc:	0800dfef 	.word	0x0800dfef
 800dbd0:	0800dfef 	.word	0x0800dfef
 800dbd4:	0800dfef 	.word	0x0800dfef
 800dbd8:	0800dfef 	.word	0x0800dfef
 800dbdc:	0800dfef 	.word	0x0800dfef
 800dbe0:	0800dfef 	.word	0x0800dfef
 800dbe4:	0800dfef 	.word	0x0800dfef
 800dbe8:	0800dfef 	.word	0x0800dfef
 800dbec:	0800dfef 	.word	0x0800dfef
 800dbf0:	0800dfef 	.word	0x0800dfef
 800dbf4:	0800dfef 	.word	0x0800dfef
 800dbf8:	0800dfef 	.word	0x0800dfef
 800dbfc:	0800dfef 	.word	0x0800dfef
 800dc00:	0800dfef 	.word	0x0800dfef
 800dc04:	0800dfef 	.word	0x0800dfef
 800dc08:	0800dfef 	.word	0x0800dfef
 800dc0c:	0800dfef 	.word	0x0800dfef
 800dc10:	0800dfef 	.word	0x0800dfef
 800dc14:	0800dfef 	.word	0x0800dfef
 800dc18:	0800dfef 	.word	0x0800dfef
 800dc1c:	0800dfef 	.word	0x0800dfef
 800dc20:	0800dfef 	.word	0x0800dfef
 800dc24:	0800dfef 	.word	0x0800dfef
 800dc28:	0800dfef 	.word	0x0800dfef
 800dc2c:	0800dfef 	.word	0x0800dfef
 800dc30:	0800dfef 	.word	0x0800dfef
 800dc34:	0800dfef 	.word	0x0800dfef
 800dc38:	0800dfef 	.word	0x0800dfef
 800dc3c:	0800dfef 	.word	0x0800dfef
 800dc40:	0800dfef 	.word	0x0800dfef
 800dc44:	0800dfef 	.word	0x0800dfef
 800dc48:	0800dfef 	.word	0x0800dfef
 800dc4c:	0800dfef 	.word	0x0800dfef
 800dc50:	0800dfef 	.word	0x0800dfef
 800dc54:	0800dfef 	.word	0x0800dfef
 800dc58:	0800dfef 	.word	0x0800dfef
 800dc5c:	0800dfef 	.word	0x0800dfef
 800dc60:	0800dfef 	.word	0x0800dfef
 800dc64:	0800dfef 	.word	0x0800dfef
 800dc68:	0800dfef 	.word	0x0800dfef
 800dc6c:	0800dfef 	.word	0x0800dfef
 800dc70:	0800dfef 	.word	0x0800dfef
 800dc74:	0800dfef 	.word	0x0800dfef
 800dc78:	0800dfef 	.word	0x0800dfef
 800dc7c:	0800dfef 	.word	0x0800dfef
 800dc80:	0800dfef 	.word	0x0800dfef
 800dc84:	0800dfef 	.word	0x0800dfef
 800dc88:	0800dfef 	.word	0x0800dfef
 800dc8c:	0800dfef 	.word	0x0800dfef
 800dc90:	0800dfef 	.word	0x0800dfef
 800dc94:	0800dfef 	.word	0x0800dfef
 800dc98:	0800dfef 	.word	0x0800dfef
 800dc9c:	0800dfef 	.word	0x0800dfef
 800dca0:	0800dfef 	.word	0x0800dfef
 800dca4:	0800dfef 	.word	0x0800dfef
 800dca8:	0800dfef 	.word	0x0800dfef
 800dcac:	0800dfef 	.word	0x0800dfef
 800dcb0:	0800dfef 	.word	0x0800dfef
 800dcb4:	0800dfef 	.word	0x0800dfef
 800dcb8:	0800dfef 	.word	0x0800dfef
 800dcbc:	0800dfef 	.word	0x0800dfef
 800dcc0:	0800dfef 	.word	0x0800dfef
 800dcc4:	0800dfef 	.word	0x0800dfef
 800dcc8:	0800dfef 	.word	0x0800dfef
 800dccc:	0800dfef 	.word	0x0800dfef
 800dcd0:	0800dfef 	.word	0x0800dfef
 800dcd4:	0800dfef 	.word	0x0800dfef
 800dcd8:	0800dfef 	.word	0x0800dfef
 800dcdc:	0800dfef 	.word	0x0800dfef
 800dce0:	0800dfef 	.word	0x0800dfef
 800dce4:	0800dfef 	.word	0x0800dfef
 800dce8:	0800dfef 	.word	0x0800dfef
 800dcec:	0800dfef 	.word	0x0800dfef
 800dcf0:	0800dfef 	.word	0x0800dfef
 800dcf4:	0800dfef 	.word	0x0800dfef
 800dcf8:	0800dfef 	.word	0x0800dfef
 800dcfc:	0800dfef 	.word	0x0800dfef
 800dd00:	0800dfef 	.word	0x0800dfef
 800dd04:	0800dfef 	.word	0x0800dfef
 800dd08:	0800dfef 	.word	0x0800dfef
 800dd0c:	0800dfef 	.word	0x0800dfef
 800dd10:	0800dfef 	.word	0x0800dfef
 800dd14:	0800dfef 	.word	0x0800dfef
 800dd18:	0800dfef 	.word	0x0800dfef
 800dd1c:	0800dfef 	.word	0x0800dfef
 800dd20:	0800dfef 	.word	0x0800dfef
 800dd24:	0800dfef 	.word	0x0800dfef
 800dd28:	0800dfef 	.word	0x0800dfef
 800dd2c:	0800dfef 	.word	0x0800dfef
 800dd30:	0800dfef 	.word	0x0800dfef
 800dd34:	0800dfef 	.word	0x0800dfef
 800dd38:	0800dfef 	.word	0x0800dfef
 800dd3c:	0800dfef 	.word	0x0800dfef
 800dd40:	0800dfef 	.word	0x0800dfef
 800dd44:	0800dfef 	.word	0x0800dfef
 800dd48:	0800dfef 	.word	0x0800dfef
 800dd4c:	0800dfef 	.word	0x0800dfef
 800dd50:	0800dfef 	.word	0x0800dfef
 800dd54:	0800dfef 	.word	0x0800dfef
 800dd58:	0800dfef 	.word	0x0800dfef
 800dd5c:	0800dfef 	.word	0x0800dfef
 800dd60:	0800dfef 	.word	0x0800dfef
 800dd64:	0800dfef 	.word	0x0800dfef
 800dd68:	0800dfef 	.word	0x0800dfef
 800dd6c:	0800dfef 	.word	0x0800dfef
 800dd70:	0800dfef 	.word	0x0800dfef
 800dd74:	0800dfef 	.word	0x0800dfef
 800dd78:	0800dfef 	.word	0x0800dfef
 800dd7c:	0800dfef 	.word	0x0800dfef
 800dd80:	0800dfef 	.word	0x0800dfef
 800dd84:	0800dfef 	.word	0x0800dfef
 800dd88:	0800dfef 	.word	0x0800dfef
 800dd8c:	0800dfef 	.word	0x0800dfef
 800dd90:	0800dfef 	.word	0x0800dfef
 800dd94:	0800dfef 	.word	0x0800dfef
 800dd98:	0800dfef 	.word	0x0800dfef
 800dd9c:	0800dfef 	.word	0x0800dfef
 800dda0:	0800dfef 	.word	0x0800dfef
 800dda4:	0800dfef 	.word	0x0800dfef
 800dda8:	0800dfef 	.word	0x0800dfef
 800ddac:	0800dfef 	.word	0x0800dfef
 800ddb0:	0800dfef 	.word	0x0800dfef
 800ddb4:	0800dfef 	.word	0x0800dfef
 800ddb8:	0800dfef 	.word	0x0800dfef
 800ddbc:	0800dfef 	.word	0x0800dfef
 800ddc0:	0800dfef 	.word	0x0800dfef
 800ddc4:	0800dfef 	.word	0x0800dfef
 800ddc8:	0800dfef 	.word	0x0800dfef
 800ddcc:	0800dfef 	.word	0x0800dfef
 800ddd0:	0800dfef 	.word	0x0800dfef
 800ddd4:	0800dfef 	.word	0x0800dfef
 800ddd8:	0800dfef 	.word	0x0800dfef
 800dddc:	0800dfef 	.word	0x0800dfef
 800dde0:	0800dfef 	.word	0x0800dfef
 800dde4:	0800dfef 	.word	0x0800dfef
 800dde8:	0800dfef 	.word	0x0800dfef
 800ddec:	0800dfef 	.word	0x0800dfef
 800ddf0:	0800dfef 	.word	0x0800dfef
 800ddf4:	0800dfef 	.word	0x0800dfef
 800ddf8:	0800dfef 	.word	0x0800dfef
 800ddfc:	0800dfef 	.word	0x0800dfef
 800de00:	0800dfef 	.word	0x0800dfef
 800de04:	0800dfef 	.word	0x0800dfef
 800de08:	0800dfef 	.word	0x0800dfef
 800de0c:	0800dfef 	.word	0x0800dfef
 800de10:	0800dfef 	.word	0x0800dfef
 800de14:	0800dfef 	.word	0x0800dfef
 800de18:	0800dfef 	.word	0x0800dfef
 800de1c:	0800dfef 	.word	0x0800dfef
 800de20:	0800dfef 	.word	0x0800dfef
 800de24:	0800dfef 	.word	0x0800dfef
 800de28:	0800dfef 	.word	0x0800dfef
 800de2c:	0800dfef 	.word	0x0800dfef
 800de30:	0800dfef 	.word	0x0800dfef
 800de34:	0800dfef 	.word	0x0800dfef
 800de38:	0800dfef 	.word	0x0800dfef
 800de3c:	0800dfef 	.word	0x0800dfef
 800de40:	0800dfef 	.word	0x0800dfef
 800de44:	0800dfef 	.word	0x0800dfef
 800de48:	0800dfef 	.word	0x0800dfef
 800de4c:	0800dfef 	.word	0x0800dfef
 800de50:	0800dfef 	.word	0x0800dfef
 800de54:	0800dfef 	.word	0x0800dfef
 800de58:	0800dfef 	.word	0x0800dfef
 800de5c:	0800dfef 	.word	0x0800dfef
 800de60:	0800dfef 	.word	0x0800dfef
 800de64:	0800dfef 	.word	0x0800dfef
 800de68:	0800dfef 	.word	0x0800dfef
 800de6c:	0800dfef 	.word	0x0800dfef
 800de70:	0800dfef 	.word	0x0800dfef
 800de74:	0800dfef 	.word	0x0800dfef
 800de78:	0800dfef 	.word	0x0800dfef
 800de7c:	0800dfef 	.word	0x0800dfef
 800de80:	0800dfef 	.word	0x0800dfef
 800de84:	0800dfef 	.word	0x0800dfef
 800de88:	0800dfef 	.word	0x0800dfef
 800de8c:	0800dfef 	.word	0x0800dfef
 800de90:	0800dfef 	.word	0x0800dfef
 800de94:	0800dfef 	.word	0x0800dfef
 800de98:	0800dfef 	.word	0x0800dfef
 800de9c:	0800dfef 	.word	0x0800dfef
 800dea0:	0800dfef 	.word	0x0800dfef
 800dea4:	0800dfef 	.word	0x0800dfef
 800dea8:	0800dfef 	.word	0x0800dfef
 800deac:	0800dfef 	.word	0x0800dfef
 800deb0:	0800dfef 	.word	0x0800dfef
 800deb4:	0800dfef 	.word	0x0800dfef
 800deb8:	0800dfef 	.word	0x0800dfef
 800debc:	0800dfef 	.word	0x0800dfef
 800dec0:	0800dfef 	.word	0x0800dfef
 800dec4:	0800dfef 	.word	0x0800dfef
 800dec8:	0800dfef 	.word	0x0800dfef
 800decc:	0800dfef 	.word	0x0800dfef
 800ded0:	0800dfef 	.word	0x0800dfef
 800ded4:	0800dfef 	.word	0x0800dfef
 800ded8:	0800dfef 	.word	0x0800dfef
 800dedc:	0800dfef 	.word	0x0800dfef
 800dee0:	0800dfef 	.word	0x0800dfef
 800dee4:	0800dfef 	.word	0x0800dfef
 800dee8:	0800dfef 	.word	0x0800dfef
 800deec:	0800dfef 	.word	0x0800dfef
 800def0:	0800dfef 	.word	0x0800dfef
 800def4:	0800dfef 	.word	0x0800dfef
 800def8:	0800dfef 	.word	0x0800dfef
 800defc:	0800dfef 	.word	0x0800dfef
 800df00:	0800dfef 	.word	0x0800dfef
 800df04:	0800dfef 	.word	0x0800dfef
 800df08:	0800dfef 	.word	0x0800dfef
 800df0c:	0800dfef 	.word	0x0800dfef
 800df10:	0800dfef 	.word	0x0800dfef
 800df14:	0800dfef 	.word	0x0800dfef
 800df18:	0800dfef 	.word	0x0800dfef
 800df1c:	0800dfef 	.word	0x0800dfef
 800df20:	0800dfef 	.word	0x0800dfef
 800df24:	0800dfef 	.word	0x0800dfef
 800df28:	0800dfef 	.word	0x0800dfef
 800df2c:	0800dfe5 	.word	0x0800dfe5
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800df30:	683b      	ldr	r3, [r7, #0]
 800df32:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	2200      	movs	r2, #0
 800df38:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 800df3a:	697b      	ldr	r3, [r7, #20]
 800df3c:	3304      	adds	r3, #4
 800df3e:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800df40:	2300      	movs	r3, #0
 800df42:	823b      	strh	r3, [r7, #16]
 800df44:	e00c      	b.n	800df60 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	697a      	ldr	r2, [r7, #20]
 800df4c:	7812      	ldrb	r2, [r2, #0]
 800df4e:	441a      	add	r2, r3
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	601a      	str	r2, [r3, #0]
					u8data++;
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	3301      	adds	r3, #1
 800df58:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800df5a:	8a3b      	ldrh	r3, [r7, #16]
 800df5c:	3301      	adds	r3, #1
 800df5e:	823b      	strh	r3, [r7, #16]
 800df60:	8a3a      	ldrh	r2, [r7, #16]
 800df62:	88bb      	ldrh	r3, [r7, #4]
 800df64:	3b04      	subs	r3, #4
 800df66:	429a      	cmp	r2, r3
 800df68:	dbed      	blt.n	800df46 <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 800df6a:	2006      	movs	r0, #6
 800df6c:	f7ff fcde 	bl	800d92c <Eprom_WR_Order>
				WR_STATE = 1;
 800df70:	4b22      	ldr	r3, [pc, #136]	; (800dffc <Flash_Dsp_WR+0x580>)
 800df72:	2201      	movs	r2, #1
 800df74:	709a      	strb	r2, [r3, #2]
			}
			break;
 800df76:	e03b      	b.n	800dff0 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 800df78:	68f9      	ldr	r1, [r7, #12]
 800df7a:	2020      	movs	r0, #32
 800df7c:	f7ff fce4 	bl	800d948 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 800df80:	4b1f      	ldr	r3, [pc, #124]	; (800e000 <Flash_Dsp_WR+0x584>)
 800df82:	2219      	movs	r2, #25
 800df84:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 800df86:	4b1d      	ldr	r3, [pc, #116]	; (800dffc <Flash_Dsp_WR+0x580>)
 800df88:	2202      	movs	r2, #2
 800df8a:	709a      	strb	r2, [r3, #2]
			break;
 800df8c:	e030      	b.n	800dff0 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 800df8e:	2006      	movs	r0, #6
 800df90:	f7ff fccc 	bl	800d92c <Eprom_WR_Order>
			WR_STATE++;
 800df94:	4b19      	ldr	r3, [pc, #100]	; (800dffc <Flash_Dsp_WR+0x580>)
 800df96:	789b      	ldrb	r3, [r3, #2]
 800df98:	3301      	adds	r3, #1
 800df9a:	b2da      	uxtb	r2, r3
 800df9c:	4b17      	ldr	r3, [pc, #92]	; (800dffc <Flash_Dsp_WR+0x580>)
 800df9e:	709a      	strb	r2, [r3, #2]
			break;
 800dfa0:	e026      	b.n	800dff0 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 800dfa2:	8a7b      	ldrh	r3, [r7, #18]
 800dfa4:	697a      	ldr	r2, [r7, #20]
 800dfa6:	68f9      	ldr	r1, [r7, #12]
 800dfa8:	2002      	movs	r0, #2
 800dfaa:	f7ff fcf0 	bl	800d98e <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 800dfae:	4b13      	ldr	r3, [pc, #76]	; (800dffc <Flash_Dsp_WR+0x580>)
 800dfb0:	789b      	ldrb	r3, [r3, #2]
 800dfb2:	085b      	lsrs	r3, r3, #1
 800dfb4:	b2db      	uxtb	r3, r3
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	88bb      	ldrh	r3, [r7, #4]
 800dfba:	33ff      	adds	r3, #255	; 0xff
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	da00      	bge.n	800dfc2 <Flash_Dsp_WR+0x546>
 800dfc0:	33ff      	adds	r3, #255	; 0xff
 800dfc2:	121b      	asrs	r3, r3, #8
 800dfc4:	429a      	cmp	r2, r3
 800dfc6:	d103      	bne.n	800dfd0 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 800dfc8:	4b0c      	ldr	r3, [pc, #48]	; (800dffc <Flash_Dsp_WR+0x580>)
 800dfca:	22ff      	movs	r2, #255	; 0xff
 800dfcc:	709a      	strb	r2, [r3, #2]
 800dfce:	e005      	b.n	800dfdc <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 800dfd0:	4b0a      	ldr	r3, [pc, #40]	; (800dffc <Flash_Dsp_WR+0x580>)
 800dfd2:	789b      	ldrb	r3, [r3, #2]
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	b2da      	uxtb	r2, r3
 800dfd8:	4b08      	ldr	r3, [pc, #32]	; (800dffc <Flash_Dsp_WR+0x580>)
 800dfda:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 800dfdc:	4b08      	ldr	r3, [pc, #32]	; (800e000 <Flash_Dsp_WR+0x584>)
 800dfde:	2206      	movs	r2, #6
 800dfe0:	701a      	strb	r2, [r3, #0]
			break;
 800dfe2:	e005      	b.n	800dff0 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 800dfe4:	4b05      	ldr	r3, [pc, #20]	; (800dffc <Flash_Dsp_WR+0x580>)
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	709a      	strb	r2, [r3, #2]
			return TRUE;
 800dfea:	2301      	movs	r3, #1
 800dfec:	e001      	b.n	800dff2 <Flash_Dsp_WR+0x576>
		default:break;
 800dfee:	bf00      	nop
	}
	return FALSE;
 800dff0:	2300      	movs	r3, #0
}
 800dff2:	4618      	mov	r0, r3
 800dff4:	3718      	adds	r7, #24
 800dff6:	46bd      	mov	sp, r7
 800dff8:	bd80      	pop	{r7, pc}
 800dffa:	bf00      	nop
 800dffc:	20002888 	.word	0x20002888
 800e000:	2000288c 	.word	0x2000288c

0800e004 <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 800e004:	b480      	push	{r7}
 800e006:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 800e008:	4b03      	ldr	r3, [pc, #12]	; (800e018 <Flash_RD_State_Clear+0x14>)
 800e00a:	2200      	movs	r2, #0
 800e00c:	705a      	strb	r2, [r3, #1]
}
 800e00e:	bf00      	nop
 800e010:	46bd      	mov	sp, r7
 800e012:	bc80      	pop	{r7}
 800e014:	4770      	bx	lr
 800e016:	bf00      	nop
 800e018:	20002888 	.word	0x20002888

0800e01c <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b088      	sub	sp, #32
 800e020:	af00      	add	r7, sp, #0
 800e022:	4603      	mov	r3, r0
 800e024:	6039      	str	r1, [r7, #0]
 800e026:	71fb      	strb	r3, [r7, #7]
 800e028:	4613      	mov	r3, r2
 800e02a:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 800e030:	79fb      	ldrb	r3, [r7, #7]
 800e032:	011b      	lsls	r3, r3, #4
 800e034:	4a12      	ldr	r2, [pc, #72]	; (800e080 <Flash_Dsp_RD+0x64>)
 800e036:	7852      	ldrb	r2, [r2, #1]
 800e038:	0852      	lsrs	r2, r2, #1
 800e03a:	b2d2      	uxtb	r2, r2
 800e03c:	4413      	add	r3, r2
 800e03e:	021b      	lsls	r3, r3, #8
 800e040:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 800e042:	4b0f      	ldr	r3, [pc, #60]	; (800e080 <Flash_Dsp_RD+0x64>)
 800e044:	785b      	ldrb	r3, [r3, #1]
 800e046:	2bff      	cmp	r3, #255	; 0xff
 800e048:	d008      	beq.n	800e05c <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 800e04a:	4b0d      	ldr	r3, [pc, #52]	; (800e080 <Flash_Dsp_RD+0x64>)
 800e04c:	785b      	ldrb	r3, [r3, #1]
 800e04e:	085b      	lsrs	r3, r3, #1
 800e050:	b2db      	uxtb	r3, r3
 800e052:	021b      	lsls	r3, r3, #8
 800e054:	461a      	mov	r2, r3
 800e056:	69fb      	ldr	r3, [r7, #28]
 800e058:	4413      	add	r3, r2
 800e05a:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 800e05c:	4b08      	ldr	r3, [pc, #32]	; (800e080 <Flash_Dsp_RD+0x64>)
 800e05e:	785b      	ldrb	r3, [r3, #1]
 800e060:	085b      	lsrs	r3, r3, #1
 800e062:	b2db      	uxtb	r3, r3
 800e064:	1c5a      	adds	r2, r3, #1
 800e066:	88bb      	ldrh	r3, [r7, #4]
 800e068:	33ff      	adds	r3, #255	; 0xff
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	da00      	bge.n	800e070 <Flash_Dsp_RD+0x54>
 800e06e:	33ff      	adds	r3, #255	; 0xff
 800e070:	121b      	asrs	r3, r3, #8
 800e072:	429a      	cmp	r2, r3
 800e074:	db06      	blt.n	800e084 <Flash_Dsp_RD+0x68>
 800e076:	88bb      	ldrh	r3, [r7, #4]
 800e078:	b2db      	uxtb	r3, r3
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	e004      	b.n	800e088 <Flash_Dsp_RD+0x6c>
 800e07e:	bf00      	nop
 800e080:	20002888 	.word	0x20002888
 800e084:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e088:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 800e08a:	4b01      	ldr	r3, [pc, #4]	; (800e090 <Flash_Dsp_RD+0x74>)
 800e08c:	785b      	ldrb	r3, [r3, #1]
 800e08e:	e001      	b.n	800e094 <Flash_Dsp_RD+0x78>
 800e090:	20002888 	.word	0x20002888
 800e094:	2bff      	cmp	r3, #255	; 0xff
 800e096:	f200 8252 	bhi.w	800e53e <Flash_Dsp_RD+0x522>
 800e09a:	a201      	add	r2, pc, #4	; (adr r2, 800e0a0 <Flash_Dsp_RD+0x84>)
 800e09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a0:	0800e4a1 	.word	0x0800e4a1
 800e0a4:	0800e4b5 	.word	0x0800e4b5
 800e0a8:	0800e4a1 	.word	0x0800e4a1
 800e0ac:	0800e4b5 	.word	0x0800e4b5
 800e0b0:	0800e4a1 	.word	0x0800e4a1
 800e0b4:	0800e4b5 	.word	0x0800e4b5
 800e0b8:	0800e4a1 	.word	0x0800e4a1
 800e0bc:	0800e4b5 	.word	0x0800e4b5
 800e0c0:	0800e4a1 	.word	0x0800e4a1
 800e0c4:	0800e4b5 	.word	0x0800e4b5
 800e0c8:	0800e4a1 	.word	0x0800e4a1
 800e0cc:	0800e4b5 	.word	0x0800e4b5
 800e0d0:	0800e4a1 	.word	0x0800e4a1
 800e0d4:	0800e4b5 	.word	0x0800e4b5
 800e0d8:	0800e4a1 	.word	0x0800e4a1
 800e0dc:	0800e4b5 	.word	0x0800e4b5
 800e0e0:	0800e4a1 	.word	0x0800e4a1
 800e0e4:	0800e4b5 	.word	0x0800e4b5
 800e0e8:	0800e4a1 	.word	0x0800e4a1
 800e0ec:	0800e4b5 	.word	0x0800e4b5
 800e0f0:	0800e4a1 	.word	0x0800e4a1
 800e0f4:	0800e4b5 	.word	0x0800e4b5
 800e0f8:	0800e4a1 	.word	0x0800e4a1
 800e0fc:	0800e4b5 	.word	0x0800e4b5
 800e100:	0800e4a1 	.word	0x0800e4a1
 800e104:	0800e4b5 	.word	0x0800e4b5
 800e108:	0800e4a1 	.word	0x0800e4a1
 800e10c:	0800e4b5 	.word	0x0800e4b5
 800e110:	0800e4a1 	.word	0x0800e4a1
 800e114:	0800e4b5 	.word	0x0800e4b5
 800e118:	0800e4a1 	.word	0x0800e4a1
 800e11c:	0800e4b5 	.word	0x0800e4b5
 800e120:	0800e53f 	.word	0x0800e53f
 800e124:	0800e53f 	.word	0x0800e53f
 800e128:	0800e53f 	.word	0x0800e53f
 800e12c:	0800e53f 	.word	0x0800e53f
 800e130:	0800e53f 	.word	0x0800e53f
 800e134:	0800e53f 	.word	0x0800e53f
 800e138:	0800e53f 	.word	0x0800e53f
 800e13c:	0800e53f 	.word	0x0800e53f
 800e140:	0800e53f 	.word	0x0800e53f
 800e144:	0800e53f 	.word	0x0800e53f
 800e148:	0800e53f 	.word	0x0800e53f
 800e14c:	0800e53f 	.word	0x0800e53f
 800e150:	0800e53f 	.word	0x0800e53f
 800e154:	0800e53f 	.word	0x0800e53f
 800e158:	0800e53f 	.word	0x0800e53f
 800e15c:	0800e53f 	.word	0x0800e53f
 800e160:	0800e53f 	.word	0x0800e53f
 800e164:	0800e53f 	.word	0x0800e53f
 800e168:	0800e53f 	.word	0x0800e53f
 800e16c:	0800e53f 	.word	0x0800e53f
 800e170:	0800e53f 	.word	0x0800e53f
 800e174:	0800e53f 	.word	0x0800e53f
 800e178:	0800e53f 	.word	0x0800e53f
 800e17c:	0800e53f 	.word	0x0800e53f
 800e180:	0800e53f 	.word	0x0800e53f
 800e184:	0800e53f 	.word	0x0800e53f
 800e188:	0800e53f 	.word	0x0800e53f
 800e18c:	0800e53f 	.word	0x0800e53f
 800e190:	0800e53f 	.word	0x0800e53f
 800e194:	0800e53f 	.word	0x0800e53f
 800e198:	0800e53f 	.word	0x0800e53f
 800e19c:	0800e53f 	.word	0x0800e53f
 800e1a0:	0800e53f 	.word	0x0800e53f
 800e1a4:	0800e53f 	.word	0x0800e53f
 800e1a8:	0800e53f 	.word	0x0800e53f
 800e1ac:	0800e53f 	.word	0x0800e53f
 800e1b0:	0800e53f 	.word	0x0800e53f
 800e1b4:	0800e53f 	.word	0x0800e53f
 800e1b8:	0800e53f 	.word	0x0800e53f
 800e1bc:	0800e53f 	.word	0x0800e53f
 800e1c0:	0800e53f 	.word	0x0800e53f
 800e1c4:	0800e53f 	.word	0x0800e53f
 800e1c8:	0800e53f 	.word	0x0800e53f
 800e1cc:	0800e53f 	.word	0x0800e53f
 800e1d0:	0800e53f 	.word	0x0800e53f
 800e1d4:	0800e53f 	.word	0x0800e53f
 800e1d8:	0800e53f 	.word	0x0800e53f
 800e1dc:	0800e53f 	.word	0x0800e53f
 800e1e0:	0800e53f 	.word	0x0800e53f
 800e1e4:	0800e53f 	.word	0x0800e53f
 800e1e8:	0800e53f 	.word	0x0800e53f
 800e1ec:	0800e53f 	.word	0x0800e53f
 800e1f0:	0800e53f 	.word	0x0800e53f
 800e1f4:	0800e53f 	.word	0x0800e53f
 800e1f8:	0800e53f 	.word	0x0800e53f
 800e1fc:	0800e53f 	.word	0x0800e53f
 800e200:	0800e53f 	.word	0x0800e53f
 800e204:	0800e53f 	.word	0x0800e53f
 800e208:	0800e53f 	.word	0x0800e53f
 800e20c:	0800e53f 	.word	0x0800e53f
 800e210:	0800e53f 	.word	0x0800e53f
 800e214:	0800e53f 	.word	0x0800e53f
 800e218:	0800e53f 	.word	0x0800e53f
 800e21c:	0800e53f 	.word	0x0800e53f
 800e220:	0800e53f 	.word	0x0800e53f
 800e224:	0800e53f 	.word	0x0800e53f
 800e228:	0800e53f 	.word	0x0800e53f
 800e22c:	0800e53f 	.word	0x0800e53f
 800e230:	0800e53f 	.word	0x0800e53f
 800e234:	0800e53f 	.word	0x0800e53f
 800e238:	0800e53f 	.word	0x0800e53f
 800e23c:	0800e53f 	.word	0x0800e53f
 800e240:	0800e53f 	.word	0x0800e53f
 800e244:	0800e53f 	.word	0x0800e53f
 800e248:	0800e53f 	.word	0x0800e53f
 800e24c:	0800e53f 	.word	0x0800e53f
 800e250:	0800e53f 	.word	0x0800e53f
 800e254:	0800e53f 	.word	0x0800e53f
 800e258:	0800e53f 	.word	0x0800e53f
 800e25c:	0800e53f 	.word	0x0800e53f
 800e260:	0800e53f 	.word	0x0800e53f
 800e264:	0800e53f 	.word	0x0800e53f
 800e268:	0800e53f 	.word	0x0800e53f
 800e26c:	0800e53f 	.word	0x0800e53f
 800e270:	0800e53f 	.word	0x0800e53f
 800e274:	0800e53f 	.word	0x0800e53f
 800e278:	0800e53f 	.word	0x0800e53f
 800e27c:	0800e53f 	.word	0x0800e53f
 800e280:	0800e53f 	.word	0x0800e53f
 800e284:	0800e53f 	.word	0x0800e53f
 800e288:	0800e53f 	.word	0x0800e53f
 800e28c:	0800e53f 	.word	0x0800e53f
 800e290:	0800e53f 	.word	0x0800e53f
 800e294:	0800e53f 	.word	0x0800e53f
 800e298:	0800e53f 	.word	0x0800e53f
 800e29c:	0800e53f 	.word	0x0800e53f
 800e2a0:	0800e53f 	.word	0x0800e53f
 800e2a4:	0800e53f 	.word	0x0800e53f
 800e2a8:	0800e53f 	.word	0x0800e53f
 800e2ac:	0800e53f 	.word	0x0800e53f
 800e2b0:	0800e53f 	.word	0x0800e53f
 800e2b4:	0800e53f 	.word	0x0800e53f
 800e2b8:	0800e53f 	.word	0x0800e53f
 800e2bc:	0800e53f 	.word	0x0800e53f
 800e2c0:	0800e53f 	.word	0x0800e53f
 800e2c4:	0800e53f 	.word	0x0800e53f
 800e2c8:	0800e53f 	.word	0x0800e53f
 800e2cc:	0800e53f 	.word	0x0800e53f
 800e2d0:	0800e53f 	.word	0x0800e53f
 800e2d4:	0800e53f 	.word	0x0800e53f
 800e2d8:	0800e53f 	.word	0x0800e53f
 800e2dc:	0800e53f 	.word	0x0800e53f
 800e2e0:	0800e53f 	.word	0x0800e53f
 800e2e4:	0800e53f 	.word	0x0800e53f
 800e2e8:	0800e53f 	.word	0x0800e53f
 800e2ec:	0800e53f 	.word	0x0800e53f
 800e2f0:	0800e53f 	.word	0x0800e53f
 800e2f4:	0800e53f 	.word	0x0800e53f
 800e2f8:	0800e53f 	.word	0x0800e53f
 800e2fc:	0800e53f 	.word	0x0800e53f
 800e300:	0800e53f 	.word	0x0800e53f
 800e304:	0800e53f 	.word	0x0800e53f
 800e308:	0800e53f 	.word	0x0800e53f
 800e30c:	0800e53f 	.word	0x0800e53f
 800e310:	0800e53f 	.word	0x0800e53f
 800e314:	0800e53f 	.word	0x0800e53f
 800e318:	0800e53f 	.word	0x0800e53f
 800e31c:	0800e53f 	.word	0x0800e53f
 800e320:	0800e53f 	.word	0x0800e53f
 800e324:	0800e53f 	.word	0x0800e53f
 800e328:	0800e53f 	.word	0x0800e53f
 800e32c:	0800e53f 	.word	0x0800e53f
 800e330:	0800e53f 	.word	0x0800e53f
 800e334:	0800e53f 	.word	0x0800e53f
 800e338:	0800e53f 	.word	0x0800e53f
 800e33c:	0800e53f 	.word	0x0800e53f
 800e340:	0800e53f 	.word	0x0800e53f
 800e344:	0800e53f 	.word	0x0800e53f
 800e348:	0800e53f 	.word	0x0800e53f
 800e34c:	0800e53f 	.word	0x0800e53f
 800e350:	0800e53f 	.word	0x0800e53f
 800e354:	0800e53f 	.word	0x0800e53f
 800e358:	0800e53f 	.word	0x0800e53f
 800e35c:	0800e53f 	.word	0x0800e53f
 800e360:	0800e53f 	.word	0x0800e53f
 800e364:	0800e53f 	.word	0x0800e53f
 800e368:	0800e53f 	.word	0x0800e53f
 800e36c:	0800e53f 	.word	0x0800e53f
 800e370:	0800e53f 	.word	0x0800e53f
 800e374:	0800e53f 	.word	0x0800e53f
 800e378:	0800e53f 	.word	0x0800e53f
 800e37c:	0800e53f 	.word	0x0800e53f
 800e380:	0800e53f 	.word	0x0800e53f
 800e384:	0800e53f 	.word	0x0800e53f
 800e388:	0800e53f 	.word	0x0800e53f
 800e38c:	0800e53f 	.word	0x0800e53f
 800e390:	0800e53f 	.word	0x0800e53f
 800e394:	0800e53f 	.word	0x0800e53f
 800e398:	0800e53f 	.word	0x0800e53f
 800e39c:	0800e53f 	.word	0x0800e53f
 800e3a0:	0800e53f 	.word	0x0800e53f
 800e3a4:	0800e53f 	.word	0x0800e53f
 800e3a8:	0800e53f 	.word	0x0800e53f
 800e3ac:	0800e53f 	.word	0x0800e53f
 800e3b0:	0800e53f 	.word	0x0800e53f
 800e3b4:	0800e53f 	.word	0x0800e53f
 800e3b8:	0800e53f 	.word	0x0800e53f
 800e3bc:	0800e53f 	.word	0x0800e53f
 800e3c0:	0800e53f 	.word	0x0800e53f
 800e3c4:	0800e53f 	.word	0x0800e53f
 800e3c8:	0800e53f 	.word	0x0800e53f
 800e3cc:	0800e53f 	.word	0x0800e53f
 800e3d0:	0800e53f 	.word	0x0800e53f
 800e3d4:	0800e53f 	.word	0x0800e53f
 800e3d8:	0800e53f 	.word	0x0800e53f
 800e3dc:	0800e53f 	.word	0x0800e53f
 800e3e0:	0800e53f 	.word	0x0800e53f
 800e3e4:	0800e53f 	.word	0x0800e53f
 800e3e8:	0800e53f 	.word	0x0800e53f
 800e3ec:	0800e53f 	.word	0x0800e53f
 800e3f0:	0800e53f 	.word	0x0800e53f
 800e3f4:	0800e53f 	.word	0x0800e53f
 800e3f8:	0800e53f 	.word	0x0800e53f
 800e3fc:	0800e53f 	.word	0x0800e53f
 800e400:	0800e53f 	.word	0x0800e53f
 800e404:	0800e53f 	.word	0x0800e53f
 800e408:	0800e53f 	.word	0x0800e53f
 800e40c:	0800e53f 	.word	0x0800e53f
 800e410:	0800e53f 	.word	0x0800e53f
 800e414:	0800e53f 	.word	0x0800e53f
 800e418:	0800e53f 	.word	0x0800e53f
 800e41c:	0800e53f 	.word	0x0800e53f
 800e420:	0800e53f 	.word	0x0800e53f
 800e424:	0800e53f 	.word	0x0800e53f
 800e428:	0800e53f 	.word	0x0800e53f
 800e42c:	0800e53f 	.word	0x0800e53f
 800e430:	0800e53f 	.word	0x0800e53f
 800e434:	0800e53f 	.word	0x0800e53f
 800e438:	0800e53f 	.word	0x0800e53f
 800e43c:	0800e53f 	.word	0x0800e53f
 800e440:	0800e53f 	.word	0x0800e53f
 800e444:	0800e53f 	.word	0x0800e53f
 800e448:	0800e53f 	.word	0x0800e53f
 800e44c:	0800e53f 	.word	0x0800e53f
 800e450:	0800e53f 	.word	0x0800e53f
 800e454:	0800e53f 	.word	0x0800e53f
 800e458:	0800e53f 	.word	0x0800e53f
 800e45c:	0800e53f 	.word	0x0800e53f
 800e460:	0800e53f 	.word	0x0800e53f
 800e464:	0800e53f 	.word	0x0800e53f
 800e468:	0800e53f 	.word	0x0800e53f
 800e46c:	0800e53f 	.word	0x0800e53f
 800e470:	0800e53f 	.word	0x0800e53f
 800e474:	0800e53f 	.word	0x0800e53f
 800e478:	0800e53f 	.word	0x0800e53f
 800e47c:	0800e53f 	.word	0x0800e53f
 800e480:	0800e53f 	.word	0x0800e53f
 800e484:	0800e53f 	.word	0x0800e53f
 800e488:	0800e53f 	.word	0x0800e53f
 800e48c:	0800e53f 	.word	0x0800e53f
 800e490:	0800e53f 	.word	0x0800e53f
 800e494:	0800e53f 	.word	0x0800e53f
 800e498:	0800e53f 	.word	0x0800e53f
 800e49c:	0800e4f1 	.word	0x0800e4f1
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 800e4a0:	2006      	movs	r0, #6
 800e4a2:	f7ff fa43 	bl	800d92c <Eprom_WR_Order>
			RD_STATE++;
 800e4a6:	4b29      	ldr	r3, [pc, #164]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4a8:	785b      	ldrb	r3, [r3, #1]
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	b2da      	uxtb	r2, r3
 800e4ae:	4b27      	ldr	r3, [pc, #156]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4b0:	705a      	strb	r2, [r3, #1]
			break;
 800e4b2:	e045      	b.n	800e540 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 800e4b4:	89fb      	ldrh	r3, [r7, #14]
 800e4b6:	69fa      	ldr	r2, [r7, #28]
 800e4b8:	6939      	ldr	r1, [r7, #16]
 800e4ba:	2003      	movs	r0, #3
 800e4bc:	f7ff fa9c 	bl	800d9f8 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 800e4c0:	4b22      	ldr	r3, [pc, #136]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4c2:	785b      	ldrb	r3, [r3, #1]
 800e4c4:	085b      	lsrs	r3, r3, #1
 800e4c6:	b2db      	uxtb	r3, r3
 800e4c8:	1c5a      	adds	r2, r3, #1
 800e4ca:	88bb      	ldrh	r3, [r7, #4]
 800e4cc:	33ff      	adds	r3, #255	; 0xff
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	da00      	bge.n	800e4d4 <Flash_Dsp_RD+0x4b8>
 800e4d2:	33ff      	adds	r3, #255	; 0xff
 800e4d4:	121b      	asrs	r3, r3, #8
 800e4d6:	429a      	cmp	r2, r3
 800e4d8:	d103      	bne.n	800e4e2 <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 800e4da:	4b1c      	ldr	r3, [pc, #112]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4dc:	22ff      	movs	r2, #255	; 0xff
 800e4de:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 800e4e0:	e02e      	b.n	800e540 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 800e4e2:	4b1a      	ldr	r3, [pc, #104]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4e4:	785b      	ldrb	r3, [r3, #1]
 800e4e6:	3301      	adds	r3, #1
 800e4e8:	b2da      	uxtb	r2, r3
 800e4ea:	4b18      	ldr	r3, [pc, #96]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e4ec:	705a      	strb	r2, [r3, #1]
			break;
 800e4ee:	e027      	b.n	800e540 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 800e4f8:	69fb      	ldr	r3, [r7, #28]
 800e4fa:	3304      	adds	r3, #4
 800e4fc:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800e4fe:	2300      	movs	r3, #0
 800e500:	837b      	strh	r3, [r7, #26]
 800e502:	e00b      	b.n	800e51c <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 800e504:	69fb      	ldr	r3, [r7, #28]
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	461a      	mov	r2, r3
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	4413      	add	r3, r2
 800e50e:	617b      	str	r3, [r7, #20]
					u8data ++;
 800e510:	69fb      	ldr	r3, [r7, #28]
 800e512:	3301      	adds	r3, #1
 800e514:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800e516:	8b7b      	ldrh	r3, [r7, #26]
 800e518:	3301      	adds	r3, #1
 800e51a:	837b      	strh	r3, [r7, #26]
 800e51c:	8b7a      	ldrh	r2, [r7, #26]
 800e51e:	88bb      	ldrh	r3, [r7, #4]
 800e520:	3b04      	subs	r3, #4
 800e522:	429a      	cmp	r2, r3
 800e524:	dbee      	blt.n	800e504 <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 800e526:	4b09      	ldr	r3, [pc, #36]	; (800e54c <Flash_Dsp_RD+0x530>)
 800e528:	2200      	movs	r2, #0
 800e52a:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	697a      	ldr	r2, [r7, #20]
 800e532:	429a      	cmp	r2, r3
 800e534:	d101      	bne.n	800e53a <Flash_Dsp_RD+0x51e>
					return TRUE;
 800e536:	2301      	movs	r3, #1
 800e538:	e003      	b.n	800e542 <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 800e53a:	2300      	movs	r3, #0
 800e53c:	e001      	b.n	800e542 <Flash_Dsp_RD+0x526>
			}
		default:break;
 800e53e:	bf00      	nop
	}
	return FALSE;
 800e540:	2300      	movs	r3, #0
}
 800e542:	4618      	mov	r0, r3
 800e544:	3720      	adds	r7, #32
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	bf00      	nop
 800e54c:	20002888 	.word	0x20002888

0800e550 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 800e550:	b480      	push	{r7}
 800e552:	af00      	add	r7, sp, #0
	
}
 800e554:	bf00      	nop
 800e556:	46bd      	mov	sp, r7
 800e558:	bc80      	pop	{r7}
 800e55a:	4770      	bx	lr

0800e55c <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 800e55c:	b480      	push	{r7}
 800e55e:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 800e560:	bf00      	nop
 800e562:	46bd      	mov	sp, r7
 800e564:	bc80      	pop	{r7}
 800e566:	4770      	bx	lr

0800e568 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 800e568:	b480      	push	{r7}
 800e56a:	b083      	sub	sp, #12
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	4603      	mov	r3, r0
 800e570:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 800e572:	bf00      	nop
 800e574:	370c      	adds	r7, #12
 800e576:	46bd      	mov	sp, r7
 800e578:	bc80      	pop	{r7}
 800e57a:	4770      	bx	lr

0800e57c <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 800e580:	4b07      	ldr	r3, [pc, #28]	; (800e5a0 <TASK_LED_pro+0x24>)
 800e582:	795b      	ldrb	r3, [r3, #5]
 800e584:	f003 0308 	and.w	r3, r3, #8
 800e588:	b2db      	uxtb	r3, r3
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d003      	beq.n	800e596 <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 800e58e:	2001      	movs	r0, #1
 800e590:	f7ff ffea 	bl	800e568 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 800e594:	e002      	b.n	800e59c <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 800e596:	2000      	movs	r0, #0
 800e598:	f7ff ffe6 	bl	800e568 <LED_Ctl>
}
 800e59c:	bf00      	nop
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	2000426c 	.word	0x2000426c

0800e5a4 <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 800e5a4:	b480      	push	{r7}
 800e5a6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 800e5a8:	bf00      	nop
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bc80      	pop	{r7}
 800e5ae:	4770      	bx	lr

0800e5b0 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b082      	sub	sp, #8
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800e5ba:	79fb      	ldrb	r3, [r7, #7]
 800e5bc:	2b01      	cmp	r3, #1
 800e5be:	d10f      	bne.n	800e5e0 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 800e5c0:	4b11      	ldr	r3, [pc, #68]	; (800e608 <MUTE_Ctl+0x58>)
 800e5c2:	795b      	ldrb	r3, [r3, #5]
 800e5c4:	f003 0320 	and.w	r3, r3, #32
 800e5c8:	b2db      	uxtb	r3, r3
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d102      	bne.n	800e5d4 <MUTE_Ctl+0x24>
			AmpMute(ON);
 800e5ce:	2001      	movs	r0, #1
 800e5d0:	f7fb faf6 	bl	8009bc0 <AmpMute>
		Set_MUTE_Flag;
 800e5d4:	4a0c      	ldr	r2, [pc, #48]	; (800e608 <MUTE_Ctl+0x58>)
 800e5d6:	7953      	ldrb	r3, [r2, #5]
 800e5d8:	f043 0320 	orr.w	r3, r3, #32
 800e5dc:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 800e5de:	e00e      	b.n	800e5fe <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 800e5e0:	4b09      	ldr	r3, [pc, #36]	; (800e608 <MUTE_Ctl+0x58>)
 800e5e2:	795b      	ldrb	r3, [r3, #5]
 800e5e4:	f003 0320 	and.w	r3, r3, #32
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d002      	beq.n	800e5f4 <MUTE_Ctl+0x44>
			AmpMute(OFF);
 800e5ee:	2000      	movs	r0, #0
 800e5f0:	f7fb fae6 	bl	8009bc0 <AmpMute>
		Clr_MUTE_Flag;
 800e5f4:	4a04      	ldr	r2, [pc, #16]	; (800e608 <MUTE_Ctl+0x58>)
 800e5f6:	7953      	ldrb	r3, [r2, #5]
 800e5f8:	f36f 1345 	bfc	r3, #5, #1
 800e5fc:	7153      	strb	r3, [r2, #5]
}
 800e5fe:	bf00      	nop
 800e600:	3708      	adds	r7, #8
 800e602:	46bd      	mov	sp, r7
 800e604:	bd80      	pop	{r7, pc}
 800e606:	bf00      	nop
 800e608:	2000426c 	.word	0x2000426c

0800e60c <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b082      	sub	sp, #8
 800e610:	af00      	add	r7, sp, #0
 800e612:	4603      	mov	r3, r0
 800e614:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 800e616:	79fb      	ldrb	r3, [r7, #7]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d00f      	beq.n	800e63c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 800e61c:	79fb      	ldrb	r3, [r7, #7]
 800e61e:	2b01      	cmp	r3, #1
 800e620:	d00c      	beq.n	800e63c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 800e622:	79fb      	ldrb	r3, [r7, #7]
 800e624:	2b02      	cmp	r3, #2
 800e626:	d103      	bne.n	800e630 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 800e628:	2001      	movs	r0, #1
 800e62a:	f7ff ffc1 	bl	800e5b0 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 800e62e:	e005      	b.n	800e63c <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 800e630:	79fb      	ldrb	r3, [r7, #7]
 800e632:	2b03      	cmp	r3, #3
 800e634:	d102      	bne.n	800e63c <AudioMute+0x30>
		MUTE_Ctl(OFF);
 800e636:	2000      	movs	r0, #0
 800e638:	f7ff ffba 	bl	800e5b0 <MUTE_Ctl>
}
 800e63c:	bf00      	nop
 800e63e:	3708      	adds	r7, #8
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}

0800e644 <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 800e644:	b480      	push	{r7}
 800e646:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 800e648:	4b07      	ldr	r3, [pc, #28]	; (800e668 <Hardware_Ver_Pro+0x24>)
 800e64a:	885b      	ldrh	r3, [r3, #2]
 800e64c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e650:	d303      	bcc.n	800e65a <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708
 800e652:	4b05      	ldr	r3, [pc, #20]	; (800e668 <Hardware_Ver_Pro+0x24>)
 800e654:	2201      	movs	r2, #1
 800e656:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///
	}
}
 800e658:	e002      	b.n	800e660 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///
 800e65a:	4b03      	ldr	r3, [pc, #12]	; (800e668 <Hardware_Ver_Pro+0x24>)
 800e65c:	2200      	movs	r2, #0
 800e65e:	705a      	strb	r2, [r3, #1]
}
 800e660:	bf00      	nop
 800e662:	46bd      	mov	sp, r7
 800e664:	bc80      	pop	{r7}
 800e666:	4770      	bx	lr
 800e668:	2000426c 	.word	0x2000426c

0800e66c <SystemPowerUp>:

void SystemPowerUp(void)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 800e670:	f000 fee0 	bl	800f434 <ClearAllModeMessage>
	GPIOInit();
 800e674:	f000 fd16 	bl	800f0a4 <GPIOInit>
	AudioMute(HARDON);
 800e678:	2002      	movs	r0, #2
 800e67a:	f7ff ffc7 	bl	800e60c <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 800e67e:	2001      	movs	r0, #1
 800e680:	f000 fce0 	bl	800f044 <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 800e684:	2001      	movs	r0, #1
 800e686:	f000 fcf7 	bl	800f078 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 800e68a:	bf00      	nop
 800e68c:	bd80      	pop	{r7, pc}
	...

0800e690 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 800e694:	4b04      	ldr	r3, [pc, #16]	; (800e6a8 <PowerOnSystemModule+0x18>)
 800e696:	2201      	movs	r2, #1
 800e698:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 800e69a:	f000 fbeb 	bl	800ee74 <Bsp_UART_Init>
	Bsp_ADC_Init();
 800e69e:	f000 fbfc 	bl	800ee9a <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 800e6a2:	bf00      	nop
 800e6a4:	bd80      	pop	{r7, pc}
 800e6a6:	bf00      	nop
 800e6a8:	20002c8c 	.word	0x20002c8c

0800e6ac <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800e6b0:	2002      	movs	r0, #2
 800e6b2:	f7ff ffab 	bl	800e60c <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 800e6b6:	bf00      	nop
 800e6b8:	bd80      	pop	{r7, pc}
	...

0800e6bc <EnterPowerOff>:
void EnterPowerOff(void)
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800e6c0:	2002      	movs	r0, #2
 800e6c2:	f7ff ffa3 	bl	800e60c <AudioMute>
	AMP_TURN_OFF();
 800e6c6:	4b0c      	ldr	r3, [pc, #48]	; (800e6f8 <EnterPowerOff+0x3c>)
 800e6c8:	2204      	movs	r2, #4
 800e6ca:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 800e6cc:	2000      	movs	r0, #0
 800e6ce:	f000 fcb9 	bl	800f044 <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 800e6d2:	2000      	movs	r0, #0
 800e6d4:	f000 fcd0 	bl	800f078 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 800e6d8:	4a08      	ldr	r2, [pc, #32]	; (800e6fc <EnterPowerOff+0x40>)
 800e6da:	7993      	ldrb	r3, [r2, #6]
 800e6dc:	f36f 0300 	bfc	r3, #0, #1
 800e6e0:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 800e6e2:	4b06      	ldr	r3, [pc, #24]	; (800e6fc <EnterPowerOff+0x40>)
 800e6e4:	799b      	ldrb	r3, [r3, #6]
 800e6e6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800e6ea:	b2db      	uxtb	r3, r3
 800e6ec:	461a      	mov	r2, r3
 800e6ee:	4b04      	ldr	r3, [pc, #16]	; (800e700 <EnterPowerOff+0x44>)
 800e6f0:	701a      	strb	r2, [r3, #0]
}
 800e6f2:	bf00      	nop
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	20002c8c 	.word	0x20002c8c
 800e6fc:	2000426c 	.word	0x2000426c
 800e700:	2000288d 	.word	0x2000288d

0800e704 <PowerMessage>:

void PowerMessage(void)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b082      	sub	sp, #8
 800e708:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 800e70a:	1d3b      	adds	r3, r7, #4
 800e70c:	4619      	mov	r1, r3
 800e70e:	2000      	movs	r0, #0
 800e710:	f000 fe68 	bl	800f3e4 <GetMessage>
 800e714:	4603      	mov	r3, r0
 800e716:	2b00      	cmp	r3, #0
 800e718:	d039      	beq.n	800e78e <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 800e71a:	793b      	ldrb	r3, [r7, #4]
 800e71c:	2b01      	cmp	r3, #1
 800e71e:	d002      	beq.n	800e726 <PowerMessage+0x22>
 800e720:	2b02      	cmp	r3, #2
 800e722:	d013      	beq.n	800e74c <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 800e724:	e038      	b.n	800e798 <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 800e726:	4b1e      	ldr	r3, [pc, #120]	; (800e7a0 <PowerMessage+0x9c>)
 800e728:	789a      	ldrb	r2, [r3, #2]
 800e72a:	4b1d      	ldr	r3, [pc, #116]	; (800e7a0 <PowerMessage+0x9c>)
 800e72c:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 800e72e:	4b1c      	ldr	r3, [pc, #112]	; (800e7a0 <PowerMessage+0x9c>)
 800e730:	2201      	movs	r2, #1
 800e732:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 800e734:	4b1a      	ldr	r3, [pc, #104]	; (800e7a0 <PowerMessage+0x9c>)
 800e736:	2201      	movs	r2, #1
 800e738:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800e73a:	4b19      	ldr	r3, [pc, #100]	; (800e7a0 <PowerMessage+0x9c>)
 800e73c:	2200      	movs	r2, #0
 800e73e:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 800e740:	2002      	movs	r0, #2
 800e742:	f7ff ff63 	bl	800e60c <AudioMute>
			ClearAllModeMessage();
 800e746:	f000 fe75 	bl	800f434 <ClearAllModeMessage>
			break;
 800e74a:	e025      	b.n	800e798 <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 800e74c:	88fb      	ldrh	r3, [r7, #6]
 800e74e:	b2da      	uxtb	r2, r3
 800e750:	4b13      	ldr	r3, [pc, #76]	; (800e7a0 <PowerMessage+0x9c>)
 800e752:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 800e754:	4b12      	ldr	r3, [pc, #72]	; (800e7a0 <PowerMessage+0x9c>)
 800e756:	789b      	ldrb	r3, [r3, #2]
 800e758:	2b04      	cmp	r3, #4
 800e75a:	d107      	bne.n	800e76c <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800e75c:	4b10      	ldr	r3, [pc, #64]	; (800e7a0 <PowerMessage+0x9c>)
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	2b06      	cmp	r3, #6
 800e762:	d816      	bhi.n	800e792 <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 800e764:	4b0e      	ldr	r3, [pc, #56]	; (800e7a0 <PowerMessage+0x9c>)
 800e766:	220a      	movs	r2, #10
 800e768:	701a      	strb	r2, [r3, #0]
 800e76a:	e00a      	b.n	800e782 <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 800e76c:	4b0c      	ldr	r3, [pc, #48]	; (800e7a0 <PowerMessage+0x9c>)
 800e76e:	789b      	ldrb	r3, [r3, #2]
 800e770:	2b03      	cmp	r3, #3
 800e772:	d106      	bne.n	800e782 <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800e774:	4b0a      	ldr	r3, [pc, #40]	; (800e7a0 <PowerMessage+0x9c>)
 800e776:	781b      	ldrb	r3, [r3, #0]
 800e778:	2b06      	cmp	r3, #6
 800e77a:	d80c      	bhi.n	800e796 <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 800e77c:	4b08      	ldr	r3, [pc, #32]	; (800e7a0 <PowerMessage+0x9c>)
 800e77e:	2207      	movs	r2, #7
 800e780:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 800e782:	4b07      	ldr	r3, [pc, #28]	; (800e7a0 <PowerMessage+0x9c>)
 800e784:	2200      	movs	r2, #0
 800e786:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 800e788:	f7ff ff90 	bl	800e6ac <PowerOffSystemModule>
			break;
 800e78c:	e004      	b.n	800e798 <PowerMessage+0x94>
		return;
 800e78e:	bf00      	nop
 800e790:	e002      	b.n	800e798 <PowerMessage+0x94>
					break;
 800e792:	bf00      	nop
 800e794:	e000      	b.n	800e798 <PowerMessage+0x94>
					break;
 800e796:	bf00      	nop
	}
}
 800e798:	3708      	adds	r7, #8
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	20003b48 	.word	0x20003b48

0800e7a4 <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	af00      	add	r7, sp, #0
	PowerMessage();
 800e7a8:	f7ff ffac 	bl	800e704 <PowerMessage>
	SysPower.Power_Timer++;
 800e7ac:	4bab      	ldr	r3, [pc, #684]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e7ae:	889b      	ldrh	r3, [r3, #4]
 800e7b0:	3301      	adds	r3, #1
 800e7b2:	b29a      	uxth	r2, r3
 800e7b4:	4ba9      	ldr	r3, [pc, #676]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e7b6:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 800e7b8:	4ba8      	ldr	r3, [pc, #672]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e7ba:	781b      	ldrb	r3, [r3, #0]
 800e7bc:	2b0c      	cmp	r3, #12
 800e7be:	f200 8135 	bhi.w	800ea2c <TASK_Power_Pro+0x288>
 800e7c2:	a201      	add	r2, pc, #4	; (adr r2, 800e7c8 <TASK_Power_Pro+0x24>)
 800e7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7c8:	0800e7fd 	.word	0x0800e7fd
 800e7cc:	0800e851 	.word	0x0800e851
 800e7d0:	0800e863 	.word	0x0800e863
 800e7d4:	0800e87b 	.word	0x0800e87b
 800e7d8:	0800e897 	.word	0x0800e897
 800e7dc:	0800e8c1 	.word	0x0800e8c1
 800e7e0:	0800ea2d 	.word	0x0800ea2d
 800e7e4:	0800e8f1 	.word	0x0800e8f1
 800e7e8:	0800e90d 	.word	0x0800e90d
 800e7ec:	0800e931 	.word	0x0800e931
 800e7f0:	0800e99b 	.word	0x0800e99b
 800e7f4:	0800e9e9 	.word	0x0800e9e9
 800e7f8:	0800ea17 	.word	0x0800ea17
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 800e7fc:	4b97      	ldr	r3, [pc, #604]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e7fe:	889b      	ldrh	r3, [r3, #4]
 800e800:	2b04      	cmp	r3, #4
 800e802:	f240 8115 	bls.w	800ea30 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 800e806:	4b96      	ldr	r3, [pc, #600]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e808:	799b      	ldrb	r3, [r3, #6]
 800e80a:	f003 0320 	and.w	r3, r3, #32
 800e80e:	b2db      	uxtb	r3, r3
 800e810:	2b00      	cmp	r3, #0
 800e812:	d00c      	beq.n	800e82e <TASK_Power_Pro+0x8a>
 800e814:	4b92      	ldr	r3, [pc, #584]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e816:	795b      	ldrb	r3, [r3, #5]
 800e818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d105      	bne.n	800e82e <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800e822:	2200      	movs	r2, #0
 800e824:	2101      	movs	r1, #1
 800e826:	2000      	movs	r0, #0
 800e828:	f000 fdb4 	bl	800f394 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 800e82c:	e100      	b.n	800ea30 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 800e82e:	4b8c      	ldr	r3, [pc, #560]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e830:	795b      	ldrb	r3, [r3, #5]
 800e832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e836:	b2db      	uxtb	r3, r3
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d002      	beq.n	800e842 <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 800e83c:	4b87      	ldr	r3, [pc, #540]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e83e:	2203      	movs	r2, #3
 800e840:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 800e842:	4b86      	ldr	r3, [pc, #536]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e844:	2208      	movs	r2, #8
 800e846:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 800e848:	4b84      	ldr	r3, [pc, #528]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e84a:	2200      	movs	r2, #0
 800e84c:	809a      	strh	r2, [r3, #4]
			break;
 800e84e:	e0ef      	b.n	800ea30 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 800e850:	4b82      	ldr	r3, [pc, #520]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e852:	2202      	movs	r2, #2
 800e854:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 800e856:	4b81      	ldr	r3, [pc, #516]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e858:	2200      	movs	r2, #0
 800e85a:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 800e85c:	f7ff ff06 	bl	800e66c <SystemPowerUp>
			break;
 800e860:	e0f9      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 800e862:	4b7e      	ldr	r3, [pc, #504]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e864:	889b      	ldrh	r3, [r3, #4]
 800e866:	2b0b      	cmp	r3, #11
 800e868:	f240 80e4 	bls.w	800ea34 <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 800e86c:	4b7b      	ldr	r3, [pc, #492]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e86e:	2203      	movs	r2, #3
 800e870:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800e872:	4b7a      	ldr	r3, [pc, #488]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e874:	2200      	movs	r2, #0
 800e876:	809a      	strh	r2, [r3, #4]
			}
			break;
 800e878:	e0dc      	b.n	800ea34 <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 800e87a:	4b78      	ldr	r3, [pc, #480]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e87c:	889b      	ldrh	r3, [r3, #4]
 800e87e:	2b3b      	cmp	r3, #59	; 0x3b
 800e880:	f240 80da 	bls.w	800ea38 <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 800e884:	4b75      	ldr	r3, [pc, #468]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e886:	2200      	movs	r2, #0
 800e888:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 800e88a:	4b74      	ldr	r3, [pc, #464]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e88c:	2204      	movs	r2, #4
 800e88e:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 800e890:	f7ff fefe 	bl	800e690 <PowerOnSystemModule>
			}
			break;
 800e894:	e0d0      	b.n	800ea38 <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 800e896:	4b71      	ldr	r3, [pc, #452]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e898:	889b      	ldrh	r3, [r3, #4]
 800e89a:	2b0b      	cmp	r3, #11
 800e89c:	f240 80ce 	bls.w	800ea3c <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 800e8a0:	4b6e      	ldr	r3, [pc, #440]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 800e8a6:	4b6f      	ldr	r3, [pc, #444]	; (800ea64 <TASK_Power_Pro+0x2c0>)
 800e8a8:	2201      	movs	r2, #1
 800e8aa:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 800e8ae:	4b6b      	ldr	r3, [pc, #428]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8b0:	2201      	movs	r2, #1
 800e8b2:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 800e8b4:	4b69      	ldr	r3, [pc, #420]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8b6:	2205      	movs	r2, #5
 800e8b8:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 800e8ba:	f7ff fec3 	bl	800e644 <Hardware_Ver_Pro>
			}
			break;
 800e8be:	e0bd      	b.n	800ea3c <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 800e8c0:	4b68      	ldr	r3, [pc, #416]	; (800ea64 <TASK_Power_Pro+0x2c0>)
 800e8c2:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800e8c6:	2b03      	cmp	r3, #3
 800e8c8:	f040 80ba 	bne.w	800ea40 <TASK_Power_Pro+0x29c>
 800e8cc:	4b63      	ldr	r3, [pc, #396]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8ce:	889b      	ldrh	r3, [r3, #4]
 800e8d0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800e8d4:	f0c0 80b4 	bcc.w	800ea40 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 800e8d8:	2003      	movs	r0, #3
 800e8da:	f7ff fe97 	bl	800e60c <AudioMute>
				Set_AppStartOk;
 800e8de:	4a60      	ldr	r2, [pc, #384]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e8e0:	7993      	ldrb	r3, [r2, #6]
 800e8e2:	f043 0301 	orr.w	r3, r3, #1
 800e8e6:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 800e8e8:	4b5c      	ldr	r3, [pc, #368]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8ea:	2206      	movs	r2, #6
 800e8ec:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 800e8ee:	e0a7      	b.n	800ea40 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 800e8f0:	4b5a      	ldr	r3, [pc, #360]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e8f2:	889b      	ldrh	r3, [r3, #4]
 800e8f4:	2b3b      	cmp	r3, #59	; 0x3b
 800e8f6:	f240 80a5 	bls.w	800ea44 <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 800e8fa:	f7ff fedf 	bl	800e6bc <EnterPowerOff>
				SysPower.Power_Timer=0;
 800e8fe:	4b57      	ldr	r3, [pc, #348]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e900:	2200      	movs	r2, #0
 800e902:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 800e904:	4b55      	ldr	r3, [pc, #340]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e906:	2208      	movs	r2, #8
 800e908:	701a      	strb	r2, [r3, #0]
			}
			break;
 800e90a:	e09b      	b.n	800ea44 <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 800e90c:	4b54      	ldr	r3, [pc, #336]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e90e:	799b      	ldrb	r3, [r3, #6]
 800e910:	f003 0320 	and.w	r3, r3, #32
 800e914:	b2db      	uxtb	r3, r3
 800e916:	2b00      	cmp	r3, #0
 800e918:	d003      	beq.n	800e922 <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800e91a:	4b50      	ldr	r3, [pc, #320]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e91c:	2209      	movs	r2, #9
 800e91e:	701a      	strb	r2, [r3, #0]
 800e920:	e002      	b.n	800e928 <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 800e922:	4b4e      	ldr	r3, [pc, #312]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e924:	220a      	movs	r2, #10
 800e926:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800e928:	4b4c      	ldr	r3, [pc, #304]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e92a:	2200      	movs	r2, #0
 800e92c:	809a      	strh	r2, [r3, #4]
			break;
 800e92e:	e092      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 800e930:	4b4a      	ldr	r3, [pc, #296]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e932:	889b      	ldrh	r3, [r3, #4]
 800e934:	2b7c      	cmp	r3, #124	; 0x7c
 800e936:	f240 8087 	bls.w	800ea48 <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 800e93a:	4b49      	ldr	r3, [pc, #292]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e93c:	791b      	ldrb	r3, [r3, #4]
 800e93e:	f003 0301 	and.w	r3, r3, #1
 800e942:	b2db      	uxtb	r3, r3
 800e944:	2b00      	cmp	r3, #0
 800e946:	d17f      	bne.n	800ea48 <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 800e948:	4b45      	ldr	r3, [pc, #276]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e94a:	799b      	ldrb	r3, [r3, #6]
 800e94c:	f003 0320 	and.w	r3, r3, #32
 800e950:	b2db      	uxtb	r3, r3
 800e952:	2b00      	cmp	r3, #0
 800e954:	d00c      	beq.n	800e970 <TASK_Power_Pro+0x1cc>
 800e956:	4b42      	ldr	r3, [pc, #264]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e958:	795b      	ldrb	r3, [r3, #5]
 800e95a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e95e:	b2db      	uxtb	r3, r3
 800e960:	2b00      	cmp	r3, #0
 800e962:	d105      	bne.n	800e970 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800e964:	2200      	movs	r2, #0
 800e966:	2101      	movs	r1, #1
 800e968:	2000      	movs	r0, #0
 800e96a:	f000 fd13 	bl	800f394 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 800e96e:	e06b      	b.n	800ea48 <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 800e970:	4b3b      	ldr	r3, [pc, #236]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e972:	799b      	ldrb	r3, [r3, #6]
 800e974:	f003 0320 	and.w	r3, r3, #32
 800e978:	b2db      	uxtb	r3, r3
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d164      	bne.n	800ea48 <TASK_Power_Pro+0x2a4>
 800e97e:	4b38      	ldr	r3, [pc, #224]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e980:	795b      	ldrb	r3, [r3, #5]
 800e982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e986:	b2db      	uxtb	r3, r3
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d15d      	bne.n	800ea48 <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 800e98c:	4b33      	ldr	r3, [pc, #204]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e98e:	220a      	movs	r2, #10
 800e990:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 800e992:	4b32      	ldr	r3, [pc, #200]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e994:	2200      	movs	r2, #0
 800e996:	809a      	strh	r2, [r3, #4]
			break;
 800e998:	e056      	b.n	800ea48 <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 800e99a:	4b30      	ldr	r3, [pc, #192]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e99c:	889b      	ldrh	r3, [r3, #4]
 800e99e:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 800e9a2:	d908      	bls.n	800e9b6 <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 800e9a4:	f7ff fe8a 	bl	800e6bc <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 800e9a8:	4b2c      	ldr	r3, [pc, #176]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9aa:	220b      	movs	r2, #11
 800e9ac:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800e9ae:	4b2b      	ldr	r3, [pc, #172]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 800e9b4:	e04a      	b.n	800ea4c <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 800e9b6:	4b2a      	ldr	r3, [pc, #168]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e9b8:	799b      	ldrb	r3, [r3, #6]
 800e9ba:	f003 0320 	and.w	r3, r3, #32
 800e9be:	b2db      	uxtb	r3, r3
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d043      	beq.n	800ea4c <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 800e9c4:	4b26      	ldr	r3, [pc, #152]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e9c6:	799b      	ldrb	r3, [r3, #6]
 800e9c8:	f003 0301 	and.w	r3, r3, #1
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d003      	beq.n	800e9da <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 800e9d2:	4b22      	ldr	r3, [pc, #136]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9d4:	2205      	movs	r2, #5
 800e9d6:	701a      	strb	r2, [r3, #0]
 800e9d8:	e002      	b.n	800e9e0 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 800e9da:	4b20      	ldr	r3, [pc, #128]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9dc:	2201      	movs	r2, #1
 800e9de:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800e9e0:	4b1e      	ldr	r3, [pc, #120]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	809a      	strh	r2, [r3, #4]
			break;
 800e9e6:	e031      	b.n	800ea4c <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 800e9e8:	4b1c      	ldr	r3, [pc, #112]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9ea:	889b      	ldrh	r3, [r3, #4]
 800e9ec:	2b1d      	cmp	r3, #29
 800e9ee:	d92f      	bls.n	800ea50 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 800e9f0:	4b1a      	ldr	r3, [pc, #104]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 800e9f6:	4b1a      	ldr	r3, [pc, #104]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800e9f8:	799b      	ldrb	r3, [r3, #6]
 800e9fa:	f003 0320 	and.w	r3, r3, #32
 800e9fe:	b2db      	uxtb	r3, r3
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d104      	bne.n	800ea0e <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 800ea04:	4a16      	ldr	r2, [pc, #88]	; (800ea60 <TASK_Power_Pro+0x2bc>)
 800ea06:	7913      	ldrb	r3, [r2, #4]
 800ea08:	f043 0301 	orr.w	r3, r3, #1
 800ea0c:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800ea0e:	4b13      	ldr	r3, [pc, #76]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800ea10:	2209      	movs	r2, #9
 800ea12:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 800ea14:	e01c      	b.n	800ea50 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 800ea16:	4b11      	ldr	r3, [pc, #68]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800ea18:	889b      	ldrh	r3, [r3, #4]
 800ea1a:	2b7c      	cmp	r3, #124	; 0x7c
 800ea1c:	d91a      	bls.n	800ea54 <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 800ea1e:	4b0f      	ldr	r3, [pc, #60]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800ea20:	2200      	movs	r2, #0
 800ea22:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 800ea24:	4b0d      	ldr	r3, [pc, #52]	; (800ea5c <TASK_Power_Pro+0x2b8>)
 800ea26:	2200      	movs	r2, #0
 800ea28:	701a      	strb	r2, [r3, #0]
			}
			break;
 800ea2a:	e013      	b.n	800ea54 <TASK_Power_Pro+0x2b0>
		default:break;
 800ea2c:	bf00      	nop
 800ea2e:	e012      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea30:	bf00      	nop
 800ea32:	e010      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea34:	bf00      	nop
 800ea36:	e00e      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea38:	bf00      	nop
 800ea3a:	e00c      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea3c:	bf00      	nop
 800ea3e:	e00a      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea40:	bf00      	nop
 800ea42:	e008      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea44:	bf00      	nop
 800ea46:	e006      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea48:	bf00      	nop
 800ea4a:	e004      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea4c:	bf00      	nop
 800ea4e:	e002      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;			
 800ea50:	bf00      	nop
 800ea52:	e000      	b.n	800ea56 <TASK_Power_Pro+0x2b2>
			break;
 800ea54:	bf00      	nop
	}
}
 800ea56:	bf00      	nop
 800ea58:	bd80      	pop	{r7, pc}
 800ea5a:	bf00      	nop
 800ea5c:	20003b48 	.word	0x20003b48
 800ea60:	2000426c 	.word	0x2000426c
 800ea64:	20002cf4 	.word	0x20002cf4

0800ea68 <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 800ea68:	b480      	push	{r7}
 800ea6a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_ACC_DECT, GPIO_PinInput);
	//sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
}
 800ea6c:	bf00      	nop
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bc80      	pop	{r7}
 800ea72:	4770      	bx	lr

0800ea74 <ACC_Detect>:
void ACC_Detect(void)
{
 800ea74:	b480      	push	{r7}
 800ea76:	af00      	add	r7, sp, #0
	//AccDetect.IO_Status = ACC_DET_LVON;
	if(AccDetect.IO_Status != Get_ACC_Flag)
 800ea78:	4b18      	ldr	r3, [pc, #96]	; (800eadc <ACC_Detect+0x68>)
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	4a18      	ldr	r2, [pc, #96]	; (800eae0 <ACC_Detect+0x6c>)
 800ea7e:	7912      	ldrb	r2, [r2, #4]
 800ea80:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800ea84:	b2d2      	uxtb	r2, r2
 800ea86:	4293      	cmp	r3, r2
 800ea88:	d021      	beq.n	800eace <ACC_Detect+0x5a>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 800ea8a:	4b14      	ldr	r3, [pc, #80]	; (800eadc <ACC_Detect+0x68>)
 800ea8c:	785b      	ldrb	r3, [r3, #1]
 800ea8e:	3301      	adds	r3, #1
 800ea90:	b2da      	uxtb	r2, r3
 800ea92:	4b12      	ldr	r3, [pc, #72]	; (800eadc <ACC_Detect+0x68>)
 800ea94:	705a      	strb	r2, [r3, #1]
 800ea96:	4b11      	ldr	r3, [pc, #68]	; (800eadc <ACC_Detect+0x68>)
 800ea98:	785b      	ldrb	r3, [r3, #1]
 800ea9a:	2b18      	cmp	r3, #24
 800ea9c:	d91a      	bls.n	800ead4 <ACC_Detect+0x60>
		{
			AccDetect.IO_SamplingCounter = 0;
 800ea9e:	4b0f      	ldr	r3, [pc, #60]	; (800eadc <ACC_Detect+0x68>)
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 800eaa4:	4b0d      	ldr	r3, [pc, #52]	; (800eadc <ACC_Detect+0x68>)
 800eaa6:	781b      	ldrb	r3, [r3, #0]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d00a      	beq.n	800eac2 <ACC_Detect+0x4e>
			{
				Set_ACC_Has;
 800eaac:	4a0c      	ldr	r2, [pc, #48]	; (800eae0 <ACC_Detect+0x6c>)
 800eaae:	7993      	ldrb	r3, [r2, #6]
 800eab0:	f043 0310 	orr.w	r3, r3, #16
 800eab4:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 800eab6:	4a0a      	ldr	r2, [pc, #40]	; (800eae0 <ACC_Detect+0x6c>)
 800eab8:	7913      	ldrb	r3, [r2, #4]
 800eaba:	f043 0308 	orr.w	r3, r3, #8
 800eabe:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 800eac0:	e008      	b.n	800ead4 <ACC_Detect+0x60>
				Clr_ACC_Flag;
 800eac2:	4a07      	ldr	r2, [pc, #28]	; (800eae0 <ACC_Detect+0x6c>)
 800eac4:	7913      	ldrb	r3, [r2, #4]
 800eac6:	f36f 03c3 	bfc	r3, #3, #1
 800eaca:	7113      	strb	r3, [r2, #4]
}
 800eacc:	e002      	b.n	800ead4 <ACC_Detect+0x60>
		AccDetect.IO_SamplingCounter = 0;
 800eace:	4b03      	ldr	r3, [pc, #12]	; (800eadc <ACC_Detect+0x68>)
 800ead0:	2200      	movs	r2, #0
 800ead2:	705a      	strb	r2, [r3, #1]
}
 800ead4:	bf00      	nop
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bc80      	pop	{r7}
 800eada:	4770      	bx	lr
 800eadc:	20003b50 	.word	0x20003b50
 800eae0:	2000426c 	.word	0x2000426c

0800eae4 <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 800eae4:	b480      	push	{r7}
 800eae6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AUDIO_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
}
 800eae8:	bf00      	nop
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bc80      	pop	{r7}
 800eaee:	4770      	bx	lr

0800eaf0 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 800eaf0:	b480      	push	{r7}
 800eaf2:	af00      	add	r7, sp, #0
	//AudioDetect.IO_Status = AUDIO_DET_LVON;
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 800eaf4:	4b16      	ldr	r3, [pc, #88]	; (800eb50 <AUDIO_Detect+0x60>)
 800eaf6:	781b      	ldrb	r3, [r3, #0]
 800eaf8:	4a16      	ldr	r2, [pc, #88]	; (800eb54 <AUDIO_Detect+0x64>)
 800eafa:	7992      	ldrb	r2, [r2, #6]
 800eafc:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800eb00:	b2d2      	uxtb	r2, r2
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d01c      	beq.n	800eb40 <AUDIO_Detect+0x50>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 800eb06:	4b12      	ldr	r3, [pc, #72]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb08:	785b      	ldrb	r3, [r3, #1]
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	b2da      	uxtb	r2, r3
 800eb0e:	4b10      	ldr	r3, [pc, #64]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb10:	705a      	strb	r2, [r3, #1]
 800eb12:	4b0f      	ldr	r3, [pc, #60]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb14:	785b      	ldrb	r3, [r3, #1]
 800eb16:	2b18      	cmp	r3, #24
 800eb18:	d915      	bls.n	800eb46 <AUDIO_Detect+0x56>
		{
			AudioDetect.IO_SamplingCounter = 0;
 800eb1a:	4b0d      	ldr	r3, [pc, #52]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb1c:	2200      	movs	r2, #0
 800eb1e:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 800eb20:	4b0b      	ldr	r3, [pc, #44]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb22:	781b      	ldrb	r3, [r3, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d005      	beq.n	800eb34 <AUDIO_Detect+0x44>
			{
				Set_AUDIO_Flag;
 800eb28:	4a0a      	ldr	r2, [pc, #40]	; (800eb54 <AUDIO_Detect+0x64>)
 800eb2a:	7993      	ldrb	r3, [r2, #6]
 800eb2c:	f043 0304 	orr.w	r3, r3, #4
 800eb30:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 800eb32:	e008      	b.n	800eb46 <AUDIO_Detect+0x56>
				Clr_AUDIO_Flag;
 800eb34:	4a07      	ldr	r2, [pc, #28]	; (800eb54 <AUDIO_Detect+0x64>)
 800eb36:	7993      	ldrb	r3, [r2, #6]
 800eb38:	f36f 0382 	bfc	r3, #2, #1
 800eb3c:	7193      	strb	r3, [r2, #6]
}
 800eb3e:	e002      	b.n	800eb46 <AUDIO_Detect+0x56>
		AudioDetect.IO_SamplingCounter = 0;
 800eb40:	4b03      	ldr	r3, [pc, #12]	; (800eb50 <AUDIO_Detect+0x60>)
 800eb42:	2200      	movs	r2, #0
 800eb44:	705a      	strb	r2, [r3, #1]
}
 800eb46:	bf00      	nop
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bc80      	pop	{r7}
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop
 800eb50:	20003b54 	.word	0x20003b54
 800eb54:	2000426c 	.word	0x2000426c

0800eb58 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	af00      	add	r7, sp, #0
	ACC_Init();
 800eb5c:	f7ff ff84 	bl	800ea68 <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 800eb60:	f7ff ffc0 	bl	800eae4 <Audio_Init>
#endif
}
 800eb64:	bf00      	nop
 800eb66:	bd80      	pop	{r7, pc}

0800eb68 <Start_Detect>:
void Start_Detect(void)
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	af00      	add	r7, sp, #0
	ACC_Detect();
 800eb6c:	f7ff ff82 	bl	800ea74 <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 800eb70:	f7ff ffbe 	bl	800eaf0 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 800eb74:	4b32      	ldr	r3, [pc, #200]	; (800ec40 <Start_Detect+0xd8>)
 800eb76:	799b      	ldrb	r3, [r3, #6]
 800eb78:	f003 0320 	and.w	r3, r3, #32
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d02c      	beq.n	800ebdc <Start_Detect+0x74>
 800eb82:	4b2f      	ldr	r3, [pc, #188]	; (800ec40 <Start_Detect+0xd8>)
 800eb84:	795b      	ldrb	r3, [r3, #5]
 800eb86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb8a:	b2db      	uxtb	r3, r3
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d125      	bne.n	800ebdc <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 800eb90:	4b2b      	ldr	r3, [pc, #172]	; (800ec40 <Start_Detect+0xd8>)
 800eb92:	799b      	ldrb	r3, [r3, #6]
 800eb94:	f003 0310 	and.w	r3, r3, #16
 800eb98:	b2db      	uxtb	r3, r3
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d006      	beq.n	800ebac <Start_Detect+0x44>
 800eb9e:	4b28      	ldr	r3, [pc, #160]	; (800ec40 <Start_Detect+0xd8>)
 800eba0:	791b      	ldrb	r3, [r3, #4]
 800eba2:	f003 0308 	and.w	r3, r3, #8
 800eba6:	b2db      	uxtb	r3, r3
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d00d      	beq.n	800ebc8 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 800ebac:	4b24      	ldr	r3, [pc, #144]	; (800ec40 <Start_Detect+0xd8>)
 800ebae:	799b      	ldrb	r3, [r3, #6]
 800ebb0:	f003 0310 	and.w	r3, r3, #16
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d110      	bne.n	800ebdc <Start_Detect+0x74>
 800ebba:	4b21      	ldr	r3, [pc, #132]	; (800ec40 <Start_Detect+0xd8>)
 800ebbc:	799b      	ldrb	r3, [r3, #6]
 800ebbe:	f003 0304 	and.w	r3, r3, #4
 800ebc2:	b2db      	uxtb	r3, r3
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d109      	bne.n	800ebdc <Start_Detect+0x74>
		{
			Clr_START_Flag;
 800ebc8:	4a1d      	ldr	r2, [pc, #116]	; (800ec40 <Start_Detect+0xd8>)
 800ebca:	7993      	ldrb	r3, [r2, #6]
 800ebcc:	f36f 1345 	bfc	r3, #5, #1
 800ebd0:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 800ebd2:	2204      	movs	r2, #4
 800ebd4:	2102      	movs	r1, #2
 800ebd6:	2000      	movs	r0, #0
 800ebd8:	f000 fbdc 	bl	800f394 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 800ebdc:	4b18      	ldr	r3, [pc, #96]	; (800ec40 <Start_Detect+0xd8>)
 800ebde:	799b      	ldrb	r3, [r3, #6]
 800ebe0:	f003 0320 	and.w	r3, r3, #32
 800ebe4:	b2db      	uxtb	r3, r3
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d127      	bne.n	800ec3a <Start_Detect+0xd2>
 800ebea:	4b15      	ldr	r3, [pc, #84]	; (800ec40 <Start_Detect+0xd8>)
 800ebec:	795b      	ldrb	r3, [r3, #5]
 800ebee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebf2:	b2db      	uxtb	r3, r3
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d120      	bne.n	800ec3a <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 800ebf8:	4b11      	ldr	r3, [pc, #68]	; (800ec40 <Start_Detect+0xd8>)
 800ebfa:	799b      	ldrb	r3, [r3, #6]
 800ebfc:	f003 0310 	and.w	r3, r3, #16
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d006      	beq.n	800ec14 <Start_Detect+0xac>
 800ec06:	4b0e      	ldr	r3, [pc, #56]	; (800ec40 <Start_Detect+0xd8>)
 800ec08:	791b      	ldrb	r3, [r3, #4]
 800ec0a:	f003 0308 	and.w	r3, r3, #8
 800ec0e:	b2db      	uxtb	r3, r3
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d10d      	bne.n	800ec30 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 800ec14:	4b0a      	ldr	r3, [pc, #40]	; (800ec40 <Start_Detect+0xd8>)
 800ec16:	799b      	ldrb	r3, [r3, #6]
 800ec18:	f003 0310 	and.w	r3, r3, #16
 800ec1c:	b2db      	uxtb	r3, r3
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d10b      	bne.n	800ec3a <Start_Detect+0xd2>
 800ec22:	4b07      	ldr	r3, [pc, #28]	; (800ec40 <Start_Detect+0xd8>)
 800ec24:	799b      	ldrb	r3, [r3, #6]
 800ec26:	f003 0304 	and.w	r3, r3, #4
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d004      	beq.n	800ec3a <Start_Detect+0xd2>
		{
			Set_START_Flag;
 800ec30:	4a03      	ldr	r2, [pc, #12]	; (800ec40 <Start_Detect+0xd8>)
 800ec32:	7993      	ldrb	r3, [r2, #6]
 800ec34:	f043 0320 	orr.w	r3, r3, #32
 800ec38:	7193      	strb	r3, [r2, #6]
		}
	}
}
 800ec3a:	bf00      	nop
 800ec3c:	bd80      	pop	{r7, pc}
 800ec3e:	bf00      	nop
 800ec40:	2000426c 	.word	0x2000426c

0800ec44 <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 800ec48:	f000 f866 	bl	800ed18 <TASK_Voltage_Det>
}
 800ec4c:	bf00      	nop
 800ec4e:	bd80      	pop	{r7, pc}

0800ec50 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 800ec54:	f7fa ffd2 	bl	8009bfc <TASK_Bt_Pro>
	TASK_Power_Pro();
 800ec58:	f7ff fda4 	bl	800e7a4 <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 800ec5c:	f7ff fc78 	bl	800e550 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 800ec60:	f7fb fd6c 	bl	800a73c <TASK_Dsp_Pro>
	Start_Detect();
 800ec64:	f7ff ff80 	bl	800eb68 <Start_Detect>
	DSP_Test_Detect();
 800ec68:	f000 f98c 	bl	800ef84 <DSP_Test_Detect>
}
 800ec6c:	bf00      	nop
 800ec6e:	bd80      	pop	{r7, pc}

0800ec70 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 800ec74:	f7fa ffbc 	bl	8009bf0 <TASK_Amp_Pro>
}
 800ec78:	bf00      	nop
 800ec7a:	bd80      	pop	{r7, pc}

0800ec7c <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 800ec80:	4b06      	ldr	r3, [pc, #24]	; (800ec9c <Task_100ms_Pro+0x20>)
 800ec82:	791b      	ldrb	r3, [r3, #4]
 800ec84:	f003 0302 	and.w	r3, r3, #2
 800ec88:	b2db      	uxtb	r3, r3
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d001      	beq.n	800ec92 <Task_100ms_Pro+0x16>
		IAP_Pro();
 800ec8e:	f000 f817 	bl	800ecc0 <IAP_Pro>
	TASK_LED_pro();
 800ec92:	f7ff fc73 	bl	800e57c <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 800ec96:	bf00      	nop
 800ec98:	bd80      	pop	{r7, pc}
 800ec9a:	bf00      	nop
 800ec9c:	2000426c 	.word	0x2000426c

0800eca0 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 800eca4:	2304      	movs	r3, #4
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	4798      	blx	r3
	while(1);
 800ecaa:	e7fe      	b.n	800ecaa <AppJumpToBootloader+0xa>

0800ecac <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 800ecb0:	4902      	ldr	r1, [pc, #8]	; (800ecbc <In_IapMode+0x10>)
 800ecb2:	2002      	movs	r0, #2
 800ecb4:	f000 f942 	bl	800ef3c <Flash_Quick_WR>
}
 800ecb8:	bf00      	nop
 800ecba:	bd80      	pop	{r7, pc}
 800ecbc:	aaaa5555 	.word	0xaaaa5555

0800ecc0 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 800ecc4:	f000 f951 	bl	800ef6a <SysFlashInit>
	SysUartExit(SCH_Uart0);
 800ecc8:	2000      	movs	r0, #0
 800ecca:	f000 fa8f 	bl	800f1ec <SysUartExit>
	SysUartExit(SCH_Uart1);
 800ecce:	2001      	movs	r0, #1
 800ecd0:	f000 fa8c 	bl	800f1ec <SysUartExit>
	SysUartExit(SCH_Uart2);
 800ecd4:	2002      	movs	r0, #2
 800ecd6:	f000 fa89 	bl	800f1ec <SysUartExit>
	SysSpiExit(SCH_Spi1);
 800ecda:	2000      	movs	r0, #0
 800ecdc:	f000 fa4e 	bl	800f17c <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 800ece0:	2001      	movs	r0, #1
 800ece2:	f000 fa4b 	bl	800f17c <SysSpiExit>
	///CAN_DeInit(MSCAN);
	///SysRtcExit();	
	In_IapMode();
 800ece6:	f7ff ffe1 	bl	800ecac <In_IapMode>
	AppJumpToBootloader();
 800ecea:	f7ff ffd9 	bl	800eca0 <AppJumpToBootloader>
	Clr_IAP_Mode;
 800ecee:	4a03      	ldr	r2, [pc, #12]	; (800ecfc <IAP_Pro+0x3c>)
 800ecf0:	7913      	ldrb	r3, [r2, #4]
 800ecf2:	f36f 0341 	bfc	r3, #1, #1
 800ecf6:	7113      	strb	r3, [r2, #4]
}
 800ecf8:	bf00      	nop
 800ecfa:	bd80      	pop	{r7, pc}
 800ecfc:	2000426c 	.word	0x2000426c

0800ed00 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 800ed00:	b580      	push	{r7, lr}
 800ed02:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 800ed04:	2001      	movs	r0, #1
 800ed06:	f000 fb83 	bl	800f410 <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 800ed0a:	2203      	movs	r2, #3
 800ed0c:	2102      	movs	r1, #2
 800ed0e:	2000      	movs	r0, #0
 800ed10:	f000 fb40 	bl	800f394 <PostMessage>
}
 800ed14:	bf00      	nop
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	af00      	add	r7, sp, #0
	VolDet.ADC_current = AD_DMA[1];
 800ed1c:	4b4b      	ldr	r3, [pc, #300]	; (800ee4c <TASK_Voltage_Det+0x134>)
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	b29a      	uxth	r2, r3
 800ed22:	4b4b      	ldr	r3, [pc, #300]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed24:	801a      	strh	r2, [r3, #0]

	if(!VolDet.ADC_current)
 800ed26:	4b4a      	ldr	r3, [pc, #296]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed28:	881b      	ldrh	r3, [r3, #0]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	f000 808c 	beq.w	800ee48 <TASK_Voltage_Det+0x130>
		return;
	
	printf("AD_DMA_0 = %d\r\n",AD_DMA[0]);
 800ed30:	4b46      	ldr	r3, [pc, #280]	; (800ee4c <TASK_Voltage_Det+0x134>)
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	4619      	mov	r1, r3
 800ed36:	4847      	ldr	r0, [pc, #284]	; (800ee54 <TASK_Voltage_Det+0x13c>)
 800ed38:	f001 f88e 	bl	800fe58 <iprintf>
	printf("AD_DMA_1 = %d\r\n",AD_DMA[1]);
 800ed3c:	4b43      	ldr	r3, [pc, #268]	; (800ee4c <TASK_Voltage_Det+0x134>)
 800ed3e:	685b      	ldr	r3, [r3, #4]
 800ed40:	4619      	mov	r1, r3
 800ed42:	4845      	ldr	r0, [pc, #276]	; (800ee58 <TASK_Voltage_Det+0x140>)
 800ed44:	f001 f888 	bl	800fe58 <iprintf>
	//printf("\r\n");

	
	if(VolDet.BUTimerOut)
 800ed48:	4b41      	ldr	r3, [pc, #260]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed4a:	789b      	ldrb	r3, [r3, #2]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d005      	beq.n	800ed5c <TASK_Voltage_Det+0x44>
		VolDet.BUTimerOut--;
 800ed50:	4b3f      	ldr	r3, [pc, #252]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed52:	789b      	ldrb	r3, [r3, #2]
 800ed54:	3b01      	subs	r3, #1
 800ed56:	b2da      	uxtb	r2, r3
 800ed58:	4b3d      	ldr	r3, [pc, #244]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed5a:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 800ed5c:	4b3c      	ldr	r3, [pc, #240]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed5e:	881a      	ldrh	r2, [r3, #0]
 800ed60:	4b3e      	ldr	r3, [pc, #248]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800ed62:	795b      	ldrb	r3, [r3, #5]
 800ed64:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ed68:	b2db      	uxtb	r3, r3
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	4b3c      	ldr	r3, [pc, #240]	; (800ee60 <TASK_Voltage_Det+0x148>)
 800ed6e:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d218      	bcs.n	800eda8 <TASK_Voltage_Det+0x90>
	{	 
		if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
 800ed76:	4b36      	ldr	r3, [pc, #216]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed78:	78db      	ldrb	r3, [r3, #3]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d106      	bne.n	800ed8c <TASK_Voltage_Det+0x74>
 800ed7e:	4b37      	ldr	r3, [pc, #220]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800ed80:	795b      	ldrb	r3, [r3, #5]
 800ed82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed86:	b2db      	uxtb	r3, r3
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d109      	bne.n	800eda0 <TASK_Voltage_Det+0x88>
		{    
			VolDet.VoltageState=LOW_ERROR;
 800ed8c:	4b30      	ldr	r3, [pc, #192]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ed8e:	2200      	movs	r2, #0
 800ed90:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800ed92:	4a32      	ldr	r2, [pc, #200]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800ed94:	7953      	ldrb	r3, [r2, #5]
 800ed96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed9a:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800ed9c:	f7ff ffb0 	bl	800ed00 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800eda0:	4b2b      	ldr	r3, [pc, #172]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800eda2:	221e      	movs	r2, #30
 800eda4:	709a      	strb	r2, [r3, #2]
 800eda6:	e050      	b.n	800ee4a <TASK_Voltage_Det+0x132>
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 800eda8:	4b29      	ldr	r3, [pc, #164]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800edaa:	881a      	ldrh	r2, [r3, #0]
 800edac:	4b2b      	ldr	r3, [pc, #172]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800edae:	795b      	ldrb	r3, [r3, #5]
 800edb0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800edb4:	b2db      	uxtb	r3, r3
 800edb6:	492a      	ldr	r1, [pc, #168]	; (800ee60 <TASK_Voltage_Det+0x148>)
 800edb8:	00db      	lsls	r3, r3, #3
 800edba:	440b      	add	r3, r1
 800edbc:	885b      	ldrh	r3, [r3, #2]
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d203      	bcs.n	800edca <TASK_Voltage_Det+0xb2>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800edc2:	4b23      	ldr	r3, [pc, #140]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800edc4:	221e      	movs	r2, #30
 800edc6:	709a      	strb	r2, [r3, #2]
 800edc8:	e03f      	b.n	800ee4a <TASK_Voltage_Det+0x132>
	}
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 800edca:	4b21      	ldr	r3, [pc, #132]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800edcc:	881a      	ldrh	r2, [r3, #0]
 800edce:	4b23      	ldr	r3, [pc, #140]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800edd0:	795b      	ldrb	r3, [r3, #5]
 800edd2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800edd6:	b2db      	uxtb	r3, r3
 800edd8:	4921      	ldr	r1, [pc, #132]	; (800ee60 <TASK_Voltage_Det+0x148>)
 800edda:	00db      	lsls	r3, r3, #3
 800eddc:	440b      	add	r3, r1
 800edde:	889b      	ldrh	r3, [r3, #4]
 800ede0:	429a      	cmp	r2, r3
 800ede2:	d807      	bhi.n	800edf4 <TASK_Voltage_Det+0xdc>
	{
		if(VolDet.BUTimerOut==0)
 800ede4:	4b1a      	ldr	r3, [pc, #104]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ede6:	789b      	ldrb	r3, [r3, #2]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d12e      	bne.n	800ee4a <TASK_Voltage_Det+0x132>
		{
			printf("voltage normal \n");
 800edec:	481d      	ldr	r0, [pc, #116]	; (800ee64 <TASK_Voltage_Det+0x14c>)
 800edee:	f001 f8a7 	bl	800ff40 <puts>
 800edf2:	e02a      	b.n	800ee4a <TASK_Voltage_Det+0x132>
			//VolDet.VoltageState=V_NORMAL;
			//Get_VolErr_Flag=NORMAL;
		}	
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 800edf4:	4b16      	ldr	r3, [pc, #88]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800edf6:	881a      	ldrh	r2, [r3, #0]
 800edf8:	4b18      	ldr	r3, [pc, #96]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800edfa:	795b      	ldrb	r3, [r3, #5]
 800edfc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	4917      	ldr	r1, [pc, #92]	; (800ee60 <TASK_Voltage_Det+0x148>)
 800ee04:	00db      	lsls	r3, r3, #3
 800ee06:	440b      	add	r3, r1
 800ee08:	88db      	ldrh	r3, [r3, #6]
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d203      	bcs.n	800ee16 <TASK_Voltage_Det+0xfe>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800ee0e:	4b10      	ldr	r3, [pc, #64]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ee10:	221e      	movs	r2, #30
 800ee12:	709a      	strb	r2, [r3, #2]
 800ee14:	e019      	b.n	800ee4a <TASK_Voltage_Det+0x132>
	}
	else
	{
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 800ee16:	4b0e      	ldr	r3, [pc, #56]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ee18:	78db      	ldrb	r3, [r3, #3]
 800ee1a:	2b02      	cmp	r3, #2
 800ee1c:	d106      	bne.n	800ee2c <TASK_Voltage_Det+0x114>
 800ee1e:	4b0f      	ldr	r3, [pc, #60]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800ee20:	795b      	ldrb	r3, [r3, #5]
 800ee22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d109      	bne.n	800ee40 <TASK_Voltage_Det+0x128>
		{
			VolDet.VoltageState=HIGHT_ERROR;
 800ee2c:	4b08      	ldr	r3, [pc, #32]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ee2e:	2202      	movs	r2, #2
 800ee30:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800ee32:	4a0a      	ldr	r2, [pc, #40]	; (800ee5c <TASK_Voltage_Det+0x144>)
 800ee34:	7953      	ldrb	r3, [r2, #5]
 800ee36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee3a:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800ee3c:	f7ff ff60 	bl	800ed00 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800ee40:	4b03      	ldr	r3, [pc, #12]	; (800ee50 <TASK_Voltage_Det+0x138>)
 800ee42:	221e      	movs	r2, #30
 800ee44:	709a      	strb	r2, [r3, #2]
 800ee46:	e000      	b.n	800ee4a <TASK_Voltage_Det+0x132>
		return;
 800ee48:	bf00      	nop
	}
}
 800ee4a:	bd80      	pop	{r7, pc}
 800ee4c:	20002ab4 	.word	0x20002ab4
 800ee50:	20003b58 	.word	0x20003b58
 800ee54:	08012edc 	.word	0x08012edc
 800ee58:	08012eec 	.word	0x08012eec
 800ee5c:	2000426c 	.word	0x2000426c
 800ee60:	0802084c 	.word	0x0802084c
 800ee64:	08012efc 	.word	0x08012efc

0800ee68 <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 800ee6c:	bf00      	nop
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bc80      	pop	{r7}
 800ee72:	4770      	bx	lr

0800ee74 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 800ee78:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ee7c:	2000      	movs	r0, #0
 800ee7e:	f000 f9cf 	bl	800f220 <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 800ee82:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ee86:	2001      	movs	r0, #1
 800ee88:	f000 f9ca 	bl	800f220 <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 800ee8c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ee90:	2002      	movs	r0, #2
 800ee92:	f000 f9c5 	bl	800f220 <SysUartInit>
}
 800ee96:	bf00      	nop
 800ee98:	bd80      	pop	{r7, pc}

0800ee9a <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 800ee9a:	b580      	push	{r7, lr}
 800ee9c:	af00      	add	r7, sp, #0
	SysAdcInit();
 800ee9e:	f000 f808 	bl	800eeb2 <SysAdcInit>
}
 800eea2:	bf00      	nop
 800eea4:	bd80      	pop	{r7, pc}

0800eea6 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 800eea6:	b480      	push	{r7}
 800eea8:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 800eeaa:	bf00      	nop
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bc80      	pop	{r7}
 800eeb0:	4770      	bx	lr

0800eeb2 <SysAdcInit>:
{
	//ADC_DeInit(ADC);
}

void SysAdcInit(void)
{
 800eeb2:	b480      	push	{r7}
 800eeb4:	af00      	add	r7, sp, #0
	t_ADC_Config.u8ClockSource   = CLOCK_SOURCE_BUS_CLOCK; 
	t_ADC_Config.u8Mode          = ADC_MODE_12BIT;
	///t_ADC_Config.sSetting.bIntEn = 1;
    ADC_Init(ADC, &t_ADC_Config);
#endif
}
 800eeb6:	bf00      	nop
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bc80      	pop	{r7}
 800eebc:	4770      	bx	lr

0800eebe <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 800eebe:	b480      	push	{r7}
 800eec0:	b083      	sub	sp, #12
 800eec2:	af00      	add	r7, sp, #0
 800eec4:	6078      	str	r0, [r7, #4]
 800eec6:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f003 0303 	and.w	r3, r3, #3
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d001      	beq.n	800eed6 <Flash_Read+0x18>
		return FALSE;
 800eed2:	2300      	movs	r3, #0
 800eed4:	e004      	b.n	800eee0 <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681a      	ldr	r2, [r3, #0]
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	601a      	str	r2, [r3, #0]
	return TRUE;
 800eede:	2301      	movs	r3, #1
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	370c      	adds	r7, #12
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bc80      	pop	{r7}
 800eee8:	4770      	bx	lr

0800eeea <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 800eeea:	b480      	push	{r7}
 800eeec:	b083      	sub	sp, #12
 800eeee:	af00      	add	r7, sp, #0
 800eef0:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800eef2:	bf00      	nop
 800eef4:	4618      	mov	r0, r3
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bc80      	pop	{r7}
 800eefc:	4770      	bx	lr

0800eefe <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 800eefe:	b480      	push	{r7}
 800ef00:	b083      	sub	sp, #12
 800ef02:	af00      	add	r7, sp, #0
 800ef04:	6078      	str	r0, [r7, #4]
 800ef06:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800ef08:	bf00      	nop
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	370c      	adds	r7, #12
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bc80      	pop	{r7}
 800ef12:	4770      	bx	lr

0800ef14 <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	6039      	str	r1, [r7, #0]
 800ef1e:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800ef20:	79fb      	ldrb	r3, [r7, #7]
 800ef22:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800ef26:	025b      	lsls	r3, r3, #9
 800ef28:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 800ef2a:	6839      	ldr	r1, [r7, #0]
 800ef2c:	68f8      	ldr	r0, [r7, #12]
 800ef2e:	f7ff ffc6 	bl	800eebe <Flash_Read>
 800ef32:	4603      	mov	r3, r0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3710      	adds	r7, #16
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}

0800ef3c <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b084      	sub	sp, #16
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	4603      	mov	r3, r0
 800ef44:	6039      	str	r1, [r7, #0]
 800ef46:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800ef48:	79fb      	ldrb	r3, [r7, #7]
 800ef4a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800ef4e:	025b      	lsls	r3, r3, #9
 800ef50:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 800ef52:	68f8      	ldr	r0, [r7, #12]
 800ef54:	f7ff ffc9 	bl	800eeea <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 800ef58:	6839      	ldr	r1, [r7, #0]
 800ef5a:	68f8      	ldr	r0, [r7, #12]
 800ef5c:	f7ff ffcf 	bl	800eefe <Flash_Write>
 800ef60:	4603      	mov	r3, r0
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 800ef6a:	b480      	push	{r7}
 800ef6c:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 800ef6e:	bf00      	nop
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bc80      	pop	{r7}
 800ef74:	4770      	bx	lr

0800ef76 <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 800ef76:	b480      	push	{r7}
 800ef78:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 800ef7a:	bf00      	nop
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bc80      	pop	{r7}
 800ef80:	4770      	bx	lr
	...

0800ef84 <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b082      	sub	sp, #8
 800ef88:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800ef8a:	4b27      	ldr	r3, [pc, #156]	; (800f028 <DSP_Test_Detect+0xa4>)
 800ef8c:	781b      	ldrb	r3, [r3, #0]
 800ef8e:	2b06      	cmp	r3, #6
 800ef90:	d145      	bne.n	800f01e <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 800ef92:	4b26      	ldr	r3, [pc, #152]	; (800f02c <DSP_Test_Detect+0xa8>)
 800ef94:	781a      	ldrb	r2, [r3, #0]
 800ef96:	4b26      	ldr	r3, [pc, #152]	; (800f030 <DSP_Test_Detect+0xac>)
 800ef98:	781b      	ldrb	r3, [r3, #0]
 800ef9a:	429a      	cmp	r2, r3
 800ef9c:	d03b      	beq.n	800f016 <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 800ef9e:	4b23      	ldr	r3, [pc, #140]	; (800f02c <DSP_Test_Detect+0xa8>)
 800efa0:	785b      	ldrb	r3, [r3, #1]
 800efa2:	3301      	adds	r3, #1
 800efa4:	b2da      	uxtb	r2, r3
 800efa6:	4b21      	ldr	r3, [pc, #132]	; (800f02c <DSP_Test_Detect+0xa8>)
 800efa8:	705a      	strb	r2, [r3, #1]
 800efaa:	4b20      	ldr	r3, [pc, #128]	; (800f02c <DSP_Test_Detect+0xa8>)
 800efac:	785b      	ldrb	r3, [r3, #1]
 800efae:	2b18      	cmp	r3, #24
 800efb0:	d936      	bls.n	800f020 <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 800efb2:	4b1e      	ldr	r3, [pc, #120]	; (800f02c <DSP_Test_Detect+0xa8>)
 800efb4:	2200      	movs	r2, #0
 800efb6:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 800efb8:	4b1c      	ldr	r3, [pc, #112]	; (800f02c <DSP_Test_Detect+0xa8>)
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d00c      	beq.n	800efda <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 800efc0:	4a1c      	ldr	r2, [pc, #112]	; (800f034 <DSP_Test_Detect+0xb0>)
 800efc2:	7993      	ldrb	r3, [r2, #6]
 800efc4:	f043 0308 	orr.w	r3, r3, #8
 800efc8:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 800efca:	4b19      	ldr	r3, [pc, #100]	; (800f030 <DSP_Test_Detect+0xac>)
 800efcc:	2201      	movs	r2, #1
 800efce:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 800efd0:	2301      	movs	r3, #1
 800efd2:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 800efd4:	f7fb faee 	bl	800a5b4 <Dsp_OFF>
 800efd8:	e00b      	b.n	800eff2 <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 800efda:	4a16      	ldr	r2, [pc, #88]	; (800f034 <DSP_Test_Detect+0xb0>)
 800efdc:	7993      	ldrb	r3, [r2, #6]
 800efde:	f36f 03c3 	bfc	r3, #3, #1
 800efe2:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 800efe4:	4b12      	ldr	r3, [pc, #72]	; (800f030 <DSP_Test_Detect+0xac>)
 800efe6:	2200      	movs	r2, #0
 800efe8:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 800efea:	2302      	movs	r3, #2
 800efec:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 800efee:	f7fb fab9 	bl	800a564 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 800eff2:	79fb      	ldrb	r3, [r7, #7]
 800eff4:	b29b      	uxth	r3, r3
 800eff6:	021b      	lsls	r3, r3, #8
 800eff8:	b29b      	uxth	r3, r3
 800effa:	330e      	adds	r3, #14
 800effc:	b29b      	uxth	r3, r3
 800effe:	461a      	mov	r2, r3
 800f000:	210a      	movs	r1, #10
 800f002:	2003      	movs	r0, #3
 800f004:	f000 f9c6 	bl	800f394 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800f008:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800f00c:	210a      	movs	r1, #10
 800f00e:	2003      	movs	r0, #3
 800f010:	f000 f9c0 	bl	800f394 <PostMessage>
 800f014:	e004      	b.n	800f020 <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 800f016:	4b05      	ldr	r3, [pc, #20]	; (800f02c <DSP_Test_Detect+0xa8>)
 800f018:	2200      	movs	r2, #0
 800f01a:	705a      	strb	r2, [r3, #1]
 800f01c:	e000      	b.n	800f020 <DSP_Test_Detect+0x9c>
		return;
 800f01e:	bf00      	nop
	}
}
 800f020:	3708      	adds	r7, #8
 800f022:	46bd      	mov	sp, r7
 800f024:	bd80      	pop	{r7, pc}
 800f026:	bf00      	nop
 800f028:	20003b48 	.word	0x20003b48
 800f02c:	20003b5c 	.word	0x20003b5c
 800f030:	2000288d 	.word	0x2000288d
 800f034:	2000426c 	.word	0x2000426c

0800f038 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 800f038:	b480      	push	{r7}
 800f03a:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 800f03c:	bf00      	nop
 800f03e:	46bd      	mov	sp, r7
 800f040:	bc80      	pop	{r7}
 800f042:	4770      	bx	lr

0800f044 <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 800f044:	b480      	push	{r7}
 800f046:	b083      	sub	sp, #12
 800f048:	af00      	add	r7, sp, #0
 800f04a:	4603      	mov	r3, r0
 800f04c:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800f04e:	79fb      	ldrb	r3, [r7, #7]
 800f050:	2b01      	cmp	r3, #1
 800f052:	d105      	bne.n	800f060 <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 800f054:	4a07      	ldr	r2, [pc, #28]	; (800f074 <SYS_Power_Ctl+0x30>)
 800f056:	7953      	ldrb	r3, [r2, #5]
 800f058:	f043 0308 	orr.w	r3, r3, #8
 800f05c:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 800f05e:	e004      	b.n	800f06a <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 800f060:	4a04      	ldr	r2, [pc, #16]	; (800f074 <SYS_Power_Ctl+0x30>)
 800f062:	7953      	ldrb	r3, [r2, #5]
 800f064:	f36f 03c3 	bfc	r3, #3, #1
 800f068:	7153      	strb	r3, [r2, #5]
}
 800f06a:	bf00      	nop
 800f06c:	370c      	adds	r7, #12
 800f06e:	46bd      	mov	sp, r7
 800f070:	bc80      	pop	{r7}
 800f072:	4770      	bx	lr
 800f074:	2000426c 	.word	0x2000426c

0800f078 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 800f078:	b480      	push	{r7}
 800f07a:	b083      	sub	sp, #12
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	4603      	mov	r3, r0
 800f080:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 800f082:	bf00      	nop
 800f084:	370c      	adds	r7, #12
 800f086:	46bd      	mov	sp, r7
 800f088:	bc80      	pop	{r7}
 800f08a:	4770      	bx	lr

0800f08c <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 800f08c:	b480      	push	{r7}
 800f08e:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 800f090:	bf00      	nop
 800f092:	46bd      	mov	sp, r7
 800f094:	bc80      	pop	{r7}
 800f096:	4770      	bx	lr

0800f098 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 800f098:	b480      	push	{r7}
 800f09a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 800f09c:	bf00      	nop
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bc80      	pop	{r7}
 800f0a2:	4770      	bx	lr

0800f0a4 <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 800f0a8:	f7fb fb56 	bl	800a758 <DSP_IO_Init>
	BT_IO_Init();
 800f0ac:	f7ff fff4 	bl	800f098 <BT_IO_Init>
	DSP_TEST_Init();
 800f0b0:	f7ff ff61 	bl	800ef76 <DSP_TEST_Init>
	Start_IO_Init();
 800f0b4:	f7ff fd50 	bl	800eb58 <Start_IO_Init>
	PWR_IO_Init();
 800f0b8:	f7ff ffbe 	bl	800f038 <PWR_IO_Init>
	AMP_IO_Init();
 800f0bc:	f7ff ffe6 	bl	800f08c <AMP_IO_Init>
	MUTE_IO_Init();
 800f0c0:	f7ff fa70 	bl	800e5a4 <MUTE_IO_Init>
	LED_IO_Init();
 800f0c4:	f7ff fa4a 	bl	800e55c <LED_IO_Init>
	AD1938_IO_Init();
 800f0c8:	f7fa fd74 	bl	8009bb4 <AD1938_IO_Init>
	Eprom_IO_Init();
 800f0cc:	f7fe fc28 	bl	800d920 <Eprom_IO_Init>
}
 800f0d0:	bf00      	nop
 800f0d2:	bd80      	pop	{r7, pc}

0800f0d4 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b086      	sub	sp, #24
 800f0d8:	af02      	add	r7, sp, #8
 800f0da:	4603      	mov	r3, r0
 800f0dc:	460a      	mov	r2, r1
 800f0de:	71fb      	strb	r3, [r7, #7]
 800f0e0:	4613      	mov	r3, r2
 800f0e2:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 800f0e4:	79fb      	ldrb	r3, [r7, #7]
 800f0e6:	4a08      	ldr	r2, [pc, #32]	; (800f108 <SPI_RW+0x34>)
 800f0e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f0ec:	f107 020f 	add.w	r2, r7, #15
 800f0f0:	1db9      	adds	r1, r7, #6
 800f0f2:	f04f 33ff 	mov.w	r3, #4294967295
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	f7f6 f868 	bl	80051ce <HAL_SPI_TransmitReceive>
	return RxData;
 800f0fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800f100:	4618      	mov	r0, r3
 800f102:	3710      	adds	r7, #16
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}
 800f108:	200000fc 	.word	0x200000fc

0800f10c <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 800f110:	2200      	movs	r2, #0
 800f112:	2110      	movs	r1, #16
 800f114:	4816      	ldr	r0, [pc, #88]	; (800f170 <SPI_FLASH_ReadDeviceID+0x64>)
 800f116:	f7f4 f9df 	bl	80034d8 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 800f11a:	4b16      	ldr	r3, [pc, #88]	; (800f174 <SPI_FLASH_ReadDeviceID+0x68>)
 800f11c:	781b      	ldrb	r3, [r3, #0]
 800f11e:	4619      	mov	r1, r3
 800f120:	2000      	movs	r0, #0
 800f122:	f7ff ffd7 	bl	800f0d4 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800f126:	4b13      	ldr	r3, [pc, #76]	; (800f174 <SPI_FLASH_ReadDeviceID+0x68>)
 800f128:	785b      	ldrb	r3, [r3, #1]
 800f12a:	4619      	mov	r1, r3
 800f12c:	2000      	movs	r0, #0
 800f12e:	f7ff ffd1 	bl	800f0d4 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800f132:	4b10      	ldr	r3, [pc, #64]	; (800f174 <SPI_FLASH_ReadDeviceID+0x68>)
 800f134:	785b      	ldrb	r3, [r3, #1]
 800f136:	4619      	mov	r1, r3
 800f138:	2000      	movs	r0, #0
 800f13a:	f7ff ffcb 	bl	800f0d4 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800f13e:	4b0d      	ldr	r3, [pc, #52]	; (800f174 <SPI_FLASH_ReadDeviceID+0x68>)
 800f140:	785b      	ldrb	r3, [r3, #1]
 800f142:	4619      	mov	r1, r3
 800f144:	2000      	movs	r0, #0
 800f146:	f7ff ffc5 	bl	800f0d4 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800f14a:	4b0a      	ldr	r3, [pc, #40]	; (800f174 <SPI_FLASH_ReadDeviceID+0x68>)
 800f14c:	785b      	ldrb	r3, [r3, #1]
 800f14e:	4619      	mov	r1, r3
 800f150:	2000      	movs	r0, #0
 800f152:	f7ff ffbf 	bl	800f0d4 <SPI_RW>
 800f156:	4603      	mov	r3, r0
 800f158:	461a      	mov	r2, r3
 800f15a:	4b07      	ldr	r3, [pc, #28]	; (800f178 <SPI_FLASH_ReadDeviceID+0x6c>)
 800f15c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800f15e:	2201      	movs	r2, #1
 800f160:	2110      	movs	r1, #16
 800f162:	4803      	ldr	r0, [pc, #12]	; (800f170 <SPI_FLASH_ReadDeviceID+0x64>)
 800f164:	f7f4 f9b8 	bl	80034d8 <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 800f168:	4b03      	ldr	r3, [pc, #12]	; (800f178 <SPI_FLASH_ReadDeviceID+0x6c>)
 800f16a:	781b      	ldrb	r3, [r3, #0]

}
 800f16c:	4618      	mov	r0, r3
 800f16e:	bd80      	pop	{r7, pc}
 800f170:	40010800 	.word	0x40010800
 800f174:	200000f0 	.word	0x200000f0
 800f178:	20003b60 	.word	0x20003b60

0800f17c <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b082      	sub	sp, #8
 800f180:	af00      	add	r7, sp, #0
 800f182:	4603      	mov	r3, r0
 800f184:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 800f186:	79fb      	ldrb	r3, [r7, #7]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d002      	beq.n	800f192 <SysSpiExit+0x16>
 800f18c:	2b01      	cmp	r3, #1
 800f18e:	d003      	beq.n	800f198 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 800f190:	e005      	b.n	800f19e <SysSpiExit+0x22>
			MX_SPI1_Init();
 800f192:	f7f2 f9eb 	bl	800156c <MX_SPI1_Init>
			break;
 800f196:	e002      	b.n	800f19e <SysSpiExit+0x22>
			MX_SPI2_Init();
 800f198:	f7f2 fa1e 	bl	80015d8 <MX_SPI2_Init>
			break;
 800f19c:	bf00      	nop
	}
}
 800f19e:	bf00      	nop
 800f1a0:	3708      	adds	r7, #8
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}
	...

0800f1a8 <UartBufInit>:
};

//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b082      	sub	sp, #8
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	460a      	mov	r2, r1
 800f1b2:	71fb      	strb	r3, [r7, #7]
 800f1b4:	4613      	mov	r3, r2
 800f1b6:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 800f1b8:	79fa      	ldrb	r2, [r7, #7]
 800f1ba:	79bb      	ldrb	r3, [r7, #6]
 800f1bc:	490a      	ldr	r1, [pc, #40]	; (800f1e8 <UartBufInit+0x40>)
 800f1be:	0052      	lsls	r2, r2, #1
 800f1c0:	4413      	add	r3, r2
 800f1c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d009      	beq.n	800f1de <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 800f1ca:	79fa      	ldrb	r2, [r7, #7]
 800f1cc:	79bb      	ldrb	r3, [r7, #6]
 800f1ce:	4906      	ldr	r1, [pc, #24]	; (800f1e8 <UartBufInit+0x40>)
 800f1d0:	0052      	lsls	r2, r2, #1
 800f1d2:	4413      	add	r3, r2
 800f1d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f000 f941 	bl	800f460 <Queue_Init>
}
 800f1de:	bf00      	nop
 800f1e0:	3708      	adds	r7, #8
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	0802085c 	.word	0x0802085c

0800f1ec <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b083      	sub	sp, #12
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 800f1f6:	79fb      	ldrb	r3, [r7, #7]
 800f1f8:	2b03      	cmp	r3, #3
 800f1fa:	d80b      	bhi.n	800f214 <SysUartExit+0x28>
 800f1fc:	a201      	add	r2, pc, #4	; (adr r2, 800f204 <SysUartExit+0x18>)
 800f1fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f202:	bf00      	nop
 800f204:	0800f215 	.word	0x0800f215
 800f208:	0800f215 	.word	0x0800f215
 800f20c:	0800f215 	.word	0x0800f215
 800f210:	0800f215 	.word	0x0800f215
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
		case SCH_Uart3:
			break;
		default:break;
 800f214:	bf00      	nop
	}
}
 800f216:	bf00      	nop
 800f218:	370c      	adds	r7, #12
 800f21a:	46bd      	mov	sp, r7
 800f21c:	bc80      	pop	{r7}
 800f21e:	4770      	bx	lr

0800f220 <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b082      	sub	sp, #8
 800f224:	af00      	add	r7, sp, #0
 800f226:	4603      	mov	r3, r0
 800f228:	6039      	str	r1, [r7, #0]
 800f22a:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 800f22c:	79fb      	ldrb	r3, [r7, #7]
 800f22e:	2b03      	cmp	r3, #3
 800f230:	d80a      	bhi.n	800f248 <SysUartInit+0x28>
 800f232:	a201      	add	r2, pc, #4	; (adr r2, 800f238 <SysUartInit+0x18>)
 800f234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f238:	0800f24d 	.word	0x0800f24d
 800f23c:	0800f24d 	.word	0x0800f24d
 800f240:	0800f24d 	.word	0x0800f24d
 800f244:	0800f24d 	.word	0x0800f24d
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 800f248:	2300      	movs	r3, #0
 800f24a:	e00b      	b.n	800f264 <SysUartInit+0x44>
			break;
 800f24c:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 800f24e:	79fb      	ldrb	r3, [r7, #7]
 800f250:	2101      	movs	r1, #1
 800f252:	4618      	mov	r0, r3
 800f254:	f7ff ffa8 	bl	800f1a8 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 800f258:	79fb      	ldrb	r3, [r7, #7]
 800f25a:	2100      	movs	r1, #0
 800f25c:	4618      	mov	r0, r3
 800f25e:	f7ff ffa3 	bl	800f1a8 <UartBufInit>
	return TRUE;
 800f262:	2301      	movs	r3, #1
}
 800f264:	4618      	mov	r0, r3
 800f266:	3708      	adds	r7, #8
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}

0800f26c <SysWait1Us>:
**  Created on	: 
**  Description	:  Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 800f26c:	b480      	push	{r7}
 800f26e:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 800f270:	bf00      	nop
 800f272:	46bd      	mov	sp, r7
 800f274:	bc80      	pop	{r7}
 800f276:	4770      	bx	lr

0800f278 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b082      	sub	sp, #8
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
	while(Time--)
 800f280:	e001      	b.n	800f286 <SysWaitUs+0xe>
		SysWait1Us();
 800f282:	f7ff fff3 	bl	800f26c <SysWait1Us>
	while(Time--)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	1e5a      	subs	r2, r3, #1
 800f28a:	607a      	str	r2, [r7, #4]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d1f8      	bne.n	800f282 <SysWaitUs+0xa>
}
 800f290:	bf00      	nop
 800f292:	3708      	adds	r7, #8
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
	while(Time--)
 800f2a0:	e003      	b.n	800f2aa <SysWaitMs+0x12>
		SysWaitUs(1000);
 800f2a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f2a6:	f7ff ffe7 	bl	800f278 <SysWaitUs>
	while(Time--)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	1e5a      	subs	r2, r3, #1
 800f2ae:	607a      	str	r2, [r7, #4]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d1f6      	bne.n	800f2a2 <SysWaitMs+0xa>
}
 800f2b4:	bf00      	nop
 800f2b6:	3708      	adds	r7, #8
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}

0800f2bc <GetMax>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 800f2bc:	b480      	push	{r7}
 800f2be:	b083      	sub	sp, #12
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 800f2c6:	683a      	ldr	r2, [r7, #0]
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	4293      	cmp	r3, r2
 800f2cc:	bf38      	it	cc
 800f2ce:	4613      	movcc	r3, r2
}
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	370c      	adds	r7, #12
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bc80      	pop	{r7}
 800f2d8:	4770      	bx	lr

0800f2da <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 800f2da:	b480      	push	{r7}
 800f2dc:	b083      	sub	sp, #12
 800f2de:	af00      	add	r7, sp, #0
 800f2e0:	6078      	str	r0, [r7, #4]
 800f2e2:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 800f2e4:	687a      	ldr	r2, [r7, #4]
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	4293      	cmp	r3, r2
 800f2ea:	bf28      	it	cs
 800f2ec:	4613      	movcs	r3, r2
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	370c      	adds	r7, #12
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bc80      	pop	{r7}
 800f2f6:	4770      	bx	lr

0800f2f8 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	60f8      	str	r0, [r7, #12]
 800f300:	60b9      	str	r1, [r7, #8]
 800f302:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 800f304:	68b9      	ldr	r1, [r7, #8]
 800f306:	68f8      	ldr	r0, [r7, #12]
 800f308:	f7ff ffd8 	bl	800f2bc <GetMax>
 800f30c:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 800f30e:	68b9      	ldr	r1, [r7, #8]
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f7ff ffe2 	bl	800f2da <GetMin>
 800f316:	60b8      	str	r0, [r7, #8]
	return Data;
 800f318:	68bb      	ldr	r3, [r7, #8]
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3710      	adds	r7, #16
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <sch_memset>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 800f322:	b480      	push	{r7}
 800f324:	b085      	sub	sp, #20
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
 800f32a:	460b      	mov	r3, r1
 800f32c:	70fb      	strb	r3, [r7, #3]
 800f32e:	4613      	mov	r3, r2
 800f330:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	60fb      	str	r3, [r7, #12]
	while(n--)
 800f336:	e004      	b.n	800f342 <sch_memset+0x20>
	{
		*su++ = c;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	1c5a      	adds	r2, r3, #1
 800f33c:	60fa      	str	r2, [r7, #12]
 800f33e:	78fa      	ldrb	r2, [r7, #3]
 800f340:	701a      	strb	r2, [r3, #0]
	while(n--)
 800f342:	883b      	ldrh	r3, [r7, #0]
 800f344:	1e5a      	subs	r2, r3, #1
 800f346:	803a      	strh	r2, [r7, #0]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d1f5      	bne.n	800f338 <sch_memset+0x16>
	}
}  
 800f34c:	bf00      	nop
 800f34e:	3714      	adds	r7, #20
 800f350:	46bd      	mov	sp, r7
 800f352:	bc80      	pop	{r7}
 800f354:	4770      	bx	lr

0800f356 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 800f356:	b480      	push	{r7}
 800f358:	b087      	sub	sp, #28
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	60f8      	str	r0, [r7, #12]
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	4613      	mov	r3, r2
 800f362:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 800f368:	68bb      	ldr	r3, [r7, #8]
 800f36a:	613b      	str	r3, [r7, #16]
	while(n--)
 800f36c:	e007      	b.n	800f37e <sch_memcpy+0x28>
	{
		*t++ = *f++;
 800f36e:	693a      	ldr	r2, [r7, #16]
 800f370:	1c53      	adds	r3, r2, #1
 800f372:	613b      	str	r3, [r7, #16]
 800f374:	697b      	ldr	r3, [r7, #20]
 800f376:	1c59      	adds	r1, r3, #1
 800f378:	6179      	str	r1, [r7, #20]
 800f37a:	7812      	ldrb	r2, [r2, #0]
 800f37c:	701a      	strb	r2, [r3, #0]
	while(n--)
 800f37e:	88fb      	ldrh	r3, [r7, #6]
 800f380:	1e5a      	subs	r2, r3, #1
 800f382:	80fa      	strh	r2, [r7, #6]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d1f2      	bne.n	800f36e <sch_memcpy+0x18>
	}
}
 800f388:	bf00      	nop
 800f38a:	371c      	adds	r7, #28
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bc80      	pop	{r7}
 800f390:	4770      	bx	lr
	...

0800f394 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b084      	sub	sp, #16
 800f398:	af00      	add	r7, sp, #0
 800f39a:	4603      	mov	r3, r0
 800f39c:	71fb      	strb	r3, [r7, #7]
 800f39e:	460b      	mov	r3, r1
 800f3a0:	71bb      	strb	r3, [r7, #6]
 800f3a2:	4613      	mov	r3, r2
 800f3a4:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 800f3a6:	79bb      	ldrb	r3, [r7, #6]
 800f3a8:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 800f3aa:	88bb      	ldrh	r3, [r7, #4]
 800f3ac:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 800f3ae:	79bb      	ldrb	r3, [r7, #6]
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d106      	bne.n	800f3c2 <PostMessage+0x2e>
 800f3b4:	88bb      	ldrh	r3, [r7, #4]
 800f3b6:	2b03      	cmp	r3, #3
 800f3b8:	d103      	bne.n	800f3c2 <PostMessage+0x2e>
	{
		Msg.ID=ID;
 800f3ba:	79bb      	ldrb	r3, [r7, #6]
 800f3bc:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 800f3be:	88bb      	ldrh	r3, [r7, #4]
 800f3c0:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 800f3c2:	79fb      	ldrb	r3, [r7, #7]
 800f3c4:	011b      	lsls	r3, r3, #4
 800f3c6:	4a06      	ldr	r2, [pc, #24]	; (800f3e0 <PostMessage+0x4c>)
 800f3c8:	4413      	add	r3, r2
 800f3ca:	f107 010c 	add.w	r1, r7, #12
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f000 f863 	bl	800f49c <Queue_In>
 800f3d6:	4603      	mov	r3, r0
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3710      	adds	r7, #16
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	bd80      	pop	{r7, pc}
 800f3e0:	20000188 	.word	0x20000188

0800f3e4 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	6039      	str	r1, [r7, #0]
 800f3ee:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 800f3f0:	79fb      	ldrb	r3, [r7, #7]
 800f3f2:	011b      	lsls	r3, r3, #4
 800f3f4:	4a05      	ldr	r2, [pc, #20]	; (800f40c <GetMessage+0x28>)
 800f3f6:	4413      	add	r3, r2
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	6839      	ldr	r1, [r7, #0]
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f000 f8a4 	bl	800f54a <Queue_Out>
 800f402:	4603      	mov	r3, r0
}
 800f404:	4618      	mov	r0, r3
 800f406:	3708      	adds	r7, #8
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	20000188 	.word	0x20000188

0800f410 <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b082      	sub	sp, #8
 800f414:	af00      	add	r7, sp, #0
 800f416:	4603      	mov	r3, r0
 800f418:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 800f41a:	79fb      	ldrb	r3, [r7, #7]
 800f41c:	011b      	lsls	r3, r3, #4
 800f41e:	4a04      	ldr	r2, [pc, #16]	; (800f430 <ClearMessage+0x20>)
 800f420:	4413      	add	r3, r2
 800f422:	4618      	mov	r0, r3
 800f424:	f000 f81c 	bl	800f460 <Queue_Init>
}
 800f428:	bf00      	nop
 800f42a:	3708      	adds	r7, #8
 800f42c:	46bd      	mov	sp, r7
 800f42e:	bd80      	pop	{r7, pc}
 800f430:	20000188 	.word	0x20000188

0800f434 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 800f43a:	2300      	movs	r3, #0
 800f43c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 800f43e:	2300      	movs	r3, #0
 800f440:	71fb      	strb	r3, [r7, #7]
 800f442:	e006      	b.n	800f452 <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 800f444:	79fb      	ldrb	r3, [r7, #7]
 800f446:	4618      	mov	r0, r3
 800f448:	f7ff ffe2 	bl	800f410 <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 800f44c:	79fb      	ldrb	r3, [r7, #7]
 800f44e:	3301      	adds	r3, #1
 800f450:	71fb      	strb	r3, [r7, #7]
 800f452:	79fb      	ldrb	r3, [r7, #7]
 800f454:	2b03      	cmp	r3, #3
 800f456:	d9f5      	bls.n	800f444 <ClearAllModeMessage+0x10>
}
 800f458:	bf00      	nop
 800f45a:	3708      	adds	r7, #8
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}

0800f460 <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2200      	movs	r2, #0
 800f46c:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2200      	movs	r2, #0
 800f472:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2200      	movs	r2, #0
 800f478:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	68d8      	ldr	r0, [r3, #12]
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	88db      	ldrh	r3, [r3, #6]
 800f482:	687a      	ldr	r2, [r7, #4]
 800f484:	8912      	ldrh	r2, [r2, #8]
 800f486:	fb02 f303 	mul.w	r3, r2, r3
 800f48a:	b29b      	uxth	r3, r3
 800f48c:	461a      	mov	r2, r3
 800f48e:	2100      	movs	r1, #0
 800f490:	f7ff ff47 	bl	800f322 <sch_memset>
}
 800f494:	bf00      	nop
 800f496:	3708      	adds	r7, #8
 800f498:	46bd      	mov	sp, r7
 800f49a:	bd80      	pop	{r7, pc}

0800f49c <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800f49c:	b580      	push	{r7, lr}
 800f49e:	b086      	sub	sp, #24
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	60f8      	str	r0, [r7, #12]
 800f4a4:	60b9      	str	r1, [r7, #8]
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	881b      	ldrh	r3, [r3, #0]
 800f4b2:	461a      	mov	r2, r3
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	88db      	ldrh	r3, [r3, #6]
 800f4b8:	4619      	mov	r1, r3
 800f4ba:	88fb      	ldrh	r3, [r7, #6]
 800f4bc:	1acb      	subs	r3, r1, r3
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	dd24      	ble.n	800f50c <Queue_In+0x70>
		return FALSE;
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	e03d      	b.n	800f542 <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	68d9      	ldr	r1, [r3, #12]
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	885b      	ldrh	r3, [r3, #2]
 800f4ce:	461a      	mov	r2, r3
 800f4d0:	8afb      	ldrh	r3, [r7, #22]
 800f4d2:	4413      	add	r3, r2
 800f4d4:	68fa      	ldr	r2, [r7, #12]
 800f4d6:	88d2      	ldrh	r2, [r2, #6]
 800f4d8:	fb93 f0f2 	sdiv	r0, r3, r2
 800f4dc:	fb02 f200 	mul.w	r2, r2, r0
 800f4e0:	1a9b      	subs	r3, r3, r2
 800f4e2:	68fa      	ldr	r2, [r7, #12]
 800f4e4:	8912      	ldrh	r2, [r2, #8]
 800f4e6:	fb02 f303 	mul.w	r3, r2, r3
 800f4ea:	18c8      	adds	r0, r1, r3
 800f4ec:	8afb      	ldrh	r3, [r7, #22]
 800f4ee:	68fa      	ldr	r2, [r7, #12]
 800f4f0:	8912      	ldrh	r2, [r2, #8]
 800f4f2:	fb02 f303 	mul.w	r3, r2, r3
 800f4f6:	461a      	mov	r2, r3
 800f4f8:	68bb      	ldr	r3, [r7, #8]
 800f4fa:	1899      	adds	r1, r3, r2
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	891b      	ldrh	r3, [r3, #8]
 800f500:	461a      	mov	r2, r3
 800f502:	f7ff ff28 	bl	800f356 <sch_memcpy>
		Length++;
 800f506:	8afb      	ldrh	r3, [r7, #22]
 800f508:	3301      	adds	r3, #1
 800f50a:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800f50c:	8afa      	ldrh	r2, [r7, #22]
 800f50e:	88fb      	ldrh	r3, [r7, #6]
 800f510:	429a      	cmp	r2, r3
 800f512:	d3d8      	bcc.n	800f4c6 <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	885b      	ldrh	r3, [r3, #2]
 800f518:	461a      	mov	r2, r3
 800f51a:	88fb      	ldrh	r3, [r7, #6]
 800f51c:	4413      	add	r3, r2
 800f51e:	68fa      	ldr	r2, [r7, #12]
 800f520:	88d2      	ldrh	r2, [r2, #6]
 800f522:	fb93 f1f2 	sdiv	r1, r3, r2
 800f526:	fb02 f201 	mul.w	r2, r2, r1
 800f52a:	1a9b      	subs	r3, r3, r2
 800f52c:	b29a      	uxth	r2, r3
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	881a      	ldrh	r2, [r3, #0]
 800f536:	88fb      	ldrh	r3, [r7, #6]
 800f538:	4413      	add	r3, r2
 800f53a:	b29a      	uxth	r2, r3
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800f540:	2301      	movs	r3, #1
}
 800f542:	4618      	mov	r0, r3
 800f544:	3718      	adds	r7, #24
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}

0800f54a <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800f54a:	b590      	push	{r4, r7, lr}
 800f54c:	b087      	sub	sp, #28
 800f54e:	af00      	add	r7, sp, #0
 800f550:	60f8      	str	r0, [r7, #12]
 800f552:	60b9      	str	r1, [r7, #8]
 800f554:	4613      	mov	r3, r2
 800f556:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800f558:	2300      	movs	r3, #0
 800f55a:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	881b      	ldrh	r3, [r3, #0]
 800f560:	88fa      	ldrh	r2, [r7, #6]
 800f562:	429a      	cmp	r2, r3
 800f564:	d925      	bls.n	800f5b2 <Queue_Out+0x68>
		return FALSE;
 800f566:	2300      	movs	r3, #0
 800f568:	e03e      	b.n	800f5e8 <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 800f56a:	8afb      	ldrh	r3, [r7, #22]
 800f56c:	68fa      	ldr	r2, [r7, #12]
 800f56e:	8912      	ldrh	r2, [r2, #8]
 800f570:	fb02 f303 	mul.w	r3, r2, r3
 800f574:	461a      	mov	r2, r3
 800f576:	68bb      	ldr	r3, [r7, #8]
 800f578:	189c      	adds	r4, r3, r2
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	68d9      	ldr	r1, [r3, #12]
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	889b      	ldrh	r3, [r3, #4]
 800f582:	461a      	mov	r2, r3
 800f584:	8afb      	ldrh	r3, [r7, #22]
 800f586:	4413      	add	r3, r2
 800f588:	68fa      	ldr	r2, [r7, #12]
 800f58a:	88d2      	ldrh	r2, [r2, #6]
 800f58c:	fb93 f0f2 	sdiv	r0, r3, r2
 800f590:	fb02 f200 	mul.w	r2, r2, r0
 800f594:	1a9b      	subs	r3, r3, r2
 800f596:	68fa      	ldr	r2, [r7, #12]
 800f598:	8912      	ldrh	r2, [r2, #8]
 800f59a:	fb02 f303 	mul.w	r3, r2, r3
 800f59e:	4419      	add	r1, r3
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	891b      	ldrh	r3, [r3, #8]
 800f5a4:	461a      	mov	r2, r3
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	f7ff fed5 	bl	800f356 <sch_memcpy>
		Length++;
 800f5ac:	8afb      	ldrh	r3, [r7, #22]
 800f5ae:	3301      	adds	r3, #1
 800f5b0:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800f5b2:	8afa      	ldrh	r2, [r7, #22]
 800f5b4:	88fb      	ldrh	r3, [r7, #6]
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	d3d7      	bcc.n	800f56a <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	889b      	ldrh	r3, [r3, #4]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	88fb      	ldrh	r3, [r7, #6]
 800f5c2:	4413      	add	r3, r2
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	88d2      	ldrh	r2, [r2, #6]
 800f5c8:	fb93 f1f2 	sdiv	r1, r3, r2
 800f5cc:	fb02 f201 	mul.w	r2, r2, r1
 800f5d0:	1a9b      	subs	r3, r3, r2
 800f5d2:	b29a      	uxth	r2, r3
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	881a      	ldrh	r2, [r3, #0]
 800f5dc:	88fb      	ldrh	r3, [r7, #6]
 800f5de:	1ad3      	subs	r3, r2, r3
 800f5e0:	b29a      	uxth	r2, r3
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800f5e6:	2301      	movs	r3, #1
}
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	371c      	adds	r7, #28
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	bd90      	pop	{r4, r7, pc}

0800f5f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	4912      	ldr	r1, [pc, #72]	; (800f640 <MX_USB_DEVICE_Init+0x50>)
 800f5f8:	4812      	ldr	r0, [pc, #72]	; (800f644 <MX_USB_DEVICE_Init+0x54>)
 800f5fa:	f7f8 f869 	bl	80076d0 <USBD_Init>
 800f5fe:	4603      	mov	r3, r0
 800f600:	2b00      	cmp	r3, #0
 800f602:	d001      	beq.n	800f608 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f604:	f7f1 ffac 	bl	8001560 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800f608:	490f      	ldr	r1, [pc, #60]	; (800f648 <MX_USB_DEVICE_Init+0x58>)
 800f60a:	480e      	ldr	r0, [pc, #56]	; (800f644 <MX_USB_DEVICE_Init+0x54>)
 800f60c:	f7f8 f88b 	bl	8007726 <USBD_RegisterClass>
 800f610:	4603      	mov	r3, r0
 800f612:	2b00      	cmp	r3, #0
 800f614:	d001      	beq.n	800f61a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f616:	f7f1 ffa3 	bl	8001560 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800f61a:	490c      	ldr	r1, [pc, #48]	; (800f64c <MX_USB_DEVICE_Init+0x5c>)
 800f61c:	4809      	ldr	r0, [pc, #36]	; (800f644 <MX_USB_DEVICE_Init+0x54>)
 800f61e:	f7f8 f841 	bl	80076a4 <USBD_CUSTOM_HID_RegisterInterface>
 800f622:	4603      	mov	r3, r0
 800f624:	2b00      	cmp	r3, #0
 800f626:	d001      	beq.n	800f62c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f628:	f7f1 ff9a 	bl	8001560 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f62c:	4805      	ldr	r0, [pc, #20]	; (800f644 <MX_USB_DEVICE_Init+0x54>)
 800f62e:	f7f8 f893 	bl	8007758 <USBD_Start>
 800f632:	4603      	mov	r3, r0
 800f634:	2b00      	cmp	r3, #0
 800f636:	d001      	beq.n	800f63c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f638:	f7f1 ff92 	bl	8001560 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f63c:	bf00      	nop
 800f63e:	bd80      	pop	{r7, pc}
 800f640:	200001fc 	.word	0x200001fc
 800f644:	200043b8 	.word	0x200043b8
 800f648:	2000000c 	.word	0x2000000c
 800f64c:	200001ec 	.word	0x200001ec

0800f650 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800f650:	b480      	push	{r7}
 800f652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f654:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f656:	4618      	mov	r0, r3
 800f658:	46bd      	mov	sp, r7
 800f65a:	bc80      	pop	{r7}
 800f65c:	4770      	bx	lr

0800f65e <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800f65e:	b480      	push	{r7}
 800f660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800f662:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f664:	4618      	mov	r0, r3
 800f666:	46bd      	mov	sp, r7
 800f668:	bc80      	pop	{r7}
 800f66a:	4770      	bx	lr

0800f66c <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b084      	sub	sp, #16
 800f670:	af00      	add	r7, sp, #0
 800f672:	4603      	mov	r3, r0
 800f674:	460a      	mov	r2, r1
 800f676:	71fb      	strb	r3, [r7, #7]
 800f678:	4613      	mov	r3, r2
 800f67a:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f67c:	4b0f      	ldr	r3, [pc, #60]	; (800f6bc <CUSTOM_HID_OutEvent_FS+0x50>)
 800f67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f682:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 800f684:	2300      	movs	r3, #0
 800f686:	73fb      	strb	r3, [r7, #15]
 800f688:	e010      	b.n	800f6ac <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 800f68a:	7bfa      	ldrb	r2, [r7, #15]
 800f68c:	7bfb      	ldrb	r3, [r7, #15]
 800f68e:	68b9      	ldr	r1, [r7, #8]
 800f690:	5c89      	ldrb	r1, [r1, r2]
 800f692:	4a0b      	ldr	r2, [pc, #44]	; (800f6c0 <CUSTOM_HID_OutEvent_FS+0x54>)
 800f694:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 800f696:	7bf9      	ldrb	r1, [r7, #15]
 800f698:	7bfb      	ldrb	r3, [r7, #15]
 800f69a:	4a09      	ldr	r2, [pc, #36]	; (800f6c0 <CUSTOM_HID_OutEvent_FS+0x54>)
 800f69c:	5cd3      	ldrb	r3, [r2, r3]
 800f69e:	461a      	mov	r2, r3
 800f6a0:	4808      	ldr	r0, [pc, #32]	; (800f6c4 <CUSTOM_HID_OutEvent_FS+0x58>)
 800f6a2:	f000 fbd9 	bl	800fe58 <iprintf>
    for(i=0;i<64;i++) 
 800f6a6:	7bfb      	ldrb	r3, [r7, #15]
 800f6a8:	3301      	adds	r3, #1
 800f6aa:	73fb      	strb	r3, [r7, #15]
 800f6ac:	7bfb      	ldrb	r3, [r7, #15]
 800f6ae:	2b3f      	cmp	r3, #63	; 0x3f
 800f6b0:	d9eb      	bls.n	800f68a <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 800f6b2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	3710      	adds	r7, #16
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	bd80      	pop	{r7, pc}
 800f6bc:	200043b8 	.word	0x200043b8
 800f6c0:	20002a74 	.word	0x20002a74
 800f6c4:	08012f0c 	.word	0x08012f0c

0800f6c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b083      	sub	sp, #12
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	6039      	str	r1, [r7, #0]
 800f6d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	2212      	movs	r2, #18
 800f6d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f6da:	4b03      	ldr	r3, [pc, #12]	; (800f6e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f6dc:	4618      	mov	r0, r3
 800f6de:	370c      	adds	r7, #12
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	bc80      	pop	{r7}
 800f6e4:	4770      	bx	lr
 800f6e6:	bf00      	nop
 800f6e8:	20000218 	.word	0x20000218

0800f6ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f6ec:	b480      	push	{r7}
 800f6ee:	b083      	sub	sp, #12
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	6039      	str	r1, [r7, #0]
 800f6f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	2204      	movs	r2, #4
 800f6fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f6fe:	4b03      	ldr	r3, [pc, #12]	; (800f70c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f700:	4618      	mov	r0, r3
 800f702:	370c      	adds	r7, #12
 800f704:	46bd      	mov	sp, r7
 800f706:	bc80      	pop	{r7}
 800f708:	4770      	bx	lr
 800f70a:	bf00      	nop
 800f70c:	2000022c 	.word	0x2000022c

0800f710 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b082      	sub	sp, #8
 800f714:	af00      	add	r7, sp, #0
 800f716:	4603      	mov	r3, r0
 800f718:	6039      	str	r1, [r7, #0]
 800f71a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f71c:	79fb      	ldrb	r3, [r7, #7]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d105      	bne.n	800f72e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f722:	683a      	ldr	r2, [r7, #0]
 800f724:	4907      	ldr	r1, [pc, #28]	; (800f744 <USBD_FS_ProductStrDescriptor+0x34>)
 800f726:	4808      	ldr	r0, [pc, #32]	; (800f748 <USBD_FS_ProductStrDescriptor+0x38>)
 800f728:	f7f8 ff81 	bl	800862e <USBD_GetString>
 800f72c:	e004      	b.n	800f738 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f72e:	683a      	ldr	r2, [r7, #0]
 800f730:	4904      	ldr	r1, [pc, #16]	; (800f744 <USBD_FS_ProductStrDescriptor+0x34>)
 800f732:	4805      	ldr	r0, [pc, #20]	; (800f748 <USBD_FS_ProductStrDescriptor+0x38>)
 800f734:	f7f8 ff7b 	bl	800862e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f738:	4b02      	ldr	r3, [pc, #8]	; (800f744 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3708      	adds	r7, #8
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop
 800f744:	2000467c 	.word	0x2000467c
 800f748:	08012f28 	.word	0x08012f28

0800f74c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b082      	sub	sp, #8
 800f750:	af00      	add	r7, sp, #0
 800f752:	4603      	mov	r3, r0
 800f754:	6039      	str	r1, [r7, #0]
 800f756:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f758:	683a      	ldr	r2, [r7, #0]
 800f75a:	4904      	ldr	r1, [pc, #16]	; (800f76c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f75c:	4804      	ldr	r0, [pc, #16]	; (800f770 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f75e:	f7f8 ff66 	bl	800862e <USBD_GetString>
  return USBD_StrDesc;
 800f762:	4b02      	ldr	r3, [pc, #8]	; (800f76c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f764:	4618      	mov	r0, r3
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}
 800f76c:	2000467c 	.word	0x2000467c
 800f770:	08012f48 	.word	0x08012f48

0800f774 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b082      	sub	sp, #8
 800f778:	af00      	add	r7, sp, #0
 800f77a:	4603      	mov	r3, r0
 800f77c:	6039      	str	r1, [r7, #0]
 800f77e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	221a      	movs	r2, #26
 800f784:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f786:	f000 f843 	bl	800f810 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f78a:	4b02      	ldr	r3, [pc, #8]	; (800f794 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f78c:	4618      	mov	r0, r3
 800f78e:	3708      	adds	r7, #8
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}
 800f794:	20000230 	.word	0x20000230

0800f798 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b082      	sub	sp, #8
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	4603      	mov	r3, r0
 800f7a0:	6039      	str	r1, [r7, #0]
 800f7a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d105      	bne.n	800f7b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f7aa:	683a      	ldr	r2, [r7, #0]
 800f7ac:	4907      	ldr	r1, [pc, #28]	; (800f7cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800f7ae:	4808      	ldr	r0, [pc, #32]	; (800f7d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f7b0:	f7f8 ff3d 	bl	800862e <USBD_GetString>
 800f7b4:	e004      	b.n	800f7c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f7b6:	683a      	ldr	r2, [r7, #0]
 800f7b8:	4904      	ldr	r1, [pc, #16]	; (800f7cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800f7ba:	4805      	ldr	r0, [pc, #20]	; (800f7d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f7bc:	f7f8 ff37 	bl	800862e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f7c0:	4b02      	ldr	r3, [pc, #8]	; (800f7cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3708      	adds	r7, #8
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	2000467c 	.word	0x2000467c
 800f7d0:	08012f5c 	.word	0x08012f5c

0800f7d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b082      	sub	sp, #8
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	4603      	mov	r3, r0
 800f7dc:	6039      	str	r1, [r7, #0]
 800f7de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f7e0:	79fb      	ldrb	r3, [r7, #7]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d105      	bne.n	800f7f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f7e6:	683a      	ldr	r2, [r7, #0]
 800f7e8:	4907      	ldr	r1, [pc, #28]	; (800f808 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f7ea:	4808      	ldr	r0, [pc, #32]	; (800f80c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f7ec:	f7f8 ff1f 	bl	800862e <USBD_GetString>
 800f7f0:	e004      	b.n	800f7fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f7f2:	683a      	ldr	r2, [r7, #0]
 800f7f4:	4904      	ldr	r1, [pc, #16]	; (800f808 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f7f6:	4805      	ldr	r0, [pc, #20]	; (800f80c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f7f8:	f7f8 ff19 	bl	800862e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f7fc:	4b02      	ldr	r3, [pc, #8]	; (800f808 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f7fe:	4618      	mov	r0, r3
 800f800:	3708      	adds	r7, #8
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}
 800f806:	bf00      	nop
 800f808:	2000467c 	.word	0x2000467c
 800f80c:	08012f70 	.word	0x08012f70

0800f810 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b084      	sub	sp, #16
 800f814:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f816:	4b0f      	ldr	r3, [pc, #60]	; (800f854 <Get_SerialNum+0x44>)
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f81c:	4b0e      	ldr	r3, [pc, #56]	; (800f858 <Get_SerialNum+0x48>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f822:	4b0e      	ldr	r3, [pc, #56]	; (800f85c <Get_SerialNum+0x4c>)
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f828:	68fa      	ldr	r2, [r7, #12]
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	4413      	add	r3, r2
 800f82e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d009      	beq.n	800f84a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f836:	2208      	movs	r2, #8
 800f838:	4909      	ldr	r1, [pc, #36]	; (800f860 <Get_SerialNum+0x50>)
 800f83a:	68f8      	ldr	r0, [r7, #12]
 800f83c:	f000 f814 	bl	800f868 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f840:	2204      	movs	r2, #4
 800f842:	4908      	ldr	r1, [pc, #32]	; (800f864 <Get_SerialNum+0x54>)
 800f844:	68b8      	ldr	r0, [r7, #8]
 800f846:	f000 f80f 	bl	800f868 <IntToUnicode>
  }
}
 800f84a:	bf00      	nop
 800f84c:	3710      	adds	r7, #16
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}
 800f852:	bf00      	nop
 800f854:	1ffff7e8 	.word	0x1ffff7e8
 800f858:	1ffff7ec 	.word	0x1ffff7ec
 800f85c:	1ffff7f0 	.word	0x1ffff7f0
 800f860:	20000232 	.word	0x20000232
 800f864:	20000242 	.word	0x20000242

0800f868 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f868:	b480      	push	{r7}
 800f86a:	b087      	sub	sp, #28
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	60f8      	str	r0, [r7, #12]
 800f870:	60b9      	str	r1, [r7, #8]
 800f872:	4613      	mov	r3, r2
 800f874:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f876:	2300      	movs	r3, #0
 800f878:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f87a:	2300      	movs	r3, #0
 800f87c:	75fb      	strb	r3, [r7, #23]
 800f87e:	e027      	b.n	800f8d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	0f1b      	lsrs	r3, r3, #28
 800f884:	2b09      	cmp	r3, #9
 800f886:	d80b      	bhi.n	800f8a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	0f1b      	lsrs	r3, r3, #28
 800f88c:	b2da      	uxtb	r2, r3
 800f88e:	7dfb      	ldrb	r3, [r7, #23]
 800f890:	005b      	lsls	r3, r3, #1
 800f892:	4619      	mov	r1, r3
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	440b      	add	r3, r1
 800f898:	3230      	adds	r2, #48	; 0x30
 800f89a:	b2d2      	uxtb	r2, r2
 800f89c:	701a      	strb	r2, [r3, #0]
 800f89e:	e00a      	b.n	800f8b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	0f1b      	lsrs	r3, r3, #28
 800f8a4:	b2da      	uxtb	r2, r3
 800f8a6:	7dfb      	ldrb	r3, [r7, #23]
 800f8a8:	005b      	lsls	r3, r3, #1
 800f8aa:	4619      	mov	r1, r3
 800f8ac:	68bb      	ldr	r3, [r7, #8]
 800f8ae:	440b      	add	r3, r1
 800f8b0:	3237      	adds	r2, #55	; 0x37
 800f8b2:	b2d2      	uxtb	r2, r2
 800f8b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	011b      	lsls	r3, r3, #4
 800f8ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f8bc:	7dfb      	ldrb	r3, [r7, #23]
 800f8be:	005b      	lsls	r3, r3, #1
 800f8c0:	3301      	adds	r3, #1
 800f8c2:	68ba      	ldr	r2, [r7, #8]
 800f8c4:	4413      	add	r3, r2
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f8ca:	7dfb      	ldrb	r3, [r7, #23]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	75fb      	strb	r3, [r7, #23]
 800f8d0:	7dfa      	ldrb	r2, [r7, #23]
 800f8d2:	79fb      	ldrb	r3, [r7, #7]
 800f8d4:	429a      	cmp	r2, r3
 800f8d6:	d3d3      	bcc.n	800f880 <IntToUnicode+0x18>
  }
}
 800f8d8:	bf00      	nop
 800f8da:	371c      	adds	r7, #28
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bc80      	pop	{r7}
 800f8e0:	4770      	bx	lr
	...

0800f8e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b084      	sub	sp, #16
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	4a11      	ldr	r2, [pc, #68]	; (800f938 <HAL_PCD_MspInit+0x54>)
 800f8f2:	4293      	cmp	r3, r2
 800f8f4:	d11b      	bne.n	800f92e <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800f8f6:	4b11      	ldr	r3, [pc, #68]	; (800f93c <HAL_PCD_MspInit+0x58>)
 800f8f8:	69db      	ldr	r3, [r3, #28]
 800f8fa:	4a10      	ldr	r2, [pc, #64]	; (800f93c <HAL_PCD_MspInit+0x58>)
 800f8fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f900:	61d3      	str	r3, [r2, #28]
 800f902:	4b0e      	ldr	r3, [pc, #56]	; (800f93c <HAL_PCD_MspInit+0x58>)
 800f904:	69db      	ldr	r3, [r3, #28]
 800f906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f90a:	60fb      	str	r3, [r7, #12]
 800f90c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 800f90e:	2200      	movs	r2, #0
 800f910:	2105      	movs	r1, #5
 800f912:	2013      	movs	r0, #19
 800f914:	f7f3 f90b 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800f918:	2013      	movs	r0, #19
 800f91a:	f7f3 f924 	bl	8002b66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800f91e:	2200      	movs	r2, #0
 800f920:	2105      	movs	r1, #5
 800f922:	2014      	movs	r0, #20
 800f924:	f7f3 f903 	bl	8002b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800f928:	2014      	movs	r0, #20
 800f92a:	f7f3 f91c 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800f92e:	bf00      	nop
 800f930:	3710      	adds	r7, #16
 800f932:	46bd      	mov	sp, r7
 800f934:	bd80      	pop	{r7, pc}
 800f936:	bf00      	nop
 800f938:	40005c00 	.word	0x40005c00
 800f93c:	40021000 	.word	0x40021000

0800f940 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b082      	sub	sp, #8
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800f954:	4619      	mov	r1, r3
 800f956:	4610      	mov	r0, r2
 800f958:	f7f7 ff46 	bl	80077e8 <USBD_LL_SetupStage>
}
 800f95c:	bf00      	nop
 800f95e:	3708      	adds	r7, #8
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}

0800f964 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b082      	sub	sp, #8
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	460b      	mov	r3, r1
 800f96e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800f976:	78fb      	ldrb	r3, [r7, #3]
 800f978:	687a      	ldr	r2, [r7, #4]
 800f97a:	015b      	lsls	r3, r3, #5
 800f97c:	4413      	add	r3, r2
 800f97e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800f982:	681a      	ldr	r2, [r3, #0]
 800f984:	78fb      	ldrb	r3, [r7, #3]
 800f986:	4619      	mov	r1, r3
 800f988:	f7f7 ff79 	bl	800787e <USBD_LL_DataOutStage>
}
 800f98c:	bf00      	nop
 800f98e:	3708      	adds	r7, #8
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}

0800f994 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f994:	b580      	push	{r7, lr}
 800f996:	b082      	sub	sp, #8
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
 800f99c:	460b      	mov	r3, r1
 800f99e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800f9a6:	78fb      	ldrb	r3, [r7, #3]
 800f9a8:	687a      	ldr	r2, [r7, #4]
 800f9aa:	015b      	lsls	r3, r3, #5
 800f9ac:	4413      	add	r3, r2
 800f9ae:	333c      	adds	r3, #60	; 0x3c
 800f9b0:	681a      	ldr	r2, [r3, #0]
 800f9b2:	78fb      	ldrb	r3, [r7, #3]
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	f7f7 ffd3 	bl	8007960 <USBD_LL_DataInStage>
}
 800f9ba:	bf00      	nop
 800f9bc:	3708      	adds	r7, #8
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bd80      	pop	{r7, pc}

0800f9c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9c2:	b580      	push	{r7, lr}
 800f9c4:	b082      	sub	sp, #8
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f7f8 f8e3 	bl	8007b9c <USBD_LL_SOF>
}
 800f9d6:	bf00      	nop
 800f9d8:	3708      	adds	r7, #8
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	bd80      	pop	{r7, pc}

0800f9de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800f9de:	b580      	push	{r7, lr}
 800f9e0:	b084      	sub	sp, #16
 800f9e2:	af00      	add	r7, sp, #0
 800f9e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f9e6:	2301      	movs	r3, #1
 800f9e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	2b02      	cmp	r3, #2
 800f9f0:	d001      	beq.n	800f9f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f9f2:	f7f1 fdb5 	bl	8001560 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800f9fc:	7bfa      	ldrb	r2, [r7, #15]
 800f9fe:	4611      	mov	r1, r2
 800fa00:	4618      	mov	r0, r3
 800fa02:	f7f8 f893 	bl	8007b2c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f7f8 f84c 	bl	8007aaa <USBD_LL_Reset>
}
 800fa12:	bf00      	nop
 800fa14:	3710      	adds	r7, #16
 800fa16:	46bd      	mov	sp, r7
 800fa18:	bd80      	pop	{r7, pc}
	...

0800fa1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b082      	sub	sp, #8
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	f7f8 f88d 	bl	8007b4a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	699b      	ldr	r3, [r3, #24]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d005      	beq.n	800fa44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fa38:	4b04      	ldr	r3, [pc, #16]	; (800fa4c <HAL_PCD_SuspendCallback+0x30>)
 800fa3a:	691b      	ldr	r3, [r3, #16]
 800fa3c:	4a03      	ldr	r2, [pc, #12]	; (800fa4c <HAL_PCD_SuspendCallback+0x30>)
 800fa3e:	f043 0306 	orr.w	r3, r3, #6
 800fa42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800fa44:	bf00      	nop
 800fa46:	3708      	adds	r7, #8
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	bd80      	pop	{r7, pc}
 800fa4c:	e000ed00 	.word	0xe000ed00

0800fa50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f7f8 f887 	bl	8007b72 <USBD_LL_Resume>
}
 800fa64:	bf00      	nop
 800fa66:	3708      	adds	r7, #8
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}

0800fa6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800fa74:	4a23      	ldr	r2, [pc, #140]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	4a21      	ldr	r2, [pc, #132]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa80:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800fa84:	4b1f      	ldr	r3, [pc, #124]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa86:	4a20      	ldr	r2, [pc, #128]	; (800fb08 <USBD_LL_Init+0x9c>)
 800fa88:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fa8a:	4b1e      	ldr	r3, [pc, #120]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa8c:	2208      	movs	r2, #8
 800fa8e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fa90:	4b1c      	ldr	r3, [pc, #112]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa92:	2202      	movs	r2, #2
 800fa94:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fa96:	4b1b      	ldr	r3, [pc, #108]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa98:	2200      	movs	r2, #0
 800fa9a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fa9c:	4b19      	ldr	r3, [pc, #100]	; (800fb04 <USBD_LL_Init+0x98>)
 800fa9e:	2200      	movs	r2, #0
 800faa0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800faa2:	4b18      	ldr	r3, [pc, #96]	; (800fb04 <USBD_LL_Init+0x98>)
 800faa4:	2200      	movs	r2, #0
 800faa6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800faa8:	4816      	ldr	r0, [pc, #88]	; (800fb04 <USBD_LL_Init+0x98>)
 800faaa:	f7f3 fe77 	bl	800379c <HAL_PCD_Init>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d001      	beq.n	800fab8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800fab4:	f7f1 fd54 	bl	8001560 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fabe:	2318      	movs	r3, #24
 800fac0:	2200      	movs	r2, #0
 800fac2:	2100      	movs	r1, #0
 800fac4:	f7f4 fcfc 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800face:	2358      	movs	r3, #88	; 0x58
 800fad0:	2200      	movs	r2, #0
 800fad2:	2180      	movs	r1, #128	; 0x80
 800fad4:	f7f4 fcf4 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fade:	2398      	movs	r3, #152	; 0x98
 800fae0:	2200      	movs	r2, #0
 800fae2:	2181      	movs	r1, #129	; 0x81
 800fae4:	f7f4 fcec 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800faee:	23d8      	movs	r3, #216	; 0xd8
 800faf0:	2200      	movs	r2, #0
 800faf2:	2101      	movs	r1, #1
 800faf4:	f7f4 fce4 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800faf8:	2300      	movs	r3, #0
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	3708      	adds	r7, #8
 800fafe:	46bd      	mov	sp, r7
 800fb00:	bd80      	pop	{r7, pc}
 800fb02:	bf00      	nop
 800fb04:	2000487c 	.word	0x2000487c
 800fb08:	40005c00 	.word	0x40005c00

0800fb0c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b084      	sub	sp, #16
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb14:	2300      	movs	r3, #0
 800fb16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb18:	2300      	movs	r3, #0
 800fb1a:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fb22:	4618      	mov	r0, r3
 800fb24:	f7f3 ff1b 	bl	800395e <HAL_PCD_Start>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb2c:	7bfb      	ldrb	r3, [r7, #15]
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f000 f934 	bl	800fd9c <USBD_Get_USB_Status>
 800fb34:	4603      	mov	r3, r0
 800fb36:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800fb38:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3710      	adds	r7, #16
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}

0800fb42 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fb42:	b580      	push	{r7, lr}
 800fb44:	b084      	sub	sp, #16
 800fb46:	af00      	add	r7, sp, #0
 800fb48:	6078      	str	r0, [r7, #4]
 800fb4a:	4608      	mov	r0, r1
 800fb4c:	4611      	mov	r1, r2
 800fb4e:	461a      	mov	r2, r3
 800fb50:	4603      	mov	r3, r0
 800fb52:	70fb      	strb	r3, [r7, #3]
 800fb54:	460b      	mov	r3, r1
 800fb56:	70bb      	strb	r3, [r7, #2]
 800fb58:	4613      	mov	r3, r2
 800fb5a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb60:	2300      	movs	r3, #0
 800fb62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fb6a:	78bb      	ldrb	r3, [r7, #2]
 800fb6c:	883a      	ldrh	r2, [r7, #0]
 800fb6e:	78f9      	ldrb	r1, [r7, #3]
 800fb70:	f7f4 f84e 	bl	8003c10 <HAL_PCD_EP_Open>
 800fb74:	4603      	mov	r3, r0
 800fb76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb78:	7bfb      	ldrb	r3, [r7, #15]
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f000 f90e 	bl	800fd9c <USBD_Get_USB_Status>
 800fb80:	4603      	mov	r3, r0
 800fb82:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800fb84:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3710      	adds	r7, #16
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}

0800fb8e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fb8e:	b580      	push	{r7, lr}
 800fb90:	b084      	sub	sp, #16
 800fb92:	af00      	add	r7, sp, #0
 800fb94:	6078      	str	r0, [r7, #4]
 800fb96:	460b      	mov	r3, r1
 800fb98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fba8:	78fa      	ldrb	r2, [r7, #3]
 800fbaa:	4611      	mov	r1, r2
 800fbac:	4618      	mov	r0, r3
 800fbae:	f7f4 f88f 	bl	8003cd0 <HAL_PCD_EP_Close>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbb6:	7bfb      	ldrb	r3, [r7, #15]
 800fbb8:	4618      	mov	r0, r3
 800fbba:	f000 f8ef 	bl	800fd9c <USBD_Get_USB_Status>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800fbc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3710      	adds	r7, #16
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}

0800fbcc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b084      	sub	sp, #16
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	460b      	mov	r3, r1
 800fbd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbd8:	2300      	movs	r3, #0
 800fbda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fbdc:	2300      	movs	r3, #0
 800fbde:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fbe6:	78fa      	ldrb	r2, [r7, #3]
 800fbe8:	4611      	mov	r1, r2
 800fbea:	4618      	mov	r0, r3
 800fbec:	f7f4 f925 	bl	8003e3a <HAL_PCD_EP_SetStall>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbf4:	7bfb      	ldrb	r3, [r7, #15]
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f000 f8d0 	bl	800fd9c <USBD_Get_USB_Status>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800fc00:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc02:	4618      	mov	r0, r3
 800fc04:	3710      	adds	r7, #16
 800fc06:	46bd      	mov	sp, r7
 800fc08:	bd80      	pop	{r7, pc}

0800fc0a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc0a:	b580      	push	{r7, lr}
 800fc0c:	b084      	sub	sp, #16
 800fc0e:	af00      	add	r7, sp, #0
 800fc10:	6078      	str	r0, [r7, #4]
 800fc12:	460b      	mov	r3, r1
 800fc14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc16:	2300      	movs	r3, #0
 800fc18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fc24:	78fa      	ldrb	r2, [r7, #3]
 800fc26:	4611      	mov	r1, r2
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f7f4 f960 	bl	8003eee <HAL_PCD_EP_ClrStall>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc32:	7bfb      	ldrb	r3, [r7, #15]
 800fc34:	4618      	mov	r0, r3
 800fc36:	f000 f8b1 	bl	800fd9c <USBD_Get_USB_Status>
 800fc3a:	4603      	mov	r3, r0
 800fc3c:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800fc3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc40:	4618      	mov	r0, r3
 800fc42:	3710      	adds	r7, #16
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}

0800fc48 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc48:	b480      	push	{r7}
 800fc4a:	b085      	sub	sp, #20
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
 800fc50:	460b      	mov	r3, r1
 800fc52:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fc5a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800fc5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	da08      	bge.n	800fc76 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800fc64:	78fb      	ldrb	r3, [r7, #3]
 800fc66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc6a:	68fa      	ldr	r2, [r7, #12]
 800fc6c:	015b      	lsls	r3, r3, #5
 800fc6e:	4413      	add	r3, r2
 800fc70:	332a      	adds	r3, #42	; 0x2a
 800fc72:	781b      	ldrb	r3, [r3, #0]
 800fc74:	e008      	b.n	800fc88 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800fc76:	78fb      	ldrb	r3, [r7, #3]
 800fc78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc7c:	68fa      	ldr	r2, [r7, #12]
 800fc7e:	015b      	lsls	r3, r3, #5
 800fc80:	4413      	add	r3, r2
 800fc82:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800fc86:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3714      	adds	r7, #20
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bc80      	pop	{r7}
 800fc90:	4770      	bx	lr

0800fc92 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fc92:	b580      	push	{r7, lr}
 800fc94:	b084      	sub	sp, #16
 800fc96:	af00      	add	r7, sp, #0
 800fc98:	6078      	str	r0, [r7, #4]
 800fc9a:	460b      	mov	r3, r1
 800fc9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fca2:	2300      	movs	r3, #0
 800fca4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800fcac:	78fa      	ldrb	r2, [r7, #3]
 800fcae:	4611      	mov	r1, r2
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7f3 ff88 	bl	8003bc6 <HAL_PCD_SetAddress>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcba:	7bfb      	ldrb	r3, [r7, #15]
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	f000 f86d 	bl	800fd9c <USBD_Get_USB_Status>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800fcc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	3710      	adds	r7, #16
 800fccc:	46bd      	mov	sp, r7
 800fcce:	bd80      	pop	{r7, pc}

0800fcd0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b086      	sub	sp, #24
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	60f8      	str	r0, [r7, #12]
 800fcd8:	607a      	str	r2, [r7, #4]
 800fcda:	461a      	mov	r2, r3
 800fcdc:	460b      	mov	r3, r1
 800fcde:	72fb      	strb	r3, [r7, #11]
 800fce0:	4613      	mov	r3, r2
 800fce2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fce4:	2300      	movs	r3, #0
 800fce6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fce8:	2300      	movs	r3, #0
 800fcea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fcf2:	893b      	ldrh	r3, [r7, #8]
 800fcf4:	7af9      	ldrb	r1, [r7, #11]
 800fcf6:	687a      	ldr	r2, [r7, #4]
 800fcf8:	f7f4 f866 	bl	8003dc8 <HAL_PCD_EP_Transmit>
 800fcfc:	4603      	mov	r3, r0
 800fcfe:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd00:	7dfb      	ldrb	r3, [r7, #23]
 800fd02:	4618      	mov	r0, r3
 800fd04:	f000 f84a 	bl	800fd9c <USBD_Get_USB_Status>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800fd0c:	7dbb      	ldrb	r3, [r7, #22]
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3718      	adds	r7, #24
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}

0800fd16 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800fd16:	b580      	push	{r7, lr}
 800fd18:	b086      	sub	sp, #24
 800fd1a:	af00      	add	r7, sp, #0
 800fd1c:	60f8      	str	r0, [r7, #12]
 800fd1e:	607a      	str	r2, [r7, #4]
 800fd20:	461a      	mov	r2, r3
 800fd22:	460b      	mov	r3, r1
 800fd24:	72fb      	strb	r3, [r7, #11]
 800fd26:	4613      	mov	r3, r2
 800fd28:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800fd38:	893b      	ldrh	r3, [r7, #8]
 800fd3a:	7af9      	ldrb	r1, [r7, #11]
 800fd3c:	687a      	ldr	r2, [r7, #4]
 800fd3e:	f7f4 f809 	bl	8003d54 <HAL_PCD_EP_Receive>
 800fd42:	4603      	mov	r3, r0
 800fd44:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd46:	7dfb      	ldrb	r3, [r7, #23]
 800fd48:	4618      	mov	r0, r3
 800fd4a:	f000 f827 	bl	800fd9c <USBD_Get_USB_Status>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800fd52:	7dbb      	ldrb	r3, [r7, #22]
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	3718      	adds	r7, #24
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b083      	sub	sp, #12
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800fd64:	4b02      	ldr	r3, [pc, #8]	; (800fd70 <USBD_static_malloc+0x14>)
}
 800fd66:	4618      	mov	r0, r3
 800fd68:	370c      	adds	r7, #12
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	bc80      	pop	{r7}
 800fd6e:	4770      	bx	lr
 800fd70:	20002890 	.word	0x20002890

0800fd74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fd74:	b480      	push	{r7}
 800fd76:	b083      	sub	sp, #12
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]

}
 800fd7c:	bf00      	nop
 800fd7e:	370c      	adds	r7, #12
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bc80      	pop	{r7}
 800fd84:	4770      	bx	lr

0800fd86 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd86:	b480      	push	{r7}
 800fd88:	b083      	sub	sp, #12
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
 800fd8e:	460b      	mov	r3, r1
 800fd90:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800fd92:	bf00      	nop
 800fd94:	370c      	adds	r7, #12
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bc80      	pop	{r7}
 800fd9a:	4770      	bx	lr

0800fd9c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fd9c:	b480      	push	{r7}
 800fd9e:	b085      	sub	sp, #20
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	4603      	mov	r3, r0
 800fda4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fda6:	2300      	movs	r3, #0
 800fda8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fdaa:	79fb      	ldrb	r3, [r7, #7]
 800fdac:	2b03      	cmp	r3, #3
 800fdae:	d817      	bhi.n	800fde0 <USBD_Get_USB_Status+0x44>
 800fdb0:	a201      	add	r2, pc, #4	; (adr r2, 800fdb8 <USBD_Get_USB_Status+0x1c>)
 800fdb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdb6:	bf00      	nop
 800fdb8:	0800fdc9 	.word	0x0800fdc9
 800fdbc:	0800fdcf 	.word	0x0800fdcf
 800fdc0:	0800fdd5 	.word	0x0800fdd5
 800fdc4:	0800fddb 	.word	0x0800fddb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fdc8:	2300      	movs	r3, #0
 800fdca:	73fb      	strb	r3, [r7, #15]
    break;
 800fdcc:	e00b      	b.n	800fde6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fdce:	2302      	movs	r3, #2
 800fdd0:	73fb      	strb	r3, [r7, #15]
    break;
 800fdd2:	e008      	b.n	800fde6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	73fb      	strb	r3, [r7, #15]
    break;
 800fdd8:	e005      	b.n	800fde6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fdda:	2302      	movs	r3, #2
 800fddc:	73fb      	strb	r3, [r7, #15]
    break;
 800fdde:	e002      	b.n	800fde6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fde0:	2302      	movs	r3, #2
 800fde2:	73fb      	strb	r3, [r7, #15]
    break;
 800fde4:	bf00      	nop
  }
  return usb_status;
 800fde6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3714      	adds	r7, #20
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bc80      	pop	{r7}
 800fdf0:	4770      	bx	lr
 800fdf2:	bf00      	nop

0800fdf4 <__errno>:
 800fdf4:	4b01      	ldr	r3, [pc, #4]	; (800fdfc <__errno+0x8>)
 800fdf6:	6818      	ldr	r0, [r3, #0]
 800fdf8:	4770      	bx	lr
 800fdfa:	bf00      	nop
 800fdfc:	2000024c 	.word	0x2000024c

0800fe00 <__libc_init_array>:
 800fe00:	b570      	push	{r4, r5, r6, lr}
 800fe02:	2500      	movs	r5, #0
 800fe04:	4e0c      	ldr	r6, [pc, #48]	; (800fe38 <__libc_init_array+0x38>)
 800fe06:	4c0d      	ldr	r4, [pc, #52]	; (800fe3c <__libc_init_array+0x3c>)
 800fe08:	1ba4      	subs	r4, r4, r6
 800fe0a:	10a4      	asrs	r4, r4, #2
 800fe0c:	42a5      	cmp	r5, r4
 800fe0e:	d109      	bne.n	800fe24 <__libc_init_array+0x24>
 800fe10:	f002 ff42 	bl	8012c98 <_init>
 800fe14:	2500      	movs	r5, #0
 800fe16:	4e0a      	ldr	r6, [pc, #40]	; (800fe40 <__libc_init_array+0x40>)
 800fe18:	4c0a      	ldr	r4, [pc, #40]	; (800fe44 <__libc_init_array+0x44>)
 800fe1a:	1ba4      	subs	r4, r4, r6
 800fe1c:	10a4      	asrs	r4, r4, #2
 800fe1e:	42a5      	cmp	r5, r4
 800fe20:	d105      	bne.n	800fe2e <__libc_init_array+0x2e>
 800fe22:	bd70      	pop	{r4, r5, r6, pc}
 800fe24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fe28:	4798      	blx	r3
 800fe2a:	3501      	adds	r5, #1
 800fe2c:	e7ee      	b.n	800fe0c <__libc_init_array+0xc>
 800fe2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fe32:	4798      	blx	r3
 800fe34:	3501      	adds	r5, #1
 800fe36:	e7f2      	b.n	800fe1e <__libc_init_array+0x1e>
 800fe38:	08020b30 	.word	0x08020b30
 800fe3c:	08020b30 	.word	0x08020b30
 800fe40:	08020b30 	.word	0x08020b30
 800fe44:	08020b34 	.word	0x08020b34

0800fe48 <memset>:
 800fe48:	4603      	mov	r3, r0
 800fe4a:	4402      	add	r2, r0
 800fe4c:	4293      	cmp	r3, r2
 800fe4e:	d100      	bne.n	800fe52 <memset+0xa>
 800fe50:	4770      	bx	lr
 800fe52:	f803 1b01 	strb.w	r1, [r3], #1
 800fe56:	e7f9      	b.n	800fe4c <memset+0x4>

0800fe58 <iprintf>:
 800fe58:	b40f      	push	{r0, r1, r2, r3}
 800fe5a:	4b0a      	ldr	r3, [pc, #40]	; (800fe84 <iprintf+0x2c>)
 800fe5c:	b513      	push	{r0, r1, r4, lr}
 800fe5e:	681c      	ldr	r4, [r3, #0]
 800fe60:	b124      	cbz	r4, 800fe6c <iprintf+0x14>
 800fe62:	69a3      	ldr	r3, [r4, #24]
 800fe64:	b913      	cbnz	r3, 800fe6c <iprintf+0x14>
 800fe66:	4620      	mov	r0, r4
 800fe68:	f000 fa22 	bl	80102b0 <__sinit>
 800fe6c:	ab05      	add	r3, sp, #20
 800fe6e:	9a04      	ldr	r2, [sp, #16]
 800fe70:	68a1      	ldr	r1, [r4, #8]
 800fe72:	4620      	mov	r0, r4
 800fe74:	9301      	str	r3, [sp, #4]
 800fe76:	f000 fbd7 	bl	8010628 <_vfiprintf_r>
 800fe7a:	b002      	add	sp, #8
 800fe7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe80:	b004      	add	sp, #16
 800fe82:	4770      	bx	lr
 800fe84:	2000024c 	.word	0x2000024c

0800fe88 <_puts_r>:
 800fe88:	b570      	push	{r4, r5, r6, lr}
 800fe8a:	460e      	mov	r6, r1
 800fe8c:	4605      	mov	r5, r0
 800fe8e:	b118      	cbz	r0, 800fe98 <_puts_r+0x10>
 800fe90:	6983      	ldr	r3, [r0, #24]
 800fe92:	b90b      	cbnz	r3, 800fe98 <_puts_r+0x10>
 800fe94:	f000 fa0c 	bl	80102b0 <__sinit>
 800fe98:	69ab      	ldr	r3, [r5, #24]
 800fe9a:	68ac      	ldr	r4, [r5, #8]
 800fe9c:	b913      	cbnz	r3, 800fea4 <_puts_r+0x1c>
 800fe9e:	4628      	mov	r0, r5
 800fea0:	f000 fa06 	bl	80102b0 <__sinit>
 800fea4:	4b23      	ldr	r3, [pc, #140]	; (800ff34 <_puts_r+0xac>)
 800fea6:	429c      	cmp	r4, r3
 800fea8:	d117      	bne.n	800feda <_puts_r+0x52>
 800feaa:	686c      	ldr	r4, [r5, #4]
 800feac:	89a3      	ldrh	r3, [r4, #12]
 800feae:	071b      	lsls	r3, r3, #28
 800feb0:	d51d      	bpl.n	800feee <_puts_r+0x66>
 800feb2:	6923      	ldr	r3, [r4, #16]
 800feb4:	b1db      	cbz	r3, 800feee <_puts_r+0x66>
 800feb6:	3e01      	subs	r6, #1
 800feb8:	68a3      	ldr	r3, [r4, #8]
 800feba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800febe:	3b01      	subs	r3, #1
 800fec0:	60a3      	str	r3, [r4, #8]
 800fec2:	b9e9      	cbnz	r1, 800ff00 <_puts_r+0x78>
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	da2e      	bge.n	800ff26 <_puts_r+0x9e>
 800fec8:	4622      	mov	r2, r4
 800feca:	210a      	movs	r1, #10
 800fecc:	4628      	mov	r0, r5
 800fece:	f000 f83f 	bl	800ff50 <__swbuf_r>
 800fed2:	3001      	adds	r0, #1
 800fed4:	d011      	beq.n	800fefa <_puts_r+0x72>
 800fed6:	200a      	movs	r0, #10
 800fed8:	e011      	b.n	800fefe <_puts_r+0x76>
 800feda:	4b17      	ldr	r3, [pc, #92]	; (800ff38 <_puts_r+0xb0>)
 800fedc:	429c      	cmp	r4, r3
 800fede:	d101      	bne.n	800fee4 <_puts_r+0x5c>
 800fee0:	68ac      	ldr	r4, [r5, #8]
 800fee2:	e7e3      	b.n	800feac <_puts_r+0x24>
 800fee4:	4b15      	ldr	r3, [pc, #84]	; (800ff3c <_puts_r+0xb4>)
 800fee6:	429c      	cmp	r4, r3
 800fee8:	bf08      	it	eq
 800feea:	68ec      	ldreq	r4, [r5, #12]
 800feec:	e7de      	b.n	800feac <_puts_r+0x24>
 800feee:	4621      	mov	r1, r4
 800fef0:	4628      	mov	r0, r5
 800fef2:	f000 f87f 	bl	800fff4 <__swsetup_r>
 800fef6:	2800      	cmp	r0, #0
 800fef8:	d0dd      	beq.n	800feb6 <_puts_r+0x2e>
 800fefa:	f04f 30ff 	mov.w	r0, #4294967295
 800fefe:	bd70      	pop	{r4, r5, r6, pc}
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	da04      	bge.n	800ff0e <_puts_r+0x86>
 800ff04:	69a2      	ldr	r2, [r4, #24]
 800ff06:	429a      	cmp	r2, r3
 800ff08:	dc06      	bgt.n	800ff18 <_puts_r+0x90>
 800ff0a:	290a      	cmp	r1, #10
 800ff0c:	d004      	beq.n	800ff18 <_puts_r+0x90>
 800ff0e:	6823      	ldr	r3, [r4, #0]
 800ff10:	1c5a      	adds	r2, r3, #1
 800ff12:	6022      	str	r2, [r4, #0]
 800ff14:	7019      	strb	r1, [r3, #0]
 800ff16:	e7cf      	b.n	800feb8 <_puts_r+0x30>
 800ff18:	4622      	mov	r2, r4
 800ff1a:	4628      	mov	r0, r5
 800ff1c:	f000 f818 	bl	800ff50 <__swbuf_r>
 800ff20:	3001      	adds	r0, #1
 800ff22:	d1c9      	bne.n	800feb8 <_puts_r+0x30>
 800ff24:	e7e9      	b.n	800fefa <_puts_r+0x72>
 800ff26:	200a      	movs	r0, #10
 800ff28:	6823      	ldr	r3, [r4, #0]
 800ff2a:	1c5a      	adds	r2, r3, #1
 800ff2c:	6022      	str	r2, [r4, #0]
 800ff2e:	7018      	strb	r0, [r3, #0]
 800ff30:	e7e5      	b.n	800fefe <_puts_r+0x76>
 800ff32:	bf00      	nop
 800ff34:	080208a0 	.word	0x080208a0
 800ff38:	080208c0 	.word	0x080208c0
 800ff3c:	08020880 	.word	0x08020880

0800ff40 <puts>:
 800ff40:	4b02      	ldr	r3, [pc, #8]	; (800ff4c <puts+0xc>)
 800ff42:	4601      	mov	r1, r0
 800ff44:	6818      	ldr	r0, [r3, #0]
 800ff46:	f7ff bf9f 	b.w	800fe88 <_puts_r>
 800ff4a:	bf00      	nop
 800ff4c:	2000024c 	.word	0x2000024c

0800ff50 <__swbuf_r>:
 800ff50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff52:	460e      	mov	r6, r1
 800ff54:	4614      	mov	r4, r2
 800ff56:	4605      	mov	r5, r0
 800ff58:	b118      	cbz	r0, 800ff62 <__swbuf_r+0x12>
 800ff5a:	6983      	ldr	r3, [r0, #24]
 800ff5c:	b90b      	cbnz	r3, 800ff62 <__swbuf_r+0x12>
 800ff5e:	f000 f9a7 	bl	80102b0 <__sinit>
 800ff62:	4b21      	ldr	r3, [pc, #132]	; (800ffe8 <__swbuf_r+0x98>)
 800ff64:	429c      	cmp	r4, r3
 800ff66:	d12a      	bne.n	800ffbe <__swbuf_r+0x6e>
 800ff68:	686c      	ldr	r4, [r5, #4]
 800ff6a:	69a3      	ldr	r3, [r4, #24]
 800ff6c:	60a3      	str	r3, [r4, #8]
 800ff6e:	89a3      	ldrh	r3, [r4, #12]
 800ff70:	071a      	lsls	r2, r3, #28
 800ff72:	d52e      	bpl.n	800ffd2 <__swbuf_r+0x82>
 800ff74:	6923      	ldr	r3, [r4, #16]
 800ff76:	b363      	cbz	r3, 800ffd2 <__swbuf_r+0x82>
 800ff78:	6923      	ldr	r3, [r4, #16]
 800ff7a:	6820      	ldr	r0, [r4, #0]
 800ff7c:	b2f6      	uxtb	r6, r6
 800ff7e:	1ac0      	subs	r0, r0, r3
 800ff80:	6963      	ldr	r3, [r4, #20]
 800ff82:	4637      	mov	r7, r6
 800ff84:	4283      	cmp	r3, r0
 800ff86:	dc04      	bgt.n	800ff92 <__swbuf_r+0x42>
 800ff88:	4621      	mov	r1, r4
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	f000 f926 	bl	80101dc <_fflush_r>
 800ff90:	bb28      	cbnz	r0, 800ffde <__swbuf_r+0x8e>
 800ff92:	68a3      	ldr	r3, [r4, #8]
 800ff94:	3001      	adds	r0, #1
 800ff96:	3b01      	subs	r3, #1
 800ff98:	60a3      	str	r3, [r4, #8]
 800ff9a:	6823      	ldr	r3, [r4, #0]
 800ff9c:	1c5a      	adds	r2, r3, #1
 800ff9e:	6022      	str	r2, [r4, #0]
 800ffa0:	701e      	strb	r6, [r3, #0]
 800ffa2:	6963      	ldr	r3, [r4, #20]
 800ffa4:	4283      	cmp	r3, r0
 800ffa6:	d004      	beq.n	800ffb2 <__swbuf_r+0x62>
 800ffa8:	89a3      	ldrh	r3, [r4, #12]
 800ffaa:	07db      	lsls	r3, r3, #31
 800ffac:	d519      	bpl.n	800ffe2 <__swbuf_r+0x92>
 800ffae:	2e0a      	cmp	r6, #10
 800ffb0:	d117      	bne.n	800ffe2 <__swbuf_r+0x92>
 800ffb2:	4621      	mov	r1, r4
 800ffb4:	4628      	mov	r0, r5
 800ffb6:	f000 f911 	bl	80101dc <_fflush_r>
 800ffba:	b190      	cbz	r0, 800ffe2 <__swbuf_r+0x92>
 800ffbc:	e00f      	b.n	800ffde <__swbuf_r+0x8e>
 800ffbe:	4b0b      	ldr	r3, [pc, #44]	; (800ffec <__swbuf_r+0x9c>)
 800ffc0:	429c      	cmp	r4, r3
 800ffc2:	d101      	bne.n	800ffc8 <__swbuf_r+0x78>
 800ffc4:	68ac      	ldr	r4, [r5, #8]
 800ffc6:	e7d0      	b.n	800ff6a <__swbuf_r+0x1a>
 800ffc8:	4b09      	ldr	r3, [pc, #36]	; (800fff0 <__swbuf_r+0xa0>)
 800ffca:	429c      	cmp	r4, r3
 800ffcc:	bf08      	it	eq
 800ffce:	68ec      	ldreq	r4, [r5, #12]
 800ffd0:	e7cb      	b.n	800ff6a <__swbuf_r+0x1a>
 800ffd2:	4621      	mov	r1, r4
 800ffd4:	4628      	mov	r0, r5
 800ffd6:	f000 f80d 	bl	800fff4 <__swsetup_r>
 800ffda:	2800      	cmp	r0, #0
 800ffdc:	d0cc      	beq.n	800ff78 <__swbuf_r+0x28>
 800ffde:	f04f 37ff 	mov.w	r7, #4294967295
 800ffe2:	4638      	mov	r0, r7
 800ffe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffe6:	bf00      	nop
 800ffe8:	080208a0 	.word	0x080208a0
 800ffec:	080208c0 	.word	0x080208c0
 800fff0:	08020880 	.word	0x08020880

0800fff4 <__swsetup_r>:
 800fff4:	4b32      	ldr	r3, [pc, #200]	; (80100c0 <__swsetup_r+0xcc>)
 800fff6:	b570      	push	{r4, r5, r6, lr}
 800fff8:	681d      	ldr	r5, [r3, #0]
 800fffa:	4606      	mov	r6, r0
 800fffc:	460c      	mov	r4, r1
 800fffe:	b125      	cbz	r5, 801000a <__swsetup_r+0x16>
 8010000:	69ab      	ldr	r3, [r5, #24]
 8010002:	b913      	cbnz	r3, 801000a <__swsetup_r+0x16>
 8010004:	4628      	mov	r0, r5
 8010006:	f000 f953 	bl	80102b0 <__sinit>
 801000a:	4b2e      	ldr	r3, [pc, #184]	; (80100c4 <__swsetup_r+0xd0>)
 801000c:	429c      	cmp	r4, r3
 801000e:	d10f      	bne.n	8010030 <__swsetup_r+0x3c>
 8010010:	686c      	ldr	r4, [r5, #4]
 8010012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010016:	b29a      	uxth	r2, r3
 8010018:	0715      	lsls	r5, r2, #28
 801001a:	d42c      	bmi.n	8010076 <__swsetup_r+0x82>
 801001c:	06d0      	lsls	r0, r2, #27
 801001e:	d411      	bmi.n	8010044 <__swsetup_r+0x50>
 8010020:	2209      	movs	r2, #9
 8010022:	6032      	str	r2, [r6, #0]
 8010024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010028:	81a3      	strh	r3, [r4, #12]
 801002a:	f04f 30ff 	mov.w	r0, #4294967295
 801002e:	e03e      	b.n	80100ae <__swsetup_r+0xba>
 8010030:	4b25      	ldr	r3, [pc, #148]	; (80100c8 <__swsetup_r+0xd4>)
 8010032:	429c      	cmp	r4, r3
 8010034:	d101      	bne.n	801003a <__swsetup_r+0x46>
 8010036:	68ac      	ldr	r4, [r5, #8]
 8010038:	e7eb      	b.n	8010012 <__swsetup_r+0x1e>
 801003a:	4b24      	ldr	r3, [pc, #144]	; (80100cc <__swsetup_r+0xd8>)
 801003c:	429c      	cmp	r4, r3
 801003e:	bf08      	it	eq
 8010040:	68ec      	ldreq	r4, [r5, #12]
 8010042:	e7e6      	b.n	8010012 <__swsetup_r+0x1e>
 8010044:	0751      	lsls	r1, r2, #29
 8010046:	d512      	bpl.n	801006e <__swsetup_r+0x7a>
 8010048:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801004a:	b141      	cbz	r1, 801005e <__swsetup_r+0x6a>
 801004c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010050:	4299      	cmp	r1, r3
 8010052:	d002      	beq.n	801005a <__swsetup_r+0x66>
 8010054:	4630      	mov	r0, r6
 8010056:	f000 fa19 	bl	801048c <_free_r>
 801005a:	2300      	movs	r3, #0
 801005c:	6363      	str	r3, [r4, #52]	; 0x34
 801005e:	89a3      	ldrh	r3, [r4, #12]
 8010060:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010064:	81a3      	strh	r3, [r4, #12]
 8010066:	2300      	movs	r3, #0
 8010068:	6063      	str	r3, [r4, #4]
 801006a:	6923      	ldr	r3, [r4, #16]
 801006c:	6023      	str	r3, [r4, #0]
 801006e:	89a3      	ldrh	r3, [r4, #12]
 8010070:	f043 0308 	orr.w	r3, r3, #8
 8010074:	81a3      	strh	r3, [r4, #12]
 8010076:	6923      	ldr	r3, [r4, #16]
 8010078:	b94b      	cbnz	r3, 801008e <__swsetup_r+0x9a>
 801007a:	89a3      	ldrh	r3, [r4, #12]
 801007c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010084:	d003      	beq.n	801008e <__swsetup_r+0x9a>
 8010086:	4621      	mov	r1, r4
 8010088:	4630      	mov	r0, r6
 801008a:	f000 f9bf 	bl	801040c <__smakebuf_r>
 801008e:	89a2      	ldrh	r2, [r4, #12]
 8010090:	f012 0301 	ands.w	r3, r2, #1
 8010094:	d00c      	beq.n	80100b0 <__swsetup_r+0xbc>
 8010096:	2300      	movs	r3, #0
 8010098:	60a3      	str	r3, [r4, #8]
 801009a:	6963      	ldr	r3, [r4, #20]
 801009c:	425b      	negs	r3, r3
 801009e:	61a3      	str	r3, [r4, #24]
 80100a0:	6923      	ldr	r3, [r4, #16]
 80100a2:	b953      	cbnz	r3, 80100ba <__swsetup_r+0xc6>
 80100a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80100ac:	d1ba      	bne.n	8010024 <__swsetup_r+0x30>
 80100ae:	bd70      	pop	{r4, r5, r6, pc}
 80100b0:	0792      	lsls	r2, r2, #30
 80100b2:	bf58      	it	pl
 80100b4:	6963      	ldrpl	r3, [r4, #20]
 80100b6:	60a3      	str	r3, [r4, #8]
 80100b8:	e7f2      	b.n	80100a0 <__swsetup_r+0xac>
 80100ba:	2000      	movs	r0, #0
 80100bc:	e7f7      	b.n	80100ae <__swsetup_r+0xba>
 80100be:	bf00      	nop
 80100c0:	2000024c 	.word	0x2000024c
 80100c4:	080208a0 	.word	0x080208a0
 80100c8:	080208c0 	.word	0x080208c0
 80100cc:	08020880 	.word	0x08020880

080100d0 <__sflush_r>:
 80100d0:	898a      	ldrh	r2, [r1, #12]
 80100d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100d6:	4605      	mov	r5, r0
 80100d8:	0710      	lsls	r0, r2, #28
 80100da:	460c      	mov	r4, r1
 80100dc:	d458      	bmi.n	8010190 <__sflush_r+0xc0>
 80100de:	684b      	ldr	r3, [r1, #4]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	dc05      	bgt.n	80100f0 <__sflush_r+0x20>
 80100e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	dc02      	bgt.n	80100f0 <__sflush_r+0x20>
 80100ea:	2000      	movs	r0, #0
 80100ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100f2:	2e00      	cmp	r6, #0
 80100f4:	d0f9      	beq.n	80100ea <__sflush_r+0x1a>
 80100f6:	2300      	movs	r3, #0
 80100f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80100fc:	682f      	ldr	r7, [r5, #0]
 80100fe:	6a21      	ldr	r1, [r4, #32]
 8010100:	602b      	str	r3, [r5, #0]
 8010102:	d032      	beq.n	801016a <__sflush_r+0x9a>
 8010104:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010106:	89a3      	ldrh	r3, [r4, #12]
 8010108:	075a      	lsls	r2, r3, #29
 801010a:	d505      	bpl.n	8010118 <__sflush_r+0x48>
 801010c:	6863      	ldr	r3, [r4, #4]
 801010e:	1ac0      	subs	r0, r0, r3
 8010110:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010112:	b10b      	cbz	r3, 8010118 <__sflush_r+0x48>
 8010114:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010116:	1ac0      	subs	r0, r0, r3
 8010118:	2300      	movs	r3, #0
 801011a:	4602      	mov	r2, r0
 801011c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801011e:	6a21      	ldr	r1, [r4, #32]
 8010120:	4628      	mov	r0, r5
 8010122:	47b0      	blx	r6
 8010124:	1c43      	adds	r3, r0, #1
 8010126:	89a3      	ldrh	r3, [r4, #12]
 8010128:	d106      	bne.n	8010138 <__sflush_r+0x68>
 801012a:	6829      	ldr	r1, [r5, #0]
 801012c:	291d      	cmp	r1, #29
 801012e:	d848      	bhi.n	80101c2 <__sflush_r+0xf2>
 8010130:	4a29      	ldr	r2, [pc, #164]	; (80101d8 <__sflush_r+0x108>)
 8010132:	40ca      	lsrs	r2, r1
 8010134:	07d6      	lsls	r6, r2, #31
 8010136:	d544      	bpl.n	80101c2 <__sflush_r+0xf2>
 8010138:	2200      	movs	r2, #0
 801013a:	6062      	str	r2, [r4, #4]
 801013c:	6922      	ldr	r2, [r4, #16]
 801013e:	04d9      	lsls	r1, r3, #19
 8010140:	6022      	str	r2, [r4, #0]
 8010142:	d504      	bpl.n	801014e <__sflush_r+0x7e>
 8010144:	1c42      	adds	r2, r0, #1
 8010146:	d101      	bne.n	801014c <__sflush_r+0x7c>
 8010148:	682b      	ldr	r3, [r5, #0]
 801014a:	b903      	cbnz	r3, 801014e <__sflush_r+0x7e>
 801014c:	6560      	str	r0, [r4, #84]	; 0x54
 801014e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010150:	602f      	str	r7, [r5, #0]
 8010152:	2900      	cmp	r1, #0
 8010154:	d0c9      	beq.n	80100ea <__sflush_r+0x1a>
 8010156:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801015a:	4299      	cmp	r1, r3
 801015c:	d002      	beq.n	8010164 <__sflush_r+0x94>
 801015e:	4628      	mov	r0, r5
 8010160:	f000 f994 	bl	801048c <_free_r>
 8010164:	2000      	movs	r0, #0
 8010166:	6360      	str	r0, [r4, #52]	; 0x34
 8010168:	e7c0      	b.n	80100ec <__sflush_r+0x1c>
 801016a:	2301      	movs	r3, #1
 801016c:	4628      	mov	r0, r5
 801016e:	47b0      	blx	r6
 8010170:	1c41      	adds	r1, r0, #1
 8010172:	d1c8      	bne.n	8010106 <__sflush_r+0x36>
 8010174:	682b      	ldr	r3, [r5, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d0c5      	beq.n	8010106 <__sflush_r+0x36>
 801017a:	2b1d      	cmp	r3, #29
 801017c:	d001      	beq.n	8010182 <__sflush_r+0xb2>
 801017e:	2b16      	cmp	r3, #22
 8010180:	d101      	bne.n	8010186 <__sflush_r+0xb6>
 8010182:	602f      	str	r7, [r5, #0]
 8010184:	e7b1      	b.n	80100ea <__sflush_r+0x1a>
 8010186:	89a3      	ldrh	r3, [r4, #12]
 8010188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801018c:	81a3      	strh	r3, [r4, #12]
 801018e:	e7ad      	b.n	80100ec <__sflush_r+0x1c>
 8010190:	690f      	ldr	r7, [r1, #16]
 8010192:	2f00      	cmp	r7, #0
 8010194:	d0a9      	beq.n	80100ea <__sflush_r+0x1a>
 8010196:	0793      	lsls	r3, r2, #30
 8010198:	bf18      	it	ne
 801019a:	2300      	movne	r3, #0
 801019c:	680e      	ldr	r6, [r1, #0]
 801019e:	bf08      	it	eq
 80101a0:	694b      	ldreq	r3, [r1, #20]
 80101a2:	eba6 0807 	sub.w	r8, r6, r7
 80101a6:	600f      	str	r7, [r1, #0]
 80101a8:	608b      	str	r3, [r1, #8]
 80101aa:	f1b8 0f00 	cmp.w	r8, #0
 80101ae:	dd9c      	ble.n	80100ea <__sflush_r+0x1a>
 80101b0:	4643      	mov	r3, r8
 80101b2:	463a      	mov	r2, r7
 80101b4:	6a21      	ldr	r1, [r4, #32]
 80101b6:	4628      	mov	r0, r5
 80101b8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80101ba:	47b0      	blx	r6
 80101bc:	2800      	cmp	r0, #0
 80101be:	dc06      	bgt.n	80101ce <__sflush_r+0xfe>
 80101c0:	89a3      	ldrh	r3, [r4, #12]
 80101c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101c6:	81a3      	strh	r3, [r4, #12]
 80101c8:	f04f 30ff 	mov.w	r0, #4294967295
 80101cc:	e78e      	b.n	80100ec <__sflush_r+0x1c>
 80101ce:	4407      	add	r7, r0
 80101d0:	eba8 0800 	sub.w	r8, r8, r0
 80101d4:	e7e9      	b.n	80101aa <__sflush_r+0xda>
 80101d6:	bf00      	nop
 80101d8:	20400001 	.word	0x20400001

080101dc <_fflush_r>:
 80101dc:	b538      	push	{r3, r4, r5, lr}
 80101de:	690b      	ldr	r3, [r1, #16]
 80101e0:	4605      	mov	r5, r0
 80101e2:	460c      	mov	r4, r1
 80101e4:	b1db      	cbz	r3, 801021e <_fflush_r+0x42>
 80101e6:	b118      	cbz	r0, 80101f0 <_fflush_r+0x14>
 80101e8:	6983      	ldr	r3, [r0, #24]
 80101ea:	b90b      	cbnz	r3, 80101f0 <_fflush_r+0x14>
 80101ec:	f000 f860 	bl	80102b0 <__sinit>
 80101f0:	4b0c      	ldr	r3, [pc, #48]	; (8010224 <_fflush_r+0x48>)
 80101f2:	429c      	cmp	r4, r3
 80101f4:	d109      	bne.n	801020a <_fflush_r+0x2e>
 80101f6:	686c      	ldr	r4, [r5, #4]
 80101f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101fc:	b17b      	cbz	r3, 801021e <_fflush_r+0x42>
 80101fe:	4621      	mov	r1, r4
 8010200:	4628      	mov	r0, r5
 8010202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010206:	f7ff bf63 	b.w	80100d0 <__sflush_r>
 801020a:	4b07      	ldr	r3, [pc, #28]	; (8010228 <_fflush_r+0x4c>)
 801020c:	429c      	cmp	r4, r3
 801020e:	d101      	bne.n	8010214 <_fflush_r+0x38>
 8010210:	68ac      	ldr	r4, [r5, #8]
 8010212:	e7f1      	b.n	80101f8 <_fflush_r+0x1c>
 8010214:	4b05      	ldr	r3, [pc, #20]	; (801022c <_fflush_r+0x50>)
 8010216:	429c      	cmp	r4, r3
 8010218:	bf08      	it	eq
 801021a:	68ec      	ldreq	r4, [r5, #12]
 801021c:	e7ec      	b.n	80101f8 <_fflush_r+0x1c>
 801021e:	2000      	movs	r0, #0
 8010220:	bd38      	pop	{r3, r4, r5, pc}
 8010222:	bf00      	nop
 8010224:	080208a0 	.word	0x080208a0
 8010228:	080208c0 	.word	0x080208c0
 801022c:	08020880 	.word	0x08020880

08010230 <std>:
 8010230:	2300      	movs	r3, #0
 8010232:	b510      	push	{r4, lr}
 8010234:	4604      	mov	r4, r0
 8010236:	e9c0 3300 	strd	r3, r3, [r0]
 801023a:	6083      	str	r3, [r0, #8]
 801023c:	8181      	strh	r1, [r0, #12]
 801023e:	6643      	str	r3, [r0, #100]	; 0x64
 8010240:	81c2      	strh	r2, [r0, #14]
 8010242:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010246:	6183      	str	r3, [r0, #24]
 8010248:	4619      	mov	r1, r3
 801024a:	2208      	movs	r2, #8
 801024c:	305c      	adds	r0, #92	; 0x5c
 801024e:	f7ff fdfb 	bl	800fe48 <memset>
 8010252:	4b05      	ldr	r3, [pc, #20]	; (8010268 <std+0x38>)
 8010254:	6224      	str	r4, [r4, #32]
 8010256:	6263      	str	r3, [r4, #36]	; 0x24
 8010258:	4b04      	ldr	r3, [pc, #16]	; (801026c <std+0x3c>)
 801025a:	62a3      	str	r3, [r4, #40]	; 0x28
 801025c:	4b04      	ldr	r3, [pc, #16]	; (8010270 <std+0x40>)
 801025e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010260:	4b04      	ldr	r3, [pc, #16]	; (8010274 <std+0x44>)
 8010262:	6323      	str	r3, [r4, #48]	; 0x30
 8010264:	bd10      	pop	{r4, pc}
 8010266:	bf00      	nop
 8010268:	08010b85 	.word	0x08010b85
 801026c:	08010ba7 	.word	0x08010ba7
 8010270:	08010bdf 	.word	0x08010bdf
 8010274:	08010c03 	.word	0x08010c03

08010278 <_cleanup_r>:
 8010278:	4901      	ldr	r1, [pc, #4]	; (8010280 <_cleanup_r+0x8>)
 801027a:	f000 b885 	b.w	8010388 <_fwalk_reent>
 801027e:	bf00      	nop
 8010280:	080101dd 	.word	0x080101dd

08010284 <__sfmoreglue>:
 8010284:	b570      	push	{r4, r5, r6, lr}
 8010286:	2568      	movs	r5, #104	; 0x68
 8010288:	1e4a      	subs	r2, r1, #1
 801028a:	4355      	muls	r5, r2
 801028c:	460e      	mov	r6, r1
 801028e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010292:	f000 f947 	bl	8010524 <_malloc_r>
 8010296:	4604      	mov	r4, r0
 8010298:	b140      	cbz	r0, 80102ac <__sfmoreglue+0x28>
 801029a:	2100      	movs	r1, #0
 801029c:	e9c0 1600 	strd	r1, r6, [r0]
 80102a0:	300c      	adds	r0, #12
 80102a2:	60a0      	str	r0, [r4, #8]
 80102a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80102a8:	f7ff fdce 	bl	800fe48 <memset>
 80102ac:	4620      	mov	r0, r4
 80102ae:	bd70      	pop	{r4, r5, r6, pc}

080102b0 <__sinit>:
 80102b0:	6983      	ldr	r3, [r0, #24]
 80102b2:	b510      	push	{r4, lr}
 80102b4:	4604      	mov	r4, r0
 80102b6:	bb33      	cbnz	r3, 8010306 <__sinit+0x56>
 80102b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80102bc:	6503      	str	r3, [r0, #80]	; 0x50
 80102be:	4b12      	ldr	r3, [pc, #72]	; (8010308 <__sinit+0x58>)
 80102c0:	4a12      	ldr	r2, [pc, #72]	; (801030c <__sinit+0x5c>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	6282      	str	r2, [r0, #40]	; 0x28
 80102c6:	4298      	cmp	r0, r3
 80102c8:	bf04      	itt	eq
 80102ca:	2301      	moveq	r3, #1
 80102cc:	6183      	streq	r3, [r0, #24]
 80102ce:	f000 f81f 	bl	8010310 <__sfp>
 80102d2:	6060      	str	r0, [r4, #4]
 80102d4:	4620      	mov	r0, r4
 80102d6:	f000 f81b 	bl	8010310 <__sfp>
 80102da:	60a0      	str	r0, [r4, #8]
 80102dc:	4620      	mov	r0, r4
 80102de:	f000 f817 	bl	8010310 <__sfp>
 80102e2:	2200      	movs	r2, #0
 80102e4:	60e0      	str	r0, [r4, #12]
 80102e6:	2104      	movs	r1, #4
 80102e8:	6860      	ldr	r0, [r4, #4]
 80102ea:	f7ff ffa1 	bl	8010230 <std>
 80102ee:	2201      	movs	r2, #1
 80102f0:	2109      	movs	r1, #9
 80102f2:	68a0      	ldr	r0, [r4, #8]
 80102f4:	f7ff ff9c 	bl	8010230 <std>
 80102f8:	2202      	movs	r2, #2
 80102fa:	2112      	movs	r1, #18
 80102fc:	68e0      	ldr	r0, [r4, #12]
 80102fe:	f7ff ff97 	bl	8010230 <std>
 8010302:	2301      	movs	r3, #1
 8010304:	61a3      	str	r3, [r4, #24]
 8010306:	bd10      	pop	{r4, pc}
 8010308:	0802087c 	.word	0x0802087c
 801030c:	08010279 	.word	0x08010279

08010310 <__sfp>:
 8010310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010312:	4b1b      	ldr	r3, [pc, #108]	; (8010380 <__sfp+0x70>)
 8010314:	4607      	mov	r7, r0
 8010316:	681e      	ldr	r6, [r3, #0]
 8010318:	69b3      	ldr	r3, [r6, #24]
 801031a:	b913      	cbnz	r3, 8010322 <__sfp+0x12>
 801031c:	4630      	mov	r0, r6
 801031e:	f7ff ffc7 	bl	80102b0 <__sinit>
 8010322:	3648      	adds	r6, #72	; 0x48
 8010324:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010328:	3b01      	subs	r3, #1
 801032a:	d503      	bpl.n	8010334 <__sfp+0x24>
 801032c:	6833      	ldr	r3, [r6, #0]
 801032e:	b133      	cbz	r3, 801033e <__sfp+0x2e>
 8010330:	6836      	ldr	r6, [r6, #0]
 8010332:	e7f7      	b.n	8010324 <__sfp+0x14>
 8010334:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010338:	b16d      	cbz	r5, 8010356 <__sfp+0x46>
 801033a:	3468      	adds	r4, #104	; 0x68
 801033c:	e7f4      	b.n	8010328 <__sfp+0x18>
 801033e:	2104      	movs	r1, #4
 8010340:	4638      	mov	r0, r7
 8010342:	f7ff ff9f 	bl	8010284 <__sfmoreglue>
 8010346:	6030      	str	r0, [r6, #0]
 8010348:	2800      	cmp	r0, #0
 801034a:	d1f1      	bne.n	8010330 <__sfp+0x20>
 801034c:	230c      	movs	r3, #12
 801034e:	4604      	mov	r4, r0
 8010350:	603b      	str	r3, [r7, #0]
 8010352:	4620      	mov	r0, r4
 8010354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010356:	4b0b      	ldr	r3, [pc, #44]	; (8010384 <__sfp+0x74>)
 8010358:	6665      	str	r5, [r4, #100]	; 0x64
 801035a:	e9c4 5500 	strd	r5, r5, [r4]
 801035e:	60a5      	str	r5, [r4, #8]
 8010360:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010364:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010368:	2208      	movs	r2, #8
 801036a:	4629      	mov	r1, r5
 801036c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010370:	f7ff fd6a 	bl	800fe48 <memset>
 8010374:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010378:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801037c:	e7e9      	b.n	8010352 <__sfp+0x42>
 801037e:	bf00      	nop
 8010380:	0802087c 	.word	0x0802087c
 8010384:	ffff0001 	.word	0xffff0001

08010388 <_fwalk_reent>:
 8010388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801038c:	4680      	mov	r8, r0
 801038e:	4689      	mov	r9, r1
 8010390:	2600      	movs	r6, #0
 8010392:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010396:	b914      	cbnz	r4, 801039e <_fwalk_reent+0x16>
 8010398:	4630      	mov	r0, r6
 801039a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801039e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80103a2:	3f01      	subs	r7, #1
 80103a4:	d501      	bpl.n	80103aa <_fwalk_reent+0x22>
 80103a6:	6824      	ldr	r4, [r4, #0]
 80103a8:	e7f5      	b.n	8010396 <_fwalk_reent+0xe>
 80103aa:	89ab      	ldrh	r3, [r5, #12]
 80103ac:	2b01      	cmp	r3, #1
 80103ae:	d907      	bls.n	80103c0 <_fwalk_reent+0x38>
 80103b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80103b4:	3301      	adds	r3, #1
 80103b6:	d003      	beq.n	80103c0 <_fwalk_reent+0x38>
 80103b8:	4629      	mov	r1, r5
 80103ba:	4640      	mov	r0, r8
 80103bc:	47c8      	blx	r9
 80103be:	4306      	orrs	r6, r0
 80103c0:	3568      	adds	r5, #104	; 0x68
 80103c2:	e7ee      	b.n	80103a2 <_fwalk_reent+0x1a>

080103c4 <__swhatbuf_r>:
 80103c4:	b570      	push	{r4, r5, r6, lr}
 80103c6:	460e      	mov	r6, r1
 80103c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103cc:	b096      	sub	sp, #88	; 0x58
 80103ce:	2900      	cmp	r1, #0
 80103d0:	4614      	mov	r4, r2
 80103d2:	461d      	mov	r5, r3
 80103d4:	da07      	bge.n	80103e6 <__swhatbuf_r+0x22>
 80103d6:	2300      	movs	r3, #0
 80103d8:	602b      	str	r3, [r5, #0]
 80103da:	89b3      	ldrh	r3, [r6, #12]
 80103dc:	061a      	lsls	r2, r3, #24
 80103de:	d410      	bmi.n	8010402 <__swhatbuf_r+0x3e>
 80103e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103e4:	e00e      	b.n	8010404 <__swhatbuf_r+0x40>
 80103e6:	466a      	mov	r2, sp
 80103e8:	f000 fc32 	bl	8010c50 <_fstat_r>
 80103ec:	2800      	cmp	r0, #0
 80103ee:	dbf2      	blt.n	80103d6 <__swhatbuf_r+0x12>
 80103f0:	9a01      	ldr	r2, [sp, #4]
 80103f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80103f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80103fa:	425a      	negs	r2, r3
 80103fc:	415a      	adcs	r2, r3
 80103fe:	602a      	str	r2, [r5, #0]
 8010400:	e7ee      	b.n	80103e0 <__swhatbuf_r+0x1c>
 8010402:	2340      	movs	r3, #64	; 0x40
 8010404:	2000      	movs	r0, #0
 8010406:	6023      	str	r3, [r4, #0]
 8010408:	b016      	add	sp, #88	; 0x58
 801040a:	bd70      	pop	{r4, r5, r6, pc}

0801040c <__smakebuf_r>:
 801040c:	898b      	ldrh	r3, [r1, #12]
 801040e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010410:	079d      	lsls	r5, r3, #30
 8010412:	4606      	mov	r6, r0
 8010414:	460c      	mov	r4, r1
 8010416:	d507      	bpl.n	8010428 <__smakebuf_r+0x1c>
 8010418:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801041c:	6023      	str	r3, [r4, #0]
 801041e:	6123      	str	r3, [r4, #16]
 8010420:	2301      	movs	r3, #1
 8010422:	6163      	str	r3, [r4, #20]
 8010424:	b002      	add	sp, #8
 8010426:	bd70      	pop	{r4, r5, r6, pc}
 8010428:	ab01      	add	r3, sp, #4
 801042a:	466a      	mov	r2, sp
 801042c:	f7ff ffca 	bl	80103c4 <__swhatbuf_r>
 8010430:	9900      	ldr	r1, [sp, #0]
 8010432:	4605      	mov	r5, r0
 8010434:	4630      	mov	r0, r6
 8010436:	f000 f875 	bl	8010524 <_malloc_r>
 801043a:	b948      	cbnz	r0, 8010450 <__smakebuf_r+0x44>
 801043c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010440:	059a      	lsls	r2, r3, #22
 8010442:	d4ef      	bmi.n	8010424 <__smakebuf_r+0x18>
 8010444:	f023 0303 	bic.w	r3, r3, #3
 8010448:	f043 0302 	orr.w	r3, r3, #2
 801044c:	81a3      	strh	r3, [r4, #12]
 801044e:	e7e3      	b.n	8010418 <__smakebuf_r+0xc>
 8010450:	4b0d      	ldr	r3, [pc, #52]	; (8010488 <__smakebuf_r+0x7c>)
 8010452:	62b3      	str	r3, [r6, #40]	; 0x28
 8010454:	89a3      	ldrh	r3, [r4, #12]
 8010456:	6020      	str	r0, [r4, #0]
 8010458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801045c:	81a3      	strh	r3, [r4, #12]
 801045e:	9b00      	ldr	r3, [sp, #0]
 8010460:	6120      	str	r0, [r4, #16]
 8010462:	6163      	str	r3, [r4, #20]
 8010464:	9b01      	ldr	r3, [sp, #4]
 8010466:	b15b      	cbz	r3, 8010480 <__smakebuf_r+0x74>
 8010468:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801046c:	4630      	mov	r0, r6
 801046e:	f000 fc01 	bl	8010c74 <_isatty_r>
 8010472:	b128      	cbz	r0, 8010480 <__smakebuf_r+0x74>
 8010474:	89a3      	ldrh	r3, [r4, #12]
 8010476:	f023 0303 	bic.w	r3, r3, #3
 801047a:	f043 0301 	orr.w	r3, r3, #1
 801047e:	81a3      	strh	r3, [r4, #12]
 8010480:	89a3      	ldrh	r3, [r4, #12]
 8010482:	431d      	orrs	r5, r3
 8010484:	81a5      	strh	r5, [r4, #12]
 8010486:	e7cd      	b.n	8010424 <__smakebuf_r+0x18>
 8010488:	08010279 	.word	0x08010279

0801048c <_free_r>:
 801048c:	b538      	push	{r3, r4, r5, lr}
 801048e:	4605      	mov	r5, r0
 8010490:	2900      	cmp	r1, #0
 8010492:	d043      	beq.n	801051c <_free_r+0x90>
 8010494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010498:	1f0c      	subs	r4, r1, #4
 801049a:	2b00      	cmp	r3, #0
 801049c:	bfb8      	it	lt
 801049e:	18e4      	addlt	r4, r4, r3
 80104a0:	f000 fc18 	bl	8010cd4 <__malloc_lock>
 80104a4:	4a1e      	ldr	r2, [pc, #120]	; (8010520 <_free_r+0x94>)
 80104a6:	6813      	ldr	r3, [r2, #0]
 80104a8:	4610      	mov	r0, r2
 80104aa:	b933      	cbnz	r3, 80104ba <_free_r+0x2e>
 80104ac:	6063      	str	r3, [r4, #4]
 80104ae:	6014      	str	r4, [r2, #0]
 80104b0:	4628      	mov	r0, r5
 80104b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104b6:	f000 bc0e 	b.w	8010cd6 <__malloc_unlock>
 80104ba:	42a3      	cmp	r3, r4
 80104bc:	d90b      	bls.n	80104d6 <_free_r+0x4a>
 80104be:	6821      	ldr	r1, [r4, #0]
 80104c0:	1862      	adds	r2, r4, r1
 80104c2:	4293      	cmp	r3, r2
 80104c4:	bf01      	itttt	eq
 80104c6:	681a      	ldreq	r2, [r3, #0]
 80104c8:	685b      	ldreq	r3, [r3, #4]
 80104ca:	1852      	addeq	r2, r2, r1
 80104cc:	6022      	streq	r2, [r4, #0]
 80104ce:	6063      	str	r3, [r4, #4]
 80104d0:	6004      	str	r4, [r0, #0]
 80104d2:	e7ed      	b.n	80104b0 <_free_r+0x24>
 80104d4:	4613      	mov	r3, r2
 80104d6:	685a      	ldr	r2, [r3, #4]
 80104d8:	b10a      	cbz	r2, 80104de <_free_r+0x52>
 80104da:	42a2      	cmp	r2, r4
 80104dc:	d9fa      	bls.n	80104d4 <_free_r+0x48>
 80104de:	6819      	ldr	r1, [r3, #0]
 80104e0:	1858      	adds	r0, r3, r1
 80104e2:	42a0      	cmp	r0, r4
 80104e4:	d10b      	bne.n	80104fe <_free_r+0x72>
 80104e6:	6820      	ldr	r0, [r4, #0]
 80104e8:	4401      	add	r1, r0
 80104ea:	1858      	adds	r0, r3, r1
 80104ec:	4282      	cmp	r2, r0
 80104ee:	6019      	str	r1, [r3, #0]
 80104f0:	d1de      	bne.n	80104b0 <_free_r+0x24>
 80104f2:	6810      	ldr	r0, [r2, #0]
 80104f4:	6852      	ldr	r2, [r2, #4]
 80104f6:	4401      	add	r1, r0
 80104f8:	6019      	str	r1, [r3, #0]
 80104fa:	605a      	str	r2, [r3, #4]
 80104fc:	e7d8      	b.n	80104b0 <_free_r+0x24>
 80104fe:	d902      	bls.n	8010506 <_free_r+0x7a>
 8010500:	230c      	movs	r3, #12
 8010502:	602b      	str	r3, [r5, #0]
 8010504:	e7d4      	b.n	80104b0 <_free_r+0x24>
 8010506:	6820      	ldr	r0, [r4, #0]
 8010508:	1821      	adds	r1, r4, r0
 801050a:	428a      	cmp	r2, r1
 801050c:	bf01      	itttt	eq
 801050e:	6811      	ldreq	r1, [r2, #0]
 8010510:	6852      	ldreq	r2, [r2, #4]
 8010512:	1809      	addeq	r1, r1, r0
 8010514:	6021      	streq	r1, [r4, #0]
 8010516:	6062      	str	r2, [r4, #4]
 8010518:	605c      	str	r4, [r3, #4]
 801051a:	e7c9      	b.n	80104b0 <_free_r+0x24>
 801051c:	bd38      	pop	{r3, r4, r5, pc}
 801051e:	bf00      	nop
 8010520:	200028e8 	.word	0x200028e8

08010524 <_malloc_r>:
 8010524:	b570      	push	{r4, r5, r6, lr}
 8010526:	1ccd      	adds	r5, r1, #3
 8010528:	f025 0503 	bic.w	r5, r5, #3
 801052c:	3508      	adds	r5, #8
 801052e:	2d0c      	cmp	r5, #12
 8010530:	bf38      	it	cc
 8010532:	250c      	movcc	r5, #12
 8010534:	2d00      	cmp	r5, #0
 8010536:	4606      	mov	r6, r0
 8010538:	db01      	blt.n	801053e <_malloc_r+0x1a>
 801053a:	42a9      	cmp	r1, r5
 801053c:	d903      	bls.n	8010546 <_malloc_r+0x22>
 801053e:	230c      	movs	r3, #12
 8010540:	6033      	str	r3, [r6, #0]
 8010542:	2000      	movs	r0, #0
 8010544:	bd70      	pop	{r4, r5, r6, pc}
 8010546:	f000 fbc5 	bl	8010cd4 <__malloc_lock>
 801054a:	4a21      	ldr	r2, [pc, #132]	; (80105d0 <_malloc_r+0xac>)
 801054c:	6814      	ldr	r4, [r2, #0]
 801054e:	4621      	mov	r1, r4
 8010550:	b991      	cbnz	r1, 8010578 <_malloc_r+0x54>
 8010552:	4c20      	ldr	r4, [pc, #128]	; (80105d4 <_malloc_r+0xb0>)
 8010554:	6823      	ldr	r3, [r4, #0]
 8010556:	b91b      	cbnz	r3, 8010560 <_malloc_r+0x3c>
 8010558:	4630      	mov	r0, r6
 801055a:	f000 fb03 	bl	8010b64 <_sbrk_r>
 801055e:	6020      	str	r0, [r4, #0]
 8010560:	4629      	mov	r1, r5
 8010562:	4630      	mov	r0, r6
 8010564:	f000 fafe 	bl	8010b64 <_sbrk_r>
 8010568:	1c43      	adds	r3, r0, #1
 801056a:	d124      	bne.n	80105b6 <_malloc_r+0x92>
 801056c:	230c      	movs	r3, #12
 801056e:	4630      	mov	r0, r6
 8010570:	6033      	str	r3, [r6, #0]
 8010572:	f000 fbb0 	bl	8010cd6 <__malloc_unlock>
 8010576:	e7e4      	b.n	8010542 <_malloc_r+0x1e>
 8010578:	680b      	ldr	r3, [r1, #0]
 801057a:	1b5b      	subs	r3, r3, r5
 801057c:	d418      	bmi.n	80105b0 <_malloc_r+0x8c>
 801057e:	2b0b      	cmp	r3, #11
 8010580:	d90f      	bls.n	80105a2 <_malloc_r+0x7e>
 8010582:	600b      	str	r3, [r1, #0]
 8010584:	18cc      	adds	r4, r1, r3
 8010586:	50cd      	str	r5, [r1, r3]
 8010588:	4630      	mov	r0, r6
 801058a:	f000 fba4 	bl	8010cd6 <__malloc_unlock>
 801058e:	f104 000b 	add.w	r0, r4, #11
 8010592:	1d23      	adds	r3, r4, #4
 8010594:	f020 0007 	bic.w	r0, r0, #7
 8010598:	1ac3      	subs	r3, r0, r3
 801059a:	d0d3      	beq.n	8010544 <_malloc_r+0x20>
 801059c:	425a      	negs	r2, r3
 801059e:	50e2      	str	r2, [r4, r3]
 80105a0:	e7d0      	b.n	8010544 <_malloc_r+0x20>
 80105a2:	684b      	ldr	r3, [r1, #4]
 80105a4:	428c      	cmp	r4, r1
 80105a6:	bf16      	itet	ne
 80105a8:	6063      	strne	r3, [r4, #4]
 80105aa:	6013      	streq	r3, [r2, #0]
 80105ac:	460c      	movne	r4, r1
 80105ae:	e7eb      	b.n	8010588 <_malloc_r+0x64>
 80105b0:	460c      	mov	r4, r1
 80105b2:	6849      	ldr	r1, [r1, #4]
 80105b4:	e7cc      	b.n	8010550 <_malloc_r+0x2c>
 80105b6:	1cc4      	adds	r4, r0, #3
 80105b8:	f024 0403 	bic.w	r4, r4, #3
 80105bc:	42a0      	cmp	r0, r4
 80105be:	d005      	beq.n	80105cc <_malloc_r+0xa8>
 80105c0:	1a21      	subs	r1, r4, r0
 80105c2:	4630      	mov	r0, r6
 80105c4:	f000 face 	bl	8010b64 <_sbrk_r>
 80105c8:	3001      	adds	r0, #1
 80105ca:	d0cf      	beq.n	801056c <_malloc_r+0x48>
 80105cc:	6025      	str	r5, [r4, #0]
 80105ce:	e7db      	b.n	8010588 <_malloc_r+0x64>
 80105d0:	200028e8 	.word	0x200028e8
 80105d4:	200028ec 	.word	0x200028ec

080105d8 <__sfputc_r>:
 80105d8:	6893      	ldr	r3, [r2, #8]
 80105da:	b410      	push	{r4}
 80105dc:	3b01      	subs	r3, #1
 80105de:	2b00      	cmp	r3, #0
 80105e0:	6093      	str	r3, [r2, #8]
 80105e2:	da07      	bge.n	80105f4 <__sfputc_r+0x1c>
 80105e4:	6994      	ldr	r4, [r2, #24]
 80105e6:	42a3      	cmp	r3, r4
 80105e8:	db01      	blt.n	80105ee <__sfputc_r+0x16>
 80105ea:	290a      	cmp	r1, #10
 80105ec:	d102      	bne.n	80105f4 <__sfputc_r+0x1c>
 80105ee:	bc10      	pop	{r4}
 80105f0:	f7ff bcae 	b.w	800ff50 <__swbuf_r>
 80105f4:	6813      	ldr	r3, [r2, #0]
 80105f6:	1c58      	adds	r0, r3, #1
 80105f8:	6010      	str	r0, [r2, #0]
 80105fa:	7019      	strb	r1, [r3, #0]
 80105fc:	4608      	mov	r0, r1
 80105fe:	bc10      	pop	{r4}
 8010600:	4770      	bx	lr

08010602 <__sfputs_r>:
 8010602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010604:	4606      	mov	r6, r0
 8010606:	460f      	mov	r7, r1
 8010608:	4614      	mov	r4, r2
 801060a:	18d5      	adds	r5, r2, r3
 801060c:	42ac      	cmp	r4, r5
 801060e:	d101      	bne.n	8010614 <__sfputs_r+0x12>
 8010610:	2000      	movs	r0, #0
 8010612:	e007      	b.n	8010624 <__sfputs_r+0x22>
 8010614:	463a      	mov	r2, r7
 8010616:	f814 1b01 	ldrb.w	r1, [r4], #1
 801061a:	4630      	mov	r0, r6
 801061c:	f7ff ffdc 	bl	80105d8 <__sfputc_r>
 8010620:	1c43      	adds	r3, r0, #1
 8010622:	d1f3      	bne.n	801060c <__sfputs_r+0xa>
 8010624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010628 <_vfiprintf_r>:
 8010628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801062c:	460c      	mov	r4, r1
 801062e:	b09d      	sub	sp, #116	; 0x74
 8010630:	4617      	mov	r7, r2
 8010632:	461d      	mov	r5, r3
 8010634:	4606      	mov	r6, r0
 8010636:	b118      	cbz	r0, 8010640 <_vfiprintf_r+0x18>
 8010638:	6983      	ldr	r3, [r0, #24]
 801063a:	b90b      	cbnz	r3, 8010640 <_vfiprintf_r+0x18>
 801063c:	f7ff fe38 	bl	80102b0 <__sinit>
 8010640:	4b7c      	ldr	r3, [pc, #496]	; (8010834 <_vfiprintf_r+0x20c>)
 8010642:	429c      	cmp	r4, r3
 8010644:	d158      	bne.n	80106f8 <_vfiprintf_r+0xd0>
 8010646:	6874      	ldr	r4, [r6, #4]
 8010648:	89a3      	ldrh	r3, [r4, #12]
 801064a:	0718      	lsls	r0, r3, #28
 801064c:	d55e      	bpl.n	801070c <_vfiprintf_r+0xe4>
 801064e:	6923      	ldr	r3, [r4, #16]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d05b      	beq.n	801070c <_vfiprintf_r+0xe4>
 8010654:	2300      	movs	r3, #0
 8010656:	9309      	str	r3, [sp, #36]	; 0x24
 8010658:	2320      	movs	r3, #32
 801065a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801065e:	2330      	movs	r3, #48	; 0x30
 8010660:	f04f 0b01 	mov.w	fp, #1
 8010664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010668:	9503      	str	r5, [sp, #12]
 801066a:	46b8      	mov	r8, r7
 801066c:	4645      	mov	r5, r8
 801066e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010672:	b10b      	cbz	r3, 8010678 <_vfiprintf_r+0x50>
 8010674:	2b25      	cmp	r3, #37	; 0x25
 8010676:	d154      	bne.n	8010722 <_vfiprintf_r+0xfa>
 8010678:	ebb8 0a07 	subs.w	sl, r8, r7
 801067c:	d00b      	beq.n	8010696 <_vfiprintf_r+0x6e>
 801067e:	4653      	mov	r3, sl
 8010680:	463a      	mov	r2, r7
 8010682:	4621      	mov	r1, r4
 8010684:	4630      	mov	r0, r6
 8010686:	f7ff ffbc 	bl	8010602 <__sfputs_r>
 801068a:	3001      	adds	r0, #1
 801068c:	f000 80c2 	beq.w	8010814 <_vfiprintf_r+0x1ec>
 8010690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010692:	4453      	add	r3, sl
 8010694:	9309      	str	r3, [sp, #36]	; 0x24
 8010696:	f898 3000 	ldrb.w	r3, [r8]
 801069a:	2b00      	cmp	r3, #0
 801069c:	f000 80ba 	beq.w	8010814 <_vfiprintf_r+0x1ec>
 80106a0:	2300      	movs	r3, #0
 80106a2:	f04f 32ff 	mov.w	r2, #4294967295
 80106a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106aa:	9304      	str	r3, [sp, #16]
 80106ac:	9307      	str	r3, [sp, #28]
 80106ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80106b2:	931a      	str	r3, [sp, #104]	; 0x68
 80106b4:	46a8      	mov	r8, r5
 80106b6:	2205      	movs	r2, #5
 80106b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80106bc:	485e      	ldr	r0, [pc, #376]	; (8010838 <_vfiprintf_r+0x210>)
 80106be:	f000 fafb 	bl	8010cb8 <memchr>
 80106c2:	9b04      	ldr	r3, [sp, #16]
 80106c4:	bb78      	cbnz	r0, 8010726 <_vfiprintf_r+0xfe>
 80106c6:	06d9      	lsls	r1, r3, #27
 80106c8:	bf44      	itt	mi
 80106ca:	2220      	movmi	r2, #32
 80106cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80106d0:	071a      	lsls	r2, r3, #28
 80106d2:	bf44      	itt	mi
 80106d4:	222b      	movmi	r2, #43	; 0x2b
 80106d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80106da:	782a      	ldrb	r2, [r5, #0]
 80106dc:	2a2a      	cmp	r2, #42	; 0x2a
 80106de:	d02a      	beq.n	8010736 <_vfiprintf_r+0x10e>
 80106e0:	46a8      	mov	r8, r5
 80106e2:	2000      	movs	r0, #0
 80106e4:	250a      	movs	r5, #10
 80106e6:	9a07      	ldr	r2, [sp, #28]
 80106e8:	4641      	mov	r1, r8
 80106ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106ee:	3b30      	subs	r3, #48	; 0x30
 80106f0:	2b09      	cmp	r3, #9
 80106f2:	d969      	bls.n	80107c8 <_vfiprintf_r+0x1a0>
 80106f4:	b360      	cbz	r0, 8010750 <_vfiprintf_r+0x128>
 80106f6:	e024      	b.n	8010742 <_vfiprintf_r+0x11a>
 80106f8:	4b50      	ldr	r3, [pc, #320]	; (801083c <_vfiprintf_r+0x214>)
 80106fa:	429c      	cmp	r4, r3
 80106fc:	d101      	bne.n	8010702 <_vfiprintf_r+0xda>
 80106fe:	68b4      	ldr	r4, [r6, #8]
 8010700:	e7a2      	b.n	8010648 <_vfiprintf_r+0x20>
 8010702:	4b4f      	ldr	r3, [pc, #316]	; (8010840 <_vfiprintf_r+0x218>)
 8010704:	429c      	cmp	r4, r3
 8010706:	bf08      	it	eq
 8010708:	68f4      	ldreq	r4, [r6, #12]
 801070a:	e79d      	b.n	8010648 <_vfiprintf_r+0x20>
 801070c:	4621      	mov	r1, r4
 801070e:	4630      	mov	r0, r6
 8010710:	f7ff fc70 	bl	800fff4 <__swsetup_r>
 8010714:	2800      	cmp	r0, #0
 8010716:	d09d      	beq.n	8010654 <_vfiprintf_r+0x2c>
 8010718:	f04f 30ff 	mov.w	r0, #4294967295
 801071c:	b01d      	add	sp, #116	; 0x74
 801071e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010722:	46a8      	mov	r8, r5
 8010724:	e7a2      	b.n	801066c <_vfiprintf_r+0x44>
 8010726:	4a44      	ldr	r2, [pc, #272]	; (8010838 <_vfiprintf_r+0x210>)
 8010728:	4645      	mov	r5, r8
 801072a:	1a80      	subs	r0, r0, r2
 801072c:	fa0b f000 	lsl.w	r0, fp, r0
 8010730:	4318      	orrs	r0, r3
 8010732:	9004      	str	r0, [sp, #16]
 8010734:	e7be      	b.n	80106b4 <_vfiprintf_r+0x8c>
 8010736:	9a03      	ldr	r2, [sp, #12]
 8010738:	1d11      	adds	r1, r2, #4
 801073a:	6812      	ldr	r2, [r2, #0]
 801073c:	9103      	str	r1, [sp, #12]
 801073e:	2a00      	cmp	r2, #0
 8010740:	db01      	blt.n	8010746 <_vfiprintf_r+0x11e>
 8010742:	9207      	str	r2, [sp, #28]
 8010744:	e004      	b.n	8010750 <_vfiprintf_r+0x128>
 8010746:	4252      	negs	r2, r2
 8010748:	f043 0302 	orr.w	r3, r3, #2
 801074c:	9207      	str	r2, [sp, #28]
 801074e:	9304      	str	r3, [sp, #16]
 8010750:	f898 3000 	ldrb.w	r3, [r8]
 8010754:	2b2e      	cmp	r3, #46	; 0x2e
 8010756:	d10e      	bne.n	8010776 <_vfiprintf_r+0x14e>
 8010758:	f898 3001 	ldrb.w	r3, [r8, #1]
 801075c:	2b2a      	cmp	r3, #42	; 0x2a
 801075e:	d138      	bne.n	80107d2 <_vfiprintf_r+0x1aa>
 8010760:	9b03      	ldr	r3, [sp, #12]
 8010762:	f108 0802 	add.w	r8, r8, #2
 8010766:	1d1a      	adds	r2, r3, #4
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	9203      	str	r2, [sp, #12]
 801076c:	2b00      	cmp	r3, #0
 801076e:	bfb8      	it	lt
 8010770:	f04f 33ff 	movlt.w	r3, #4294967295
 8010774:	9305      	str	r3, [sp, #20]
 8010776:	4d33      	ldr	r5, [pc, #204]	; (8010844 <_vfiprintf_r+0x21c>)
 8010778:	2203      	movs	r2, #3
 801077a:	f898 1000 	ldrb.w	r1, [r8]
 801077e:	4628      	mov	r0, r5
 8010780:	f000 fa9a 	bl	8010cb8 <memchr>
 8010784:	b140      	cbz	r0, 8010798 <_vfiprintf_r+0x170>
 8010786:	2340      	movs	r3, #64	; 0x40
 8010788:	1b40      	subs	r0, r0, r5
 801078a:	fa03 f000 	lsl.w	r0, r3, r0
 801078e:	9b04      	ldr	r3, [sp, #16]
 8010790:	f108 0801 	add.w	r8, r8, #1
 8010794:	4303      	orrs	r3, r0
 8010796:	9304      	str	r3, [sp, #16]
 8010798:	f898 1000 	ldrb.w	r1, [r8]
 801079c:	2206      	movs	r2, #6
 801079e:	482a      	ldr	r0, [pc, #168]	; (8010848 <_vfiprintf_r+0x220>)
 80107a0:	f108 0701 	add.w	r7, r8, #1
 80107a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80107a8:	f000 fa86 	bl	8010cb8 <memchr>
 80107ac:	2800      	cmp	r0, #0
 80107ae:	d037      	beq.n	8010820 <_vfiprintf_r+0x1f8>
 80107b0:	4b26      	ldr	r3, [pc, #152]	; (801084c <_vfiprintf_r+0x224>)
 80107b2:	bb1b      	cbnz	r3, 80107fc <_vfiprintf_r+0x1d4>
 80107b4:	9b03      	ldr	r3, [sp, #12]
 80107b6:	3307      	adds	r3, #7
 80107b8:	f023 0307 	bic.w	r3, r3, #7
 80107bc:	3308      	adds	r3, #8
 80107be:	9303      	str	r3, [sp, #12]
 80107c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107c2:	444b      	add	r3, r9
 80107c4:	9309      	str	r3, [sp, #36]	; 0x24
 80107c6:	e750      	b.n	801066a <_vfiprintf_r+0x42>
 80107c8:	fb05 3202 	mla	r2, r5, r2, r3
 80107cc:	2001      	movs	r0, #1
 80107ce:	4688      	mov	r8, r1
 80107d0:	e78a      	b.n	80106e8 <_vfiprintf_r+0xc0>
 80107d2:	2300      	movs	r3, #0
 80107d4:	250a      	movs	r5, #10
 80107d6:	4619      	mov	r1, r3
 80107d8:	f108 0801 	add.w	r8, r8, #1
 80107dc:	9305      	str	r3, [sp, #20]
 80107de:	4640      	mov	r0, r8
 80107e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107e4:	3a30      	subs	r2, #48	; 0x30
 80107e6:	2a09      	cmp	r2, #9
 80107e8:	d903      	bls.n	80107f2 <_vfiprintf_r+0x1ca>
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d0c3      	beq.n	8010776 <_vfiprintf_r+0x14e>
 80107ee:	9105      	str	r1, [sp, #20]
 80107f0:	e7c1      	b.n	8010776 <_vfiprintf_r+0x14e>
 80107f2:	fb05 2101 	mla	r1, r5, r1, r2
 80107f6:	2301      	movs	r3, #1
 80107f8:	4680      	mov	r8, r0
 80107fa:	e7f0      	b.n	80107de <_vfiprintf_r+0x1b6>
 80107fc:	ab03      	add	r3, sp, #12
 80107fe:	9300      	str	r3, [sp, #0]
 8010800:	4622      	mov	r2, r4
 8010802:	4b13      	ldr	r3, [pc, #76]	; (8010850 <_vfiprintf_r+0x228>)
 8010804:	a904      	add	r1, sp, #16
 8010806:	4630      	mov	r0, r6
 8010808:	f3af 8000 	nop.w
 801080c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010810:	4681      	mov	r9, r0
 8010812:	d1d5      	bne.n	80107c0 <_vfiprintf_r+0x198>
 8010814:	89a3      	ldrh	r3, [r4, #12]
 8010816:	065b      	lsls	r3, r3, #25
 8010818:	f53f af7e 	bmi.w	8010718 <_vfiprintf_r+0xf0>
 801081c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801081e:	e77d      	b.n	801071c <_vfiprintf_r+0xf4>
 8010820:	ab03      	add	r3, sp, #12
 8010822:	9300      	str	r3, [sp, #0]
 8010824:	4622      	mov	r2, r4
 8010826:	4b0a      	ldr	r3, [pc, #40]	; (8010850 <_vfiprintf_r+0x228>)
 8010828:	a904      	add	r1, sp, #16
 801082a:	4630      	mov	r0, r6
 801082c:	f000 f888 	bl	8010940 <_printf_i>
 8010830:	e7ec      	b.n	801080c <_vfiprintf_r+0x1e4>
 8010832:	bf00      	nop
 8010834:	080208a0 	.word	0x080208a0
 8010838:	080208e0 	.word	0x080208e0
 801083c:	080208c0 	.word	0x080208c0
 8010840:	08020880 	.word	0x08020880
 8010844:	080208e6 	.word	0x080208e6
 8010848:	080208ea 	.word	0x080208ea
 801084c:	00000000 	.word	0x00000000
 8010850:	08010603 	.word	0x08010603

08010854 <_printf_common>:
 8010854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010858:	4691      	mov	r9, r2
 801085a:	461f      	mov	r7, r3
 801085c:	688a      	ldr	r2, [r1, #8]
 801085e:	690b      	ldr	r3, [r1, #16]
 8010860:	4606      	mov	r6, r0
 8010862:	4293      	cmp	r3, r2
 8010864:	bfb8      	it	lt
 8010866:	4613      	movlt	r3, r2
 8010868:	f8c9 3000 	str.w	r3, [r9]
 801086c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010870:	460c      	mov	r4, r1
 8010872:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010876:	b112      	cbz	r2, 801087e <_printf_common+0x2a>
 8010878:	3301      	adds	r3, #1
 801087a:	f8c9 3000 	str.w	r3, [r9]
 801087e:	6823      	ldr	r3, [r4, #0]
 8010880:	0699      	lsls	r1, r3, #26
 8010882:	bf42      	ittt	mi
 8010884:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010888:	3302      	addmi	r3, #2
 801088a:	f8c9 3000 	strmi.w	r3, [r9]
 801088e:	6825      	ldr	r5, [r4, #0]
 8010890:	f015 0506 	ands.w	r5, r5, #6
 8010894:	d107      	bne.n	80108a6 <_printf_common+0x52>
 8010896:	f104 0a19 	add.w	sl, r4, #25
 801089a:	68e3      	ldr	r3, [r4, #12]
 801089c:	f8d9 2000 	ldr.w	r2, [r9]
 80108a0:	1a9b      	subs	r3, r3, r2
 80108a2:	42ab      	cmp	r3, r5
 80108a4:	dc29      	bgt.n	80108fa <_printf_common+0xa6>
 80108a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80108aa:	6822      	ldr	r2, [r4, #0]
 80108ac:	3300      	adds	r3, #0
 80108ae:	bf18      	it	ne
 80108b0:	2301      	movne	r3, #1
 80108b2:	0692      	lsls	r2, r2, #26
 80108b4:	d42e      	bmi.n	8010914 <_printf_common+0xc0>
 80108b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80108ba:	4639      	mov	r1, r7
 80108bc:	4630      	mov	r0, r6
 80108be:	47c0      	blx	r8
 80108c0:	3001      	adds	r0, #1
 80108c2:	d021      	beq.n	8010908 <_printf_common+0xb4>
 80108c4:	6823      	ldr	r3, [r4, #0]
 80108c6:	68e5      	ldr	r5, [r4, #12]
 80108c8:	f003 0306 	and.w	r3, r3, #6
 80108cc:	2b04      	cmp	r3, #4
 80108ce:	bf18      	it	ne
 80108d0:	2500      	movne	r5, #0
 80108d2:	f8d9 2000 	ldr.w	r2, [r9]
 80108d6:	f04f 0900 	mov.w	r9, #0
 80108da:	bf08      	it	eq
 80108dc:	1aad      	subeq	r5, r5, r2
 80108de:	68a3      	ldr	r3, [r4, #8]
 80108e0:	6922      	ldr	r2, [r4, #16]
 80108e2:	bf08      	it	eq
 80108e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80108e8:	4293      	cmp	r3, r2
 80108ea:	bfc4      	itt	gt
 80108ec:	1a9b      	subgt	r3, r3, r2
 80108ee:	18ed      	addgt	r5, r5, r3
 80108f0:	341a      	adds	r4, #26
 80108f2:	454d      	cmp	r5, r9
 80108f4:	d11a      	bne.n	801092c <_printf_common+0xd8>
 80108f6:	2000      	movs	r0, #0
 80108f8:	e008      	b.n	801090c <_printf_common+0xb8>
 80108fa:	2301      	movs	r3, #1
 80108fc:	4652      	mov	r2, sl
 80108fe:	4639      	mov	r1, r7
 8010900:	4630      	mov	r0, r6
 8010902:	47c0      	blx	r8
 8010904:	3001      	adds	r0, #1
 8010906:	d103      	bne.n	8010910 <_printf_common+0xbc>
 8010908:	f04f 30ff 	mov.w	r0, #4294967295
 801090c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010910:	3501      	adds	r5, #1
 8010912:	e7c2      	b.n	801089a <_printf_common+0x46>
 8010914:	2030      	movs	r0, #48	; 0x30
 8010916:	18e1      	adds	r1, r4, r3
 8010918:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801091c:	1c5a      	adds	r2, r3, #1
 801091e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010922:	4422      	add	r2, r4
 8010924:	3302      	adds	r3, #2
 8010926:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801092a:	e7c4      	b.n	80108b6 <_printf_common+0x62>
 801092c:	2301      	movs	r3, #1
 801092e:	4622      	mov	r2, r4
 8010930:	4639      	mov	r1, r7
 8010932:	4630      	mov	r0, r6
 8010934:	47c0      	blx	r8
 8010936:	3001      	adds	r0, #1
 8010938:	d0e6      	beq.n	8010908 <_printf_common+0xb4>
 801093a:	f109 0901 	add.w	r9, r9, #1
 801093e:	e7d8      	b.n	80108f2 <_printf_common+0x9e>

08010940 <_printf_i>:
 8010940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010944:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010948:	460c      	mov	r4, r1
 801094a:	7e09      	ldrb	r1, [r1, #24]
 801094c:	b085      	sub	sp, #20
 801094e:	296e      	cmp	r1, #110	; 0x6e
 8010950:	4617      	mov	r7, r2
 8010952:	4606      	mov	r6, r0
 8010954:	4698      	mov	r8, r3
 8010956:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010958:	f000 80b3 	beq.w	8010ac2 <_printf_i+0x182>
 801095c:	d822      	bhi.n	80109a4 <_printf_i+0x64>
 801095e:	2963      	cmp	r1, #99	; 0x63
 8010960:	d036      	beq.n	80109d0 <_printf_i+0x90>
 8010962:	d80a      	bhi.n	801097a <_printf_i+0x3a>
 8010964:	2900      	cmp	r1, #0
 8010966:	f000 80b9 	beq.w	8010adc <_printf_i+0x19c>
 801096a:	2958      	cmp	r1, #88	; 0x58
 801096c:	f000 8083 	beq.w	8010a76 <_printf_i+0x136>
 8010970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010974:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010978:	e032      	b.n	80109e0 <_printf_i+0xa0>
 801097a:	2964      	cmp	r1, #100	; 0x64
 801097c:	d001      	beq.n	8010982 <_printf_i+0x42>
 801097e:	2969      	cmp	r1, #105	; 0x69
 8010980:	d1f6      	bne.n	8010970 <_printf_i+0x30>
 8010982:	6820      	ldr	r0, [r4, #0]
 8010984:	6813      	ldr	r3, [r2, #0]
 8010986:	0605      	lsls	r5, r0, #24
 8010988:	f103 0104 	add.w	r1, r3, #4
 801098c:	d52a      	bpl.n	80109e4 <_printf_i+0xa4>
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	6011      	str	r1, [r2, #0]
 8010992:	2b00      	cmp	r3, #0
 8010994:	da03      	bge.n	801099e <_printf_i+0x5e>
 8010996:	222d      	movs	r2, #45	; 0x2d
 8010998:	425b      	negs	r3, r3
 801099a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801099e:	486f      	ldr	r0, [pc, #444]	; (8010b5c <_printf_i+0x21c>)
 80109a0:	220a      	movs	r2, #10
 80109a2:	e039      	b.n	8010a18 <_printf_i+0xd8>
 80109a4:	2973      	cmp	r1, #115	; 0x73
 80109a6:	f000 809d 	beq.w	8010ae4 <_printf_i+0x1a4>
 80109aa:	d808      	bhi.n	80109be <_printf_i+0x7e>
 80109ac:	296f      	cmp	r1, #111	; 0x6f
 80109ae:	d020      	beq.n	80109f2 <_printf_i+0xb2>
 80109b0:	2970      	cmp	r1, #112	; 0x70
 80109b2:	d1dd      	bne.n	8010970 <_printf_i+0x30>
 80109b4:	6823      	ldr	r3, [r4, #0]
 80109b6:	f043 0320 	orr.w	r3, r3, #32
 80109ba:	6023      	str	r3, [r4, #0]
 80109bc:	e003      	b.n	80109c6 <_printf_i+0x86>
 80109be:	2975      	cmp	r1, #117	; 0x75
 80109c0:	d017      	beq.n	80109f2 <_printf_i+0xb2>
 80109c2:	2978      	cmp	r1, #120	; 0x78
 80109c4:	d1d4      	bne.n	8010970 <_printf_i+0x30>
 80109c6:	2378      	movs	r3, #120	; 0x78
 80109c8:	4865      	ldr	r0, [pc, #404]	; (8010b60 <_printf_i+0x220>)
 80109ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80109ce:	e055      	b.n	8010a7c <_printf_i+0x13c>
 80109d0:	6813      	ldr	r3, [r2, #0]
 80109d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80109d6:	1d19      	adds	r1, r3, #4
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	6011      	str	r1, [r2, #0]
 80109dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80109e0:	2301      	movs	r3, #1
 80109e2:	e08c      	b.n	8010afe <_printf_i+0x1be>
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80109ea:	6011      	str	r1, [r2, #0]
 80109ec:	bf18      	it	ne
 80109ee:	b21b      	sxthne	r3, r3
 80109f0:	e7cf      	b.n	8010992 <_printf_i+0x52>
 80109f2:	6813      	ldr	r3, [r2, #0]
 80109f4:	6825      	ldr	r5, [r4, #0]
 80109f6:	1d18      	adds	r0, r3, #4
 80109f8:	6010      	str	r0, [r2, #0]
 80109fa:	0628      	lsls	r0, r5, #24
 80109fc:	d501      	bpl.n	8010a02 <_printf_i+0xc2>
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	e002      	b.n	8010a08 <_printf_i+0xc8>
 8010a02:	0668      	lsls	r0, r5, #25
 8010a04:	d5fb      	bpl.n	80109fe <_printf_i+0xbe>
 8010a06:	881b      	ldrh	r3, [r3, #0]
 8010a08:	296f      	cmp	r1, #111	; 0x6f
 8010a0a:	bf14      	ite	ne
 8010a0c:	220a      	movne	r2, #10
 8010a0e:	2208      	moveq	r2, #8
 8010a10:	4852      	ldr	r0, [pc, #328]	; (8010b5c <_printf_i+0x21c>)
 8010a12:	2100      	movs	r1, #0
 8010a14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010a18:	6865      	ldr	r5, [r4, #4]
 8010a1a:	2d00      	cmp	r5, #0
 8010a1c:	60a5      	str	r5, [r4, #8]
 8010a1e:	f2c0 8095 	blt.w	8010b4c <_printf_i+0x20c>
 8010a22:	6821      	ldr	r1, [r4, #0]
 8010a24:	f021 0104 	bic.w	r1, r1, #4
 8010a28:	6021      	str	r1, [r4, #0]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d13d      	bne.n	8010aaa <_printf_i+0x16a>
 8010a2e:	2d00      	cmp	r5, #0
 8010a30:	f040 808e 	bne.w	8010b50 <_printf_i+0x210>
 8010a34:	4665      	mov	r5, ip
 8010a36:	2a08      	cmp	r2, #8
 8010a38:	d10b      	bne.n	8010a52 <_printf_i+0x112>
 8010a3a:	6823      	ldr	r3, [r4, #0]
 8010a3c:	07db      	lsls	r3, r3, #31
 8010a3e:	d508      	bpl.n	8010a52 <_printf_i+0x112>
 8010a40:	6923      	ldr	r3, [r4, #16]
 8010a42:	6862      	ldr	r2, [r4, #4]
 8010a44:	429a      	cmp	r2, r3
 8010a46:	bfde      	ittt	le
 8010a48:	2330      	movle	r3, #48	; 0x30
 8010a4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010a4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010a52:	ebac 0305 	sub.w	r3, ip, r5
 8010a56:	6123      	str	r3, [r4, #16]
 8010a58:	f8cd 8000 	str.w	r8, [sp]
 8010a5c:	463b      	mov	r3, r7
 8010a5e:	aa03      	add	r2, sp, #12
 8010a60:	4621      	mov	r1, r4
 8010a62:	4630      	mov	r0, r6
 8010a64:	f7ff fef6 	bl	8010854 <_printf_common>
 8010a68:	3001      	adds	r0, #1
 8010a6a:	d14d      	bne.n	8010b08 <_printf_i+0x1c8>
 8010a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a70:	b005      	add	sp, #20
 8010a72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a76:	4839      	ldr	r0, [pc, #228]	; (8010b5c <_printf_i+0x21c>)
 8010a78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010a7c:	6813      	ldr	r3, [r2, #0]
 8010a7e:	6821      	ldr	r1, [r4, #0]
 8010a80:	1d1d      	adds	r5, r3, #4
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	6015      	str	r5, [r2, #0]
 8010a86:	060a      	lsls	r2, r1, #24
 8010a88:	d50b      	bpl.n	8010aa2 <_printf_i+0x162>
 8010a8a:	07ca      	lsls	r2, r1, #31
 8010a8c:	bf44      	itt	mi
 8010a8e:	f041 0120 	orrmi.w	r1, r1, #32
 8010a92:	6021      	strmi	r1, [r4, #0]
 8010a94:	b91b      	cbnz	r3, 8010a9e <_printf_i+0x15e>
 8010a96:	6822      	ldr	r2, [r4, #0]
 8010a98:	f022 0220 	bic.w	r2, r2, #32
 8010a9c:	6022      	str	r2, [r4, #0]
 8010a9e:	2210      	movs	r2, #16
 8010aa0:	e7b7      	b.n	8010a12 <_printf_i+0xd2>
 8010aa2:	064d      	lsls	r5, r1, #25
 8010aa4:	bf48      	it	mi
 8010aa6:	b29b      	uxthmi	r3, r3
 8010aa8:	e7ef      	b.n	8010a8a <_printf_i+0x14a>
 8010aaa:	4665      	mov	r5, ip
 8010aac:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ab0:	fb02 3311 	mls	r3, r2, r1, r3
 8010ab4:	5cc3      	ldrb	r3, [r0, r3]
 8010ab6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010aba:	460b      	mov	r3, r1
 8010abc:	2900      	cmp	r1, #0
 8010abe:	d1f5      	bne.n	8010aac <_printf_i+0x16c>
 8010ac0:	e7b9      	b.n	8010a36 <_printf_i+0xf6>
 8010ac2:	6813      	ldr	r3, [r2, #0]
 8010ac4:	6825      	ldr	r5, [r4, #0]
 8010ac6:	1d18      	adds	r0, r3, #4
 8010ac8:	6961      	ldr	r1, [r4, #20]
 8010aca:	6010      	str	r0, [r2, #0]
 8010acc:	0628      	lsls	r0, r5, #24
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	d501      	bpl.n	8010ad6 <_printf_i+0x196>
 8010ad2:	6019      	str	r1, [r3, #0]
 8010ad4:	e002      	b.n	8010adc <_printf_i+0x19c>
 8010ad6:	066a      	lsls	r2, r5, #25
 8010ad8:	d5fb      	bpl.n	8010ad2 <_printf_i+0x192>
 8010ada:	8019      	strh	r1, [r3, #0]
 8010adc:	2300      	movs	r3, #0
 8010ade:	4665      	mov	r5, ip
 8010ae0:	6123      	str	r3, [r4, #16]
 8010ae2:	e7b9      	b.n	8010a58 <_printf_i+0x118>
 8010ae4:	6813      	ldr	r3, [r2, #0]
 8010ae6:	1d19      	adds	r1, r3, #4
 8010ae8:	6011      	str	r1, [r2, #0]
 8010aea:	681d      	ldr	r5, [r3, #0]
 8010aec:	6862      	ldr	r2, [r4, #4]
 8010aee:	2100      	movs	r1, #0
 8010af0:	4628      	mov	r0, r5
 8010af2:	f000 f8e1 	bl	8010cb8 <memchr>
 8010af6:	b108      	cbz	r0, 8010afc <_printf_i+0x1bc>
 8010af8:	1b40      	subs	r0, r0, r5
 8010afa:	6060      	str	r0, [r4, #4]
 8010afc:	6863      	ldr	r3, [r4, #4]
 8010afe:	6123      	str	r3, [r4, #16]
 8010b00:	2300      	movs	r3, #0
 8010b02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010b06:	e7a7      	b.n	8010a58 <_printf_i+0x118>
 8010b08:	6923      	ldr	r3, [r4, #16]
 8010b0a:	462a      	mov	r2, r5
 8010b0c:	4639      	mov	r1, r7
 8010b0e:	4630      	mov	r0, r6
 8010b10:	47c0      	blx	r8
 8010b12:	3001      	adds	r0, #1
 8010b14:	d0aa      	beq.n	8010a6c <_printf_i+0x12c>
 8010b16:	6823      	ldr	r3, [r4, #0]
 8010b18:	079b      	lsls	r3, r3, #30
 8010b1a:	d413      	bmi.n	8010b44 <_printf_i+0x204>
 8010b1c:	68e0      	ldr	r0, [r4, #12]
 8010b1e:	9b03      	ldr	r3, [sp, #12]
 8010b20:	4298      	cmp	r0, r3
 8010b22:	bfb8      	it	lt
 8010b24:	4618      	movlt	r0, r3
 8010b26:	e7a3      	b.n	8010a70 <_printf_i+0x130>
 8010b28:	2301      	movs	r3, #1
 8010b2a:	464a      	mov	r2, r9
 8010b2c:	4639      	mov	r1, r7
 8010b2e:	4630      	mov	r0, r6
 8010b30:	47c0      	blx	r8
 8010b32:	3001      	adds	r0, #1
 8010b34:	d09a      	beq.n	8010a6c <_printf_i+0x12c>
 8010b36:	3501      	adds	r5, #1
 8010b38:	68e3      	ldr	r3, [r4, #12]
 8010b3a:	9a03      	ldr	r2, [sp, #12]
 8010b3c:	1a9b      	subs	r3, r3, r2
 8010b3e:	42ab      	cmp	r3, r5
 8010b40:	dcf2      	bgt.n	8010b28 <_printf_i+0x1e8>
 8010b42:	e7eb      	b.n	8010b1c <_printf_i+0x1dc>
 8010b44:	2500      	movs	r5, #0
 8010b46:	f104 0919 	add.w	r9, r4, #25
 8010b4a:	e7f5      	b.n	8010b38 <_printf_i+0x1f8>
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d1ac      	bne.n	8010aaa <_printf_i+0x16a>
 8010b50:	7803      	ldrb	r3, [r0, #0]
 8010b52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010b56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010b5a:	e76c      	b.n	8010a36 <_printf_i+0xf6>
 8010b5c:	080208f1 	.word	0x080208f1
 8010b60:	08020902 	.word	0x08020902

08010b64 <_sbrk_r>:
 8010b64:	b538      	push	{r3, r4, r5, lr}
 8010b66:	2300      	movs	r3, #0
 8010b68:	4c05      	ldr	r4, [pc, #20]	; (8010b80 <_sbrk_r+0x1c>)
 8010b6a:	4605      	mov	r5, r0
 8010b6c:	4608      	mov	r0, r1
 8010b6e:	6023      	str	r3, [r4, #0]
 8010b70:	f7f1 f82e 	bl	8001bd0 <_sbrk>
 8010b74:	1c43      	adds	r3, r0, #1
 8010b76:	d102      	bne.n	8010b7e <_sbrk_r+0x1a>
 8010b78:	6823      	ldr	r3, [r4, #0]
 8010b7a:	b103      	cbz	r3, 8010b7e <_sbrk_r+0x1a>
 8010b7c:	602b      	str	r3, [r5, #0]
 8010b7e:	bd38      	pop	{r3, r4, r5, pc}
 8010b80:	20004ae8 	.word	0x20004ae8

08010b84 <__sread>:
 8010b84:	b510      	push	{r4, lr}
 8010b86:	460c      	mov	r4, r1
 8010b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b8c:	f000 f8a4 	bl	8010cd8 <_read_r>
 8010b90:	2800      	cmp	r0, #0
 8010b92:	bfab      	itete	ge
 8010b94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010b96:	89a3      	ldrhlt	r3, [r4, #12]
 8010b98:	181b      	addge	r3, r3, r0
 8010b9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010b9e:	bfac      	ite	ge
 8010ba0:	6563      	strge	r3, [r4, #84]	; 0x54
 8010ba2:	81a3      	strhlt	r3, [r4, #12]
 8010ba4:	bd10      	pop	{r4, pc}

08010ba6 <__swrite>:
 8010ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010baa:	461f      	mov	r7, r3
 8010bac:	898b      	ldrh	r3, [r1, #12]
 8010bae:	4605      	mov	r5, r0
 8010bb0:	05db      	lsls	r3, r3, #23
 8010bb2:	460c      	mov	r4, r1
 8010bb4:	4616      	mov	r6, r2
 8010bb6:	d505      	bpl.n	8010bc4 <__swrite+0x1e>
 8010bb8:	2302      	movs	r3, #2
 8010bba:	2200      	movs	r2, #0
 8010bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bc0:	f000 f868 	bl	8010c94 <_lseek_r>
 8010bc4:	89a3      	ldrh	r3, [r4, #12]
 8010bc6:	4632      	mov	r2, r6
 8010bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010bcc:	81a3      	strh	r3, [r4, #12]
 8010bce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010bd2:	463b      	mov	r3, r7
 8010bd4:	4628      	mov	r0, r5
 8010bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bda:	f000 b817 	b.w	8010c0c <_write_r>

08010bde <__sseek>:
 8010bde:	b510      	push	{r4, lr}
 8010be0:	460c      	mov	r4, r1
 8010be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010be6:	f000 f855 	bl	8010c94 <_lseek_r>
 8010bea:	1c43      	adds	r3, r0, #1
 8010bec:	89a3      	ldrh	r3, [r4, #12]
 8010bee:	bf15      	itete	ne
 8010bf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8010bf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010bf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010bfa:	81a3      	strheq	r3, [r4, #12]
 8010bfc:	bf18      	it	ne
 8010bfe:	81a3      	strhne	r3, [r4, #12]
 8010c00:	bd10      	pop	{r4, pc}

08010c02 <__sclose>:
 8010c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c06:	f000 b813 	b.w	8010c30 <_close_r>
	...

08010c0c <_write_r>:
 8010c0c:	b538      	push	{r3, r4, r5, lr}
 8010c0e:	4605      	mov	r5, r0
 8010c10:	4608      	mov	r0, r1
 8010c12:	4611      	mov	r1, r2
 8010c14:	2200      	movs	r2, #0
 8010c16:	4c05      	ldr	r4, [pc, #20]	; (8010c2c <_write_r+0x20>)
 8010c18:	6022      	str	r2, [r4, #0]
 8010c1a:	461a      	mov	r2, r3
 8010c1c:	f7f0 ff8b 	bl	8001b36 <_write>
 8010c20:	1c43      	adds	r3, r0, #1
 8010c22:	d102      	bne.n	8010c2a <_write_r+0x1e>
 8010c24:	6823      	ldr	r3, [r4, #0]
 8010c26:	b103      	cbz	r3, 8010c2a <_write_r+0x1e>
 8010c28:	602b      	str	r3, [r5, #0]
 8010c2a:	bd38      	pop	{r3, r4, r5, pc}
 8010c2c:	20004ae8 	.word	0x20004ae8

08010c30 <_close_r>:
 8010c30:	b538      	push	{r3, r4, r5, lr}
 8010c32:	2300      	movs	r3, #0
 8010c34:	4c05      	ldr	r4, [pc, #20]	; (8010c4c <_close_r+0x1c>)
 8010c36:	4605      	mov	r5, r0
 8010c38:	4608      	mov	r0, r1
 8010c3a:	6023      	str	r3, [r4, #0]
 8010c3c:	f7f0 ff97 	bl	8001b6e <_close>
 8010c40:	1c43      	adds	r3, r0, #1
 8010c42:	d102      	bne.n	8010c4a <_close_r+0x1a>
 8010c44:	6823      	ldr	r3, [r4, #0]
 8010c46:	b103      	cbz	r3, 8010c4a <_close_r+0x1a>
 8010c48:	602b      	str	r3, [r5, #0]
 8010c4a:	bd38      	pop	{r3, r4, r5, pc}
 8010c4c:	20004ae8 	.word	0x20004ae8

08010c50 <_fstat_r>:
 8010c50:	b538      	push	{r3, r4, r5, lr}
 8010c52:	2300      	movs	r3, #0
 8010c54:	4c06      	ldr	r4, [pc, #24]	; (8010c70 <_fstat_r+0x20>)
 8010c56:	4605      	mov	r5, r0
 8010c58:	4608      	mov	r0, r1
 8010c5a:	4611      	mov	r1, r2
 8010c5c:	6023      	str	r3, [r4, #0]
 8010c5e:	f7f0 ff91 	bl	8001b84 <_fstat>
 8010c62:	1c43      	adds	r3, r0, #1
 8010c64:	d102      	bne.n	8010c6c <_fstat_r+0x1c>
 8010c66:	6823      	ldr	r3, [r4, #0]
 8010c68:	b103      	cbz	r3, 8010c6c <_fstat_r+0x1c>
 8010c6a:	602b      	str	r3, [r5, #0]
 8010c6c:	bd38      	pop	{r3, r4, r5, pc}
 8010c6e:	bf00      	nop
 8010c70:	20004ae8 	.word	0x20004ae8

08010c74 <_isatty_r>:
 8010c74:	b538      	push	{r3, r4, r5, lr}
 8010c76:	2300      	movs	r3, #0
 8010c78:	4c05      	ldr	r4, [pc, #20]	; (8010c90 <_isatty_r+0x1c>)
 8010c7a:	4605      	mov	r5, r0
 8010c7c:	4608      	mov	r0, r1
 8010c7e:	6023      	str	r3, [r4, #0]
 8010c80:	f7f0 ff8f 	bl	8001ba2 <_isatty>
 8010c84:	1c43      	adds	r3, r0, #1
 8010c86:	d102      	bne.n	8010c8e <_isatty_r+0x1a>
 8010c88:	6823      	ldr	r3, [r4, #0]
 8010c8a:	b103      	cbz	r3, 8010c8e <_isatty_r+0x1a>
 8010c8c:	602b      	str	r3, [r5, #0]
 8010c8e:	bd38      	pop	{r3, r4, r5, pc}
 8010c90:	20004ae8 	.word	0x20004ae8

08010c94 <_lseek_r>:
 8010c94:	b538      	push	{r3, r4, r5, lr}
 8010c96:	4605      	mov	r5, r0
 8010c98:	4608      	mov	r0, r1
 8010c9a:	4611      	mov	r1, r2
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	4c05      	ldr	r4, [pc, #20]	; (8010cb4 <_lseek_r+0x20>)
 8010ca0:	6022      	str	r2, [r4, #0]
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	f7f0 ff87 	bl	8001bb6 <_lseek>
 8010ca8:	1c43      	adds	r3, r0, #1
 8010caa:	d102      	bne.n	8010cb2 <_lseek_r+0x1e>
 8010cac:	6823      	ldr	r3, [r4, #0]
 8010cae:	b103      	cbz	r3, 8010cb2 <_lseek_r+0x1e>
 8010cb0:	602b      	str	r3, [r5, #0]
 8010cb2:	bd38      	pop	{r3, r4, r5, pc}
 8010cb4:	20004ae8 	.word	0x20004ae8

08010cb8 <memchr>:
 8010cb8:	b510      	push	{r4, lr}
 8010cba:	b2c9      	uxtb	r1, r1
 8010cbc:	4402      	add	r2, r0
 8010cbe:	4290      	cmp	r0, r2
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	d101      	bne.n	8010cc8 <memchr+0x10>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	e003      	b.n	8010cd0 <memchr+0x18>
 8010cc8:	781c      	ldrb	r4, [r3, #0]
 8010cca:	3001      	adds	r0, #1
 8010ccc:	428c      	cmp	r4, r1
 8010cce:	d1f6      	bne.n	8010cbe <memchr+0x6>
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	bd10      	pop	{r4, pc}

08010cd4 <__malloc_lock>:
 8010cd4:	4770      	bx	lr

08010cd6 <__malloc_unlock>:
 8010cd6:	4770      	bx	lr

08010cd8 <_read_r>:
 8010cd8:	b538      	push	{r3, r4, r5, lr}
 8010cda:	4605      	mov	r5, r0
 8010cdc:	4608      	mov	r0, r1
 8010cde:	4611      	mov	r1, r2
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	4c05      	ldr	r4, [pc, #20]	; (8010cf8 <_read_r+0x20>)
 8010ce4:	6022      	str	r2, [r4, #0]
 8010ce6:	461a      	mov	r2, r3
 8010ce8:	f7f0 ff08 	bl	8001afc <_read>
 8010cec:	1c43      	adds	r3, r0, #1
 8010cee:	d102      	bne.n	8010cf6 <_read_r+0x1e>
 8010cf0:	6823      	ldr	r3, [r4, #0]
 8010cf2:	b103      	cbz	r3, 8010cf6 <_read_r+0x1e>
 8010cf4:	602b      	str	r3, [r5, #0]
 8010cf6:	bd38      	pop	{r3, r4, r5, pc}
 8010cf8:	20004ae8 	.word	0x20004ae8

08010cfc <cos>:
 8010cfc:	b530      	push	{r4, r5, lr}
 8010cfe:	4a18      	ldr	r2, [pc, #96]	; (8010d60 <cos+0x64>)
 8010d00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010d04:	4293      	cmp	r3, r2
 8010d06:	b087      	sub	sp, #28
 8010d08:	dc04      	bgt.n	8010d14 <cos+0x18>
 8010d0a:	2200      	movs	r2, #0
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	f001 f96b 	bl	8011fe8 <__kernel_cos>
 8010d12:	e006      	b.n	8010d22 <cos+0x26>
 8010d14:	4a13      	ldr	r2, [pc, #76]	; (8010d64 <cos+0x68>)
 8010d16:	4293      	cmp	r3, r2
 8010d18:	dd05      	ble.n	8010d26 <cos+0x2a>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	460b      	mov	r3, r1
 8010d1e:	f7ef fa8b 	bl	8000238 <__aeabi_dsub>
 8010d22:	b007      	add	sp, #28
 8010d24:	bd30      	pop	{r4, r5, pc}
 8010d26:	aa02      	add	r2, sp, #8
 8010d28:	f000 fec2 	bl	8011ab0 <__ieee754_rem_pio2>
 8010d2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d30:	f000 0403 	and.w	r4, r0, #3
 8010d34:	2c01      	cmp	r4, #1
 8010d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d3a:	d008      	beq.n	8010d4e <cos+0x52>
 8010d3c:	2c02      	cmp	r4, #2
 8010d3e:	d00c      	beq.n	8010d5a <cos+0x5e>
 8010d40:	2c00      	cmp	r4, #0
 8010d42:	d0e4      	beq.n	8010d0e <cos+0x12>
 8010d44:	2401      	movs	r4, #1
 8010d46:	9400      	str	r4, [sp, #0]
 8010d48:	f001 fd56 	bl	80127f8 <__kernel_sin>
 8010d4c:	e7e9      	b.n	8010d22 <cos+0x26>
 8010d4e:	9400      	str	r4, [sp, #0]
 8010d50:	f001 fd52 	bl	80127f8 <__kernel_sin>
 8010d54:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010d58:	e7e3      	b.n	8010d22 <cos+0x26>
 8010d5a:	f001 f945 	bl	8011fe8 <__kernel_cos>
 8010d5e:	e7f9      	b.n	8010d54 <cos+0x58>
 8010d60:	3fe921fb 	.word	0x3fe921fb
 8010d64:	7fefffff 	.word	0x7fefffff

08010d68 <sin>:
 8010d68:	b530      	push	{r4, r5, lr}
 8010d6a:	4a1a      	ldr	r2, [pc, #104]	; (8010dd4 <sin+0x6c>)
 8010d6c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010d70:	4293      	cmp	r3, r2
 8010d72:	b087      	sub	sp, #28
 8010d74:	dc06      	bgt.n	8010d84 <sin+0x1c>
 8010d76:	2300      	movs	r3, #0
 8010d78:	2200      	movs	r2, #0
 8010d7a:	9300      	str	r3, [sp, #0]
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	f001 fd3b 	bl	80127f8 <__kernel_sin>
 8010d82:	e006      	b.n	8010d92 <sin+0x2a>
 8010d84:	4a14      	ldr	r2, [pc, #80]	; (8010dd8 <sin+0x70>)
 8010d86:	4293      	cmp	r3, r2
 8010d88:	dd05      	ble.n	8010d96 <sin+0x2e>
 8010d8a:	4602      	mov	r2, r0
 8010d8c:	460b      	mov	r3, r1
 8010d8e:	f7ef fa53 	bl	8000238 <__aeabi_dsub>
 8010d92:	b007      	add	sp, #28
 8010d94:	bd30      	pop	{r4, r5, pc}
 8010d96:	aa02      	add	r2, sp, #8
 8010d98:	f000 fe8a 	bl	8011ab0 <__ieee754_rem_pio2>
 8010d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010da0:	f000 0403 	and.w	r4, r0, #3
 8010da4:	2c01      	cmp	r4, #1
 8010da6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010daa:	d005      	beq.n	8010db8 <sin+0x50>
 8010dac:	2c02      	cmp	r4, #2
 8010dae:	d006      	beq.n	8010dbe <sin+0x56>
 8010db0:	b964      	cbnz	r4, 8010dcc <sin+0x64>
 8010db2:	2401      	movs	r4, #1
 8010db4:	9400      	str	r4, [sp, #0]
 8010db6:	e7e2      	b.n	8010d7e <sin+0x16>
 8010db8:	f001 f916 	bl	8011fe8 <__kernel_cos>
 8010dbc:	e7e9      	b.n	8010d92 <sin+0x2a>
 8010dbe:	2401      	movs	r4, #1
 8010dc0:	9400      	str	r4, [sp, #0]
 8010dc2:	f001 fd19 	bl	80127f8 <__kernel_sin>
 8010dc6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010dca:	e7e2      	b.n	8010d92 <sin+0x2a>
 8010dcc:	f001 f90c 	bl	8011fe8 <__kernel_cos>
 8010dd0:	e7f9      	b.n	8010dc6 <sin+0x5e>
 8010dd2:	bf00      	nop
 8010dd4:	3fe921fb 	.word	0x3fe921fb
 8010dd8:	7fefffff 	.word	0x7fefffff

08010ddc <pow>:
 8010ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010de0:	b08f      	sub	sp, #60	; 0x3c
 8010de2:	461d      	mov	r5, r3
 8010de4:	4680      	mov	r8, r0
 8010de6:	4689      	mov	r9, r1
 8010de8:	4614      	mov	r4, r2
 8010dea:	f000 f955 	bl	8011098 <__ieee754_pow>
 8010dee:	4fa1      	ldr	r7, [pc, #644]	; (8011074 <pow+0x298>)
 8010df0:	e9cd 0100 	strd	r0, r1, [sp]
 8010df4:	f997 3000 	ldrsb.w	r3, [r7]
 8010df8:	463e      	mov	r6, r7
 8010dfa:	9302      	str	r3, [sp, #8]
 8010dfc:	3301      	adds	r3, #1
 8010dfe:	d05f      	beq.n	8010ec0 <pow+0xe4>
 8010e00:	4622      	mov	r2, r4
 8010e02:	462b      	mov	r3, r5
 8010e04:	4620      	mov	r0, r4
 8010e06:	4629      	mov	r1, r5
 8010e08:	f7ef fe68 	bl	8000adc <__aeabi_dcmpun>
 8010e0c:	4682      	mov	sl, r0
 8010e0e:	2800      	cmp	r0, #0
 8010e10:	d156      	bne.n	8010ec0 <pow+0xe4>
 8010e12:	4642      	mov	r2, r8
 8010e14:	464b      	mov	r3, r9
 8010e16:	4640      	mov	r0, r8
 8010e18:	4649      	mov	r1, r9
 8010e1a:	f7ef fe5f 	bl	8000adc <__aeabi_dcmpun>
 8010e1e:	9003      	str	r0, [sp, #12]
 8010e20:	b1e8      	cbz	r0, 8010e5e <pow+0x82>
 8010e22:	2200      	movs	r2, #0
 8010e24:	2300      	movs	r3, #0
 8010e26:	4620      	mov	r0, r4
 8010e28:	4629      	mov	r1, r5
 8010e2a:	f7ef fe25 	bl	8000a78 <__aeabi_dcmpeq>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	d046      	beq.n	8010ec0 <pow+0xe4>
 8010e32:	2301      	movs	r3, #1
 8010e34:	2200      	movs	r2, #0
 8010e36:	9304      	str	r3, [sp, #16]
 8010e38:	4b8f      	ldr	r3, [pc, #572]	; (8011078 <pow+0x29c>)
 8010e3a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8010e3e:	9305      	str	r3, [sp, #20]
 8010e40:	4b8e      	ldr	r3, [pc, #568]	; (801107c <pow+0x2a0>)
 8010e42:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010e46:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010e4a:	9b02      	ldr	r3, [sp, #8]
 8010e4c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010e50:	2b02      	cmp	r3, #2
 8010e52:	d031      	beq.n	8010eb8 <pow+0xdc>
 8010e54:	a804      	add	r0, sp, #16
 8010e56:	f001 fe13 	bl	8012a80 <matherr>
 8010e5a:	bb38      	cbnz	r0, 8010eac <pow+0xd0>
 8010e5c:	e058      	b.n	8010f10 <pow+0x134>
 8010e5e:	f04f 0a00 	mov.w	sl, #0
 8010e62:	f04f 0b00 	mov.w	fp, #0
 8010e66:	4652      	mov	r2, sl
 8010e68:	465b      	mov	r3, fp
 8010e6a:	4640      	mov	r0, r8
 8010e6c:	4649      	mov	r1, r9
 8010e6e:	f7ef fe03 	bl	8000a78 <__aeabi_dcmpeq>
 8010e72:	2800      	cmp	r0, #0
 8010e74:	d051      	beq.n	8010f1a <pow+0x13e>
 8010e76:	4652      	mov	r2, sl
 8010e78:	465b      	mov	r3, fp
 8010e7a:	4620      	mov	r0, r4
 8010e7c:	4629      	mov	r1, r5
 8010e7e:	f7ef fdfb 	bl	8000a78 <__aeabi_dcmpeq>
 8010e82:	4606      	mov	r6, r0
 8010e84:	b308      	cbz	r0, 8010eca <pow+0xee>
 8010e86:	2301      	movs	r3, #1
 8010e88:	9304      	str	r3, [sp, #16]
 8010e8a:	4b7b      	ldr	r3, [pc, #492]	; (8011078 <pow+0x29c>)
 8010e8c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010e90:	9305      	str	r3, [sp, #20]
 8010e92:	9b03      	ldr	r3, [sp, #12]
 8010e94:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010e98:	930c      	str	r3, [sp, #48]	; 0x30
 8010e9a:	9b02      	ldr	r3, [sp, #8]
 8010e9c:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d0d7      	beq.n	8010e54 <pow+0x78>
 8010ea4:	2200      	movs	r2, #0
 8010ea6:	4b75      	ldr	r3, [pc, #468]	; (801107c <pow+0x2a0>)
 8010ea8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010eac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010eae:	b11b      	cbz	r3, 8010eb8 <pow+0xdc>
 8010eb0:	f7fe ffa0 	bl	800fdf4 <__errno>
 8010eb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010eb6:	6003      	str	r3, [r0, #0]
 8010eb8:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8010ebc:	e9cd 3400 	strd	r3, r4, [sp]
 8010ec0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ec4:	b00f      	add	sp, #60	; 0x3c
 8010ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010eca:	4620      	mov	r0, r4
 8010ecc:	4629      	mov	r1, r5
 8010ece:	f001 fd4d 	bl	801296c <finite>
 8010ed2:	2800      	cmp	r0, #0
 8010ed4:	d0f4      	beq.n	8010ec0 <pow+0xe4>
 8010ed6:	4652      	mov	r2, sl
 8010ed8:	465b      	mov	r3, fp
 8010eda:	4620      	mov	r0, r4
 8010edc:	4629      	mov	r1, r5
 8010ede:	f7ef fdd5 	bl	8000a8c <__aeabi_dcmplt>
 8010ee2:	2800      	cmp	r0, #0
 8010ee4:	d0ec      	beq.n	8010ec0 <pow+0xe4>
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	9304      	str	r3, [sp, #16]
 8010eea:	4b63      	ldr	r3, [pc, #396]	; (8011078 <pow+0x29c>)
 8010eec:	960c      	str	r6, [sp, #48]	; 0x30
 8010eee:	9305      	str	r3, [sp, #20]
 8010ef0:	f997 3000 	ldrsb.w	r3, [r7]
 8010ef4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010ef8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010efc:	b913      	cbnz	r3, 8010f04 <pow+0x128>
 8010efe:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8010f02:	e7a7      	b.n	8010e54 <pow+0x78>
 8010f04:	2000      	movs	r0, #0
 8010f06:	495e      	ldr	r1, [pc, #376]	; (8011080 <pow+0x2a4>)
 8010f08:	2b02      	cmp	r3, #2
 8010f0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010f0e:	d1a1      	bne.n	8010e54 <pow+0x78>
 8010f10:	f7fe ff70 	bl	800fdf4 <__errno>
 8010f14:	2321      	movs	r3, #33	; 0x21
 8010f16:	6003      	str	r3, [r0, #0]
 8010f18:	e7c8      	b.n	8010eac <pow+0xd0>
 8010f1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f1e:	f001 fd25 	bl	801296c <finite>
 8010f22:	9002      	str	r0, [sp, #8]
 8010f24:	2800      	cmp	r0, #0
 8010f26:	d177      	bne.n	8011018 <pow+0x23c>
 8010f28:	4640      	mov	r0, r8
 8010f2a:	4649      	mov	r1, r9
 8010f2c:	f001 fd1e 	bl	801296c <finite>
 8010f30:	2800      	cmp	r0, #0
 8010f32:	d071      	beq.n	8011018 <pow+0x23c>
 8010f34:	4620      	mov	r0, r4
 8010f36:	4629      	mov	r1, r5
 8010f38:	f001 fd18 	bl	801296c <finite>
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	d06b      	beq.n	8011018 <pow+0x23c>
 8010f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f44:	4619      	mov	r1, r3
 8010f46:	4610      	mov	r0, r2
 8010f48:	f7ef fdc8 	bl	8000adc <__aeabi_dcmpun>
 8010f4c:	f997 7000 	ldrsb.w	r7, [r7]
 8010f50:	4b49      	ldr	r3, [pc, #292]	; (8011078 <pow+0x29c>)
 8010f52:	b1a0      	cbz	r0, 8010f7e <pow+0x1a2>
 8010f54:	2201      	movs	r2, #1
 8010f56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f5a:	9b02      	ldr	r3, [sp, #8]
 8010f5c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010f60:	930c      	str	r3, [sp, #48]	; 0x30
 8010f62:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010f66:	2f00      	cmp	r7, #0
 8010f68:	d0c9      	beq.n	8010efe <pow+0x122>
 8010f6a:	4652      	mov	r2, sl
 8010f6c:	465b      	mov	r3, fp
 8010f6e:	4650      	mov	r0, sl
 8010f70:	4659      	mov	r1, fp
 8010f72:	f7ef fc43 	bl	80007fc <__aeabi_ddiv>
 8010f76:	2f02      	cmp	r7, #2
 8010f78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010f7c:	e7c7      	b.n	8010f0e <pow+0x132>
 8010f7e:	2203      	movs	r2, #3
 8010f80:	900c      	str	r0, [sp, #48]	; 0x30
 8010f82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f86:	4620      	mov	r0, r4
 8010f88:	4629      	mov	r1, r5
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	4b3d      	ldr	r3, [pc, #244]	; (8011084 <pow+0x2a8>)
 8010f8e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010f92:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010f96:	f7ef fb07 	bl	80005a8 <__aeabi_dmul>
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	460d      	mov	r5, r1
 8010f9e:	bb17      	cbnz	r7, 8010fe6 <pow+0x20a>
 8010fa0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010fa4:	4b38      	ldr	r3, [pc, #224]	; (8011088 <pow+0x2ac>)
 8010fa6:	4640      	mov	r0, r8
 8010fa8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010fac:	4649      	mov	r1, r9
 8010fae:	4652      	mov	r2, sl
 8010fb0:	465b      	mov	r3, fp
 8010fb2:	f7ef fd6b 	bl	8000a8c <__aeabi_dcmplt>
 8010fb6:	2800      	cmp	r0, #0
 8010fb8:	d054      	beq.n	8011064 <pow+0x288>
 8010fba:	4620      	mov	r0, r4
 8010fbc:	4629      	mov	r1, r5
 8010fbe:	f001 fd67 	bl	8012a90 <rint>
 8010fc2:	4622      	mov	r2, r4
 8010fc4:	462b      	mov	r3, r5
 8010fc6:	f7ef fd57 	bl	8000a78 <__aeabi_dcmpeq>
 8010fca:	b920      	cbnz	r0, 8010fd6 <pow+0x1fa>
 8010fcc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010fd0:	4b2e      	ldr	r3, [pc, #184]	; (801108c <pow+0x2b0>)
 8010fd2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010fd6:	f996 3000 	ldrsb.w	r3, [r6]
 8010fda:	2b02      	cmp	r3, #2
 8010fdc:	d142      	bne.n	8011064 <pow+0x288>
 8010fde:	f7fe ff09 	bl	800fdf4 <__errno>
 8010fe2:	2322      	movs	r3, #34	; 0x22
 8010fe4:	e797      	b.n	8010f16 <pow+0x13a>
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	4b29      	ldr	r3, [pc, #164]	; (8011090 <pow+0x2b4>)
 8010fea:	4640      	mov	r0, r8
 8010fec:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010ff0:	4649      	mov	r1, r9
 8010ff2:	4652      	mov	r2, sl
 8010ff4:	465b      	mov	r3, fp
 8010ff6:	f7ef fd49 	bl	8000a8c <__aeabi_dcmplt>
 8010ffa:	2800      	cmp	r0, #0
 8010ffc:	d0eb      	beq.n	8010fd6 <pow+0x1fa>
 8010ffe:	4620      	mov	r0, r4
 8011000:	4629      	mov	r1, r5
 8011002:	f001 fd45 	bl	8012a90 <rint>
 8011006:	4622      	mov	r2, r4
 8011008:	462b      	mov	r3, r5
 801100a:	f7ef fd35 	bl	8000a78 <__aeabi_dcmpeq>
 801100e:	2800      	cmp	r0, #0
 8011010:	d1e1      	bne.n	8010fd6 <pow+0x1fa>
 8011012:	2200      	movs	r2, #0
 8011014:	4b1a      	ldr	r3, [pc, #104]	; (8011080 <pow+0x2a4>)
 8011016:	e7dc      	b.n	8010fd2 <pow+0x1f6>
 8011018:	2200      	movs	r2, #0
 801101a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801101e:	2300      	movs	r3, #0
 8011020:	f7ef fd2a 	bl	8000a78 <__aeabi_dcmpeq>
 8011024:	2800      	cmp	r0, #0
 8011026:	f43f af4b 	beq.w	8010ec0 <pow+0xe4>
 801102a:	4640      	mov	r0, r8
 801102c:	4649      	mov	r1, r9
 801102e:	f001 fc9d 	bl	801296c <finite>
 8011032:	2800      	cmp	r0, #0
 8011034:	f43f af44 	beq.w	8010ec0 <pow+0xe4>
 8011038:	4620      	mov	r0, r4
 801103a:	4629      	mov	r1, r5
 801103c:	f001 fc96 	bl	801296c <finite>
 8011040:	2800      	cmp	r0, #0
 8011042:	f43f af3d 	beq.w	8010ec0 <pow+0xe4>
 8011046:	2304      	movs	r3, #4
 8011048:	9304      	str	r3, [sp, #16]
 801104a:	4b0b      	ldr	r3, [pc, #44]	; (8011078 <pow+0x29c>)
 801104c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8011050:	9305      	str	r3, [sp, #20]
 8011052:	2300      	movs	r3, #0
 8011054:	2400      	movs	r4, #0
 8011056:	930c      	str	r3, [sp, #48]	; 0x30
 8011058:	2300      	movs	r3, #0
 801105a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801105e:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8011062:	e7b8      	b.n	8010fd6 <pow+0x1fa>
 8011064:	a804      	add	r0, sp, #16
 8011066:	f001 fd0b 	bl	8012a80 <matherr>
 801106a:	2800      	cmp	r0, #0
 801106c:	f47f af1e 	bne.w	8010eac <pow+0xd0>
 8011070:	e7b5      	b.n	8010fde <pow+0x202>
 8011072:	bf00      	nop
 8011074:	200002b0 	.word	0x200002b0
 8011078:	08020913 	.word	0x08020913
 801107c:	3ff00000 	.word	0x3ff00000
 8011080:	fff00000 	.word	0xfff00000
 8011084:	3fe00000 	.word	0x3fe00000
 8011088:	47efffff 	.word	0x47efffff
 801108c:	c7efffff 	.word	0xc7efffff
 8011090:	7ff00000 	.word	0x7ff00000
 8011094:	00000000 	.word	0x00000000

08011098 <__ieee754_pow>:
 8011098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109c:	b091      	sub	sp, #68	; 0x44
 801109e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80110a2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80110a6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80110aa:	ea55 0302 	orrs.w	r3, r5, r2
 80110ae:	4607      	mov	r7, r0
 80110b0:	4688      	mov	r8, r1
 80110b2:	f000 84b7 	beq.w	8011a24 <__ieee754_pow+0x98c>
 80110b6:	4b80      	ldr	r3, [pc, #512]	; (80112b8 <__ieee754_pow+0x220>)
 80110b8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80110bc:	429c      	cmp	r4, r3
 80110be:	4689      	mov	r9, r1
 80110c0:	4682      	mov	sl, r0
 80110c2:	dc09      	bgt.n	80110d8 <__ieee754_pow+0x40>
 80110c4:	d103      	bne.n	80110ce <__ieee754_pow+0x36>
 80110c6:	b938      	cbnz	r0, 80110d8 <__ieee754_pow+0x40>
 80110c8:	42a5      	cmp	r5, r4
 80110ca:	dc0d      	bgt.n	80110e8 <__ieee754_pow+0x50>
 80110cc:	e001      	b.n	80110d2 <__ieee754_pow+0x3a>
 80110ce:	429d      	cmp	r5, r3
 80110d0:	dc02      	bgt.n	80110d8 <__ieee754_pow+0x40>
 80110d2:	429d      	cmp	r5, r3
 80110d4:	d10e      	bne.n	80110f4 <__ieee754_pow+0x5c>
 80110d6:	b16a      	cbz	r2, 80110f4 <__ieee754_pow+0x5c>
 80110d8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80110dc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80110e0:	ea54 030a 	orrs.w	r3, r4, sl
 80110e4:	f000 849e 	beq.w	8011a24 <__ieee754_pow+0x98c>
 80110e8:	4874      	ldr	r0, [pc, #464]	; (80112bc <__ieee754_pow+0x224>)
 80110ea:	b011      	add	sp, #68	; 0x44
 80110ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f0:	f001 bcc8 	b.w	8012a84 <nan>
 80110f4:	f1b9 0f00 	cmp.w	r9, #0
 80110f8:	da53      	bge.n	80111a2 <__ieee754_pow+0x10a>
 80110fa:	4b71      	ldr	r3, [pc, #452]	; (80112c0 <__ieee754_pow+0x228>)
 80110fc:	429d      	cmp	r5, r3
 80110fe:	dc4e      	bgt.n	801119e <__ieee754_pow+0x106>
 8011100:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011104:	429d      	cmp	r5, r3
 8011106:	dd4c      	ble.n	80111a2 <__ieee754_pow+0x10a>
 8011108:	152b      	asrs	r3, r5, #20
 801110a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801110e:	2b14      	cmp	r3, #20
 8011110:	dd28      	ble.n	8011164 <__ieee754_pow+0xcc>
 8011112:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011116:	fa22 f103 	lsr.w	r1, r2, r3
 801111a:	fa01 f303 	lsl.w	r3, r1, r3
 801111e:	4293      	cmp	r3, r2
 8011120:	d13f      	bne.n	80111a2 <__ieee754_pow+0x10a>
 8011122:	f001 0101 	and.w	r1, r1, #1
 8011126:	f1c1 0302 	rsb	r3, r1, #2
 801112a:	9300      	str	r3, [sp, #0]
 801112c:	2a00      	cmp	r2, #0
 801112e:	d15c      	bne.n	80111ea <__ieee754_pow+0x152>
 8011130:	4b61      	ldr	r3, [pc, #388]	; (80112b8 <__ieee754_pow+0x220>)
 8011132:	429d      	cmp	r5, r3
 8011134:	d126      	bne.n	8011184 <__ieee754_pow+0xec>
 8011136:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801113a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801113e:	ea53 030a 	orrs.w	r3, r3, sl
 8011142:	f000 846f 	beq.w	8011a24 <__ieee754_pow+0x98c>
 8011146:	4b5f      	ldr	r3, [pc, #380]	; (80112c4 <__ieee754_pow+0x22c>)
 8011148:	429c      	cmp	r4, r3
 801114a:	dd2c      	ble.n	80111a6 <__ieee754_pow+0x10e>
 801114c:	2e00      	cmp	r6, #0
 801114e:	f280 846f 	bge.w	8011a30 <__ieee754_pow+0x998>
 8011152:	f04f 0b00 	mov.w	fp, #0
 8011156:	f04f 0c00 	mov.w	ip, #0
 801115a:	4658      	mov	r0, fp
 801115c:	4661      	mov	r1, ip
 801115e:	b011      	add	sp, #68	; 0x44
 8011160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011164:	2a00      	cmp	r2, #0
 8011166:	d13e      	bne.n	80111e6 <__ieee754_pow+0x14e>
 8011168:	f1c3 0314 	rsb	r3, r3, #20
 801116c:	fa45 f103 	asr.w	r1, r5, r3
 8011170:	fa01 f303 	lsl.w	r3, r1, r3
 8011174:	42ab      	cmp	r3, r5
 8011176:	f040 8463 	bne.w	8011a40 <__ieee754_pow+0x9a8>
 801117a:	f001 0101 	and.w	r1, r1, #1
 801117e:	f1c1 0302 	rsb	r3, r1, #2
 8011182:	9300      	str	r3, [sp, #0]
 8011184:	4b50      	ldr	r3, [pc, #320]	; (80112c8 <__ieee754_pow+0x230>)
 8011186:	429d      	cmp	r5, r3
 8011188:	d114      	bne.n	80111b4 <__ieee754_pow+0x11c>
 801118a:	2e00      	cmp	r6, #0
 801118c:	f280 8454 	bge.w	8011a38 <__ieee754_pow+0x9a0>
 8011190:	463a      	mov	r2, r7
 8011192:	4643      	mov	r3, r8
 8011194:	2000      	movs	r0, #0
 8011196:	494c      	ldr	r1, [pc, #304]	; (80112c8 <__ieee754_pow+0x230>)
 8011198:	f7ef fb30 	bl	80007fc <__aeabi_ddiv>
 801119c:	e013      	b.n	80111c6 <__ieee754_pow+0x12e>
 801119e:	2302      	movs	r3, #2
 80111a0:	e7c3      	b.n	801112a <__ieee754_pow+0x92>
 80111a2:	2300      	movs	r3, #0
 80111a4:	e7c1      	b.n	801112a <__ieee754_pow+0x92>
 80111a6:	2e00      	cmp	r6, #0
 80111a8:	dad3      	bge.n	8011152 <__ieee754_pow+0xba>
 80111aa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80111ae:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80111b2:	e7d2      	b.n	801115a <__ieee754_pow+0xc2>
 80111b4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80111b8:	d108      	bne.n	80111cc <__ieee754_pow+0x134>
 80111ba:	463a      	mov	r2, r7
 80111bc:	4643      	mov	r3, r8
 80111be:	4638      	mov	r0, r7
 80111c0:	4641      	mov	r1, r8
 80111c2:	f7ef f9f1 	bl	80005a8 <__aeabi_dmul>
 80111c6:	4683      	mov	fp, r0
 80111c8:	468c      	mov	ip, r1
 80111ca:	e7c6      	b.n	801115a <__ieee754_pow+0xc2>
 80111cc:	4b3f      	ldr	r3, [pc, #252]	; (80112cc <__ieee754_pow+0x234>)
 80111ce:	429e      	cmp	r6, r3
 80111d0:	d10b      	bne.n	80111ea <__ieee754_pow+0x152>
 80111d2:	f1b9 0f00 	cmp.w	r9, #0
 80111d6:	db08      	blt.n	80111ea <__ieee754_pow+0x152>
 80111d8:	4638      	mov	r0, r7
 80111da:	4641      	mov	r1, r8
 80111dc:	b011      	add	sp, #68	; 0x44
 80111de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111e2:	f000 be55 	b.w	8011e90 <__ieee754_sqrt>
 80111e6:	2300      	movs	r3, #0
 80111e8:	9300      	str	r3, [sp, #0]
 80111ea:	4638      	mov	r0, r7
 80111ec:	4641      	mov	r1, r8
 80111ee:	f001 fbb9 	bl	8012964 <fabs>
 80111f2:	4683      	mov	fp, r0
 80111f4:	468c      	mov	ip, r1
 80111f6:	f1ba 0f00 	cmp.w	sl, #0
 80111fa:	d12b      	bne.n	8011254 <__ieee754_pow+0x1bc>
 80111fc:	b124      	cbz	r4, 8011208 <__ieee754_pow+0x170>
 80111fe:	4b32      	ldr	r3, [pc, #200]	; (80112c8 <__ieee754_pow+0x230>)
 8011200:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8011204:	429a      	cmp	r2, r3
 8011206:	d125      	bne.n	8011254 <__ieee754_pow+0x1bc>
 8011208:	2e00      	cmp	r6, #0
 801120a:	da07      	bge.n	801121c <__ieee754_pow+0x184>
 801120c:	465a      	mov	r2, fp
 801120e:	4663      	mov	r3, ip
 8011210:	2000      	movs	r0, #0
 8011212:	492d      	ldr	r1, [pc, #180]	; (80112c8 <__ieee754_pow+0x230>)
 8011214:	f7ef faf2 	bl	80007fc <__aeabi_ddiv>
 8011218:	4683      	mov	fp, r0
 801121a:	468c      	mov	ip, r1
 801121c:	f1b9 0f00 	cmp.w	r9, #0
 8011220:	da9b      	bge.n	801115a <__ieee754_pow+0xc2>
 8011222:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011226:	9b00      	ldr	r3, [sp, #0]
 8011228:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801122c:	4323      	orrs	r3, r4
 801122e:	d108      	bne.n	8011242 <__ieee754_pow+0x1aa>
 8011230:	465a      	mov	r2, fp
 8011232:	4663      	mov	r3, ip
 8011234:	4658      	mov	r0, fp
 8011236:	4661      	mov	r1, ip
 8011238:	f7ee fffe 	bl	8000238 <__aeabi_dsub>
 801123c:	4602      	mov	r2, r0
 801123e:	460b      	mov	r3, r1
 8011240:	e7aa      	b.n	8011198 <__ieee754_pow+0x100>
 8011242:	9b00      	ldr	r3, [sp, #0]
 8011244:	2b01      	cmp	r3, #1
 8011246:	d188      	bne.n	801115a <__ieee754_pow+0xc2>
 8011248:	4658      	mov	r0, fp
 801124a:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 801124e:	4683      	mov	fp, r0
 8011250:	469c      	mov	ip, r3
 8011252:	e782      	b.n	801115a <__ieee754_pow+0xc2>
 8011254:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8011258:	f109 33ff 	add.w	r3, r9, #4294967295
 801125c:	930d      	str	r3, [sp, #52]	; 0x34
 801125e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011260:	9b00      	ldr	r3, [sp, #0]
 8011262:	4313      	orrs	r3, r2
 8011264:	d104      	bne.n	8011270 <__ieee754_pow+0x1d8>
 8011266:	463a      	mov	r2, r7
 8011268:	4643      	mov	r3, r8
 801126a:	4638      	mov	r0, r7
 801126c:	4641      	mov	r1, r8
 801126e:	e7e3      	b.n	8011238 <__ieee754_pow+0x1a0>
 8011270:	4b17      	ldr	r3, [pc, #92]	; (80112d0 <__ieee754_pow+0x238>)
 8011272:	429d      	cmp	r5, r3
 8011274:	f340 80fe 	ble.w	8011474 <__ieee754_pow+0x3dc>
 8011278:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801127c:	429d      	cmp	r5, r3
 801127e:	dd0b      	ble.n	8011298 <__ieee754_pow+0x200>
 8011280:	4b10      	ldr	r3, [pc, #64]	; (80112c4 <__ieee754_pow+0x22c>)
 8011282:	429c      	cmp	r4, r3
 8011284:	dc0e      	bgt.n	80112a4 <__ieee754_pow+0x20c>
 8011286:	2e00      	cmp	r6, #0
 8011288:	f6bf af63 	bge.w	8011152 <__ieee754_pow+0xba>
 801128c:	a308      	add	r3, pc, #32	; (adr r3, 80112b0 <__ieee754_pow+0x218>)
 801128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011292:	4610      	mov	r0, r2
 8011294:	4619      	mov	r1, r3
 8011296:	e794      	b.n	80111c2 <__ieee754_pow+0x12a>
 8011298:	4b0e      	ldr	r3, [pc, #56]	; (80112d4 <__ieee754_pow+0x23c>)
 801129a:	429c      	cmp	r4, r3
 801129c:	ddf3      	ble.n	8011286 <__ieee754_pow+0x1ee>
 801129e:	4b0a      	ldr	r3, [pc, #40]	; (80112c8 <__ieee754_pow+0x230>)
 80112a0:	429c      	cmp	r4, r3
 80112a2:	dd19      	ble.n	80112d8 <__ieee754_pow+0x240>
 80112a4:	2e00      	cmp	r6, #0
 80112a6:	dcf1      	bgt.n	801128c <__ieee754_pow+0x1f4>
 80112a8:	e753      	b.n	8011152 <__ieee754_pow+0xba>
 80112aa:	bf00      	nop
 80112ac:	f3af 8000 	nop.w
 80112b0:	8800759c 	.word	0x8800759c
 80112b4:	7e37e43c 	.word	0x7e37e43c
 80112b8:	7ff00000 	.word	0x7ff00000
 80112bc:	080208e5 	.word	0x080208e5
 80112c0:	433fffff 	.word	0x433fffff
 80112c4:	3fefffff 	.word	0x3fefffff
 80112c8:	3ff00000 	.word	0x3ff00000
 80112cc:	3fe00000 	.word	0x3fe00000
 80112d0:	41e00000 	.word	0x41e00000
 80112d4:	3feffffe 	.word	0x3feffffe
 80112d8:	4661      	mov	r1, ip
 80112da:	2200      	movs	r2, #0
 80112dc:	4b60      	ldr	r3, [pc, #384]	; (8011460 <__ieee754_pow+0x3c8>)
 80112de:	4658      	mov	r0, fp
 80112e0:	f7ee ffaa 	bl	8000238 <__aeabi_dsub>
 80112e4:	a354      	add	r3, pc, #336	; (adr r3, 8011438 <__ieee754_pow+0x3a0>)
 80112e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112ea:	4604      	mov	r4, r0
 80112ec:	460d      	mov	r5, r1
 80112ee:	f7ef f95b 	bl	80005a8 <__aeabi_dmul>
 80112f2:	a353      	add	r3, pc, #332	; (adr r3, 8011440 <__ieee754_pow+0x3a8>)
 80112f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112f8:	4606      	mov	r6, r0
 80112fa:	460f      	mov	r7, r1
 80112fc:	4620      	mov	r0, r4
 80112fe:	4629      	mov	r1, r5
 8011300:	f7ef f952 	bl	80005a8 <__aeabi_dmul>
 8011304:	2200      	movs	r2, #0
 8011306:	4682      	mov	sl, r0
 8011308:	468b      	mov	fp, r1
 801130a:	4b56      	ldr	r3, [pc, #344]	; (8011464 <__ieee754_pow+0x3cc>)
 801130c:	4620      	mov	r0, r4
 801130e:	4629      	mov	r1, r5
 8011310:	f7ef f94a 	bl	80005a8 <__aeabi_dmul>
 8011314:	4602      	mov	r2, r0
 8011316:	460b      	mov	r3, r1
 8011318:	a14b      	add	r1, pc, #300	; (adr r1, 8011448 <__ieee754_pow+0x3b0>)
 801131a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801131e:	f7ee ff8b 	bl	8000238 <__aeabi_dsub>
 8011322:	4622      	mov	r2, r4
 8011324:	462b      	mov	r3, r5
 8011326:	f7ef f93f 	bl	80005a8 <__aeabi_dmul>
 801132a:	4602      	mov	r2, r0
 801132c:	460b      	mov	r3, r1
 801132e:	2000      	movs	r0, #0
 8011330:	494d      	ldr	r1, [pc, #308]	; (8011468 <__ieee754_pow+0x3d0>)
 8011332:	f7ee ff81 	bl	8000238 <__aeabi_dsub>
 8011336:	4622      	mov	r2, r4
 8011338:	462b      	mov	r3, r5
 801133a:	4680      	mov	r8, r0
 801133c:	4689      	mov	r9, r1
 801133e:	4620      	mov	r0, r4
 8011340:	4629      	mov	r1, r5
 8011342:	f7ef f931 	bl	80005a8 <__aeabi_dmul>
 8011346:	4602      	mov	r2, r0
 8011348:	460b      	mov	r3, r1
 801134a:	4640      	mov	r0, r8
 801134c:	4649      	mov	r1, r9
 801134e:	f7ef f92b 	bl	80005a8 <__aeabi_dmul>
 8011352:	a33f      	add	r3, pc, #252	; (adr r3, 8011450 <__ieee754_pow+0x3b8>)
 8011354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011358:	f7ef f926 	bl	80005a8 <__aeabi_dmul>
 801135c:	4602      	mov	r2, r0
 801135e:	460b      	mov	r3, r1
 8011360:	4650      	mov	r0, sl
 8011362:	4659      	mov	r1, fp
 8011364:	f7ee ff68 	bl	8000238 <__aeabi_dsub>
 8011368:	4602      	mov	r2, r0
 801136a:	460b      	mov	r3, r1
 801136c:	4604      	mov	r4, r0
 801136e:	460d      	mov	r5, r1
 8011370:	4630      	mov	r0, r6
 8011372:	4639      	mov	r1, r7
 8011374:	f7ee ff62 	bl	800023c <__adddf3>
 8011378:	2000      	movs	r0, #0
 801137a:	468b      	mov	fp, r1
 801137c:	4682      	mov	sl, r0
 801137e:	4632      	mov	r2, r6
 8011380:	463b      	mov	r3, r7
 8011382:	f7ee ff59 	bl	8000238 <__aeabi_dsub>
 8011386:	4602      	mov	r2, r0
 8011388:	460b      	mov	r3, r1
 801138a:	4620      	mov	r0, r4
 801138c:	4629      	mov	r1, r5
 801138e:	f7ee ff53 	bl	8000238 <__aeabi_dsub>
 8011392:	9b00      	ldr	r3, [sp, #0]
 8011394:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011396:	3b01      	subs	r3, #1
 8011398:	4313      	orrs	r3, r2
 801139a:	f04f 0300 	mov.w	r3, #0
 801139e:	bf0c      	ite	eq
 80113a0:	4c32      	ldreq	r4, [pc, #200]	; (801146c <__ieee754_pow+0x3d4>)
 80113a2:	4c2f      	ldrne	r4, [pc, #188]	; (8011460 <__ieee754_pow+0x3c8>)
 80113a4:	4606      	mov	r6, r0
 80113a6:	e9cd 3400 	strd	r3, r4, [sp]
 80113aa:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80113ae:	2400      	movs	r4, #0
 80113b0:	460f      	mov	r7, r1
 80113b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80113b6:	4622      	mov	r2, r4
 80113b8:	462b      	mov	r3, r5
 80113ba:	f7ee ff3d 	bl	8000238 <__aeabi_dsub>
 80113be:	4652      	mov	r2, sl
 80113c0:	465b      	mov	r3, fp
 80113c2:	f7ef f8f1 	bl	80005a8 <__aeabi_dmul>
 80113c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80113ca:	4680      	mov	r8, r0
 80113cc:	4689      	mov	r9, r1
 80113ce:	4630      	mov	r0, r6
 80113d0:	4639      	mov	r1, r7
 80113d2:	f7ef f8e9 	bl	80005a8 <__aeabi_dmul>
 80113d6:	4602      	mov	r2, r0
 80113d8:	460b      	mov	r3, r1
 80113da:	4640      	mov	r0, r8
 80113dc:	4649      	mov	r1, r9
 80113de:	f7ee ff2d 	bl	800023c <__adddf3>
 80113e2:	4622      	mov	r2, r4
 80113e4:	462b      	mov	r3, r5
 80113e6:	4680      	mov	r8, r0
 80113e8:	4689      	mov	r9, r1
 80113ea:	4650      	mov	r0, sl
 80113ec:	4659      	mov	r1, fp
 80113ee:	f7ef f8db 	bl	80005a8 <__aeabi_dmul>
 80113f2:	4604      	mov	r4, r0
 80113f4:	460d      	mov	r5, r1
 80113f6:	460b      	mov	r3, r1
 80113f8:	4602      	mov	r2, r0
 80113fa:	4649      	mov	r1, r9
 80113fc:	4640      	mov	r0, r8
 80113fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011402:	f7ee ff1b 	bl	800023c <__adddf3>
 8011406:	4b1a      	ldr	r3, [pc, #104]	; (8011470 <__ieee754_pow+0x3d8>)
 8011408:	4682      	mov	sl, r0
 801140a:	4299      	cmp	r1, r3
 801140c:	460f      	mov	r7, r1
 801140e:	460e      	mov	r6, r1
 8011410:	f340 82e1 	ble.w	80119d6 <__ieee754_pow+0x93e>
 8011414:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011418:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801141c:	4303      	orrs	r3, r0
 801141e:	f000 81db 	beq.w	80117d8 <__ieee754_pow+0x740>
 8011422:	a30d      	add	r3, pc, #52	; (adr r3, 8011458 <__ieee754_pow+0x3c0>)
 8011424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011428:	e9dd 0100 	ldrd	r0, r1, [sp]
 801142c:	f7ef f8bc 	bl	80005a8 <__aeabi_dmul>
 8011430:	a309      	add	r3, pc, #36	; (adr r3, 8011458 <__ieee754_pow+0x3c0>)
 8011432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011436:	e6c4      	b.n	80111c2 <__ieee754_pow+0x12a>
 8011438:	60000000 	.word	0x60000000
 801143c:	3ff71547 	.word	0x3ff71547
 8011440:	f85ddf44 	.word	0xf85ddf44
 8011444:	3e54ae0b 	.word	0x3e54ae0b
 8011448:	55555555 	.word	0x55555555
 801144c:	3fd55555 	.word	0x3fd55555
 8011450:	652b82fe 	.word	0x652b82fe
 8011454:	3ff71547 	.word	0x3ff71547
 8011458:	8800759c 	.word	0x8800759c
 801145c:	7e37e43c 	.word	0x7e37e43c
 8011460:	3ff00000 	.word	0x3ff00000
 8011464:	3fd00000 	.word	0x3fd00000
 8011468:	3fe00000 	.word	0x3fe00000
 801146c:	bff00000 	.word	0xbff00000
 8011470:	408fffff 	.word	0x408fffff
 8011474:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011478:	f04f 0200 	mov.w	r2, #0
 801147c:	da08      	bge.n	8011490 <__ieee754_pow+0x3f8>
 801147e:	4658      	mov	r0, fp
 8011480:	4bcd      	ldr	r3, [pc, #820]	; (80117b8 <__ieee754_pow+0x720>)
 8011482:	4661      	mov	r1, ip
 8011484:	f7ef f890 	bl	80005a8 <__aeabi_dmul>
 8011488:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801148c:	4683      	mov	fp, r0
 801148e:	460c      	mov	r4, r1
 8011490:	1523      	asrs	r3, r4, #20
 8011492:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011496:	4413      	add	r3, r2
 8011498:	930c      	str	r3, [sp, #48]	; 0x30
 801149a:	4bc8      	ldr	r3, [pc, #800]	; (80117bc <__ieee754_pow+0x724>)
 801149c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80114a0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80114a4:	429c      	cmp	r4, r3
 80114a6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80114aa:	dd08      	ble.n	80114be <__ieee754_pow+0x426>
 80114ac:	4bc4      	ldr	r3, [pc, #784]	; (80117c0 <__ieee754_pow+0x728>)
 80114ae:	429c      	cmp	r4, r3
 80114b0:	f340 815b 	ble.w	801176a <__ieee754_pow+0x6d2>
 80114b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80114b6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80114ba:	3301      	adds	r3, #1
 80114bc:	930c      	str	r3, [sp, #48]	; 0x30
 80114be:	f04f 0800 	mov.w	r8, #0
 80114c2:	4658      	mov	r0, fp
 80114c4:	4629      	mov	r1, r5
 80114c6:	4bbf      	ldr	r3, [pc, #764]	; (80117c4 <__ieee754_pow+0x72c>)
 80114c8:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 80114cc:	444b      	add	r3, r9
 80114ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80114d2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80114d6:	461a      	mov	r2, r3
 80114d8:	4623      	mov	r3, r4
 80114da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80114de:	f7ee feab 	bl	8000238 <__aeabi_dsub>
 80114e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80114e6:	4606      	mov	r6, r0
 80114e8:	460f      	mov	r7, r1
 80114ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80114ee:	f7ee fea5 	bl	800023c <__adddf3>
 80114f2:	4602      	mov	r2, r0
 80114f4:	460b      	mov	r3, r1
 80114f6:	2000      	movs	r0, #0
 80114f8:	49b3      	ldr	r1, [pc, #716]	; (80117c8 <__ieee754_pow+0x730>)
 80114fa:	f7ef f97f 	bl	80007fc <__aeabi_ddiv>
 80114fe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011502:	4602      	mov	r2, r0
 8011504:	460b      	mov	r3, r1
 8011506:	4630      	mov	r0, r6
 8011508:	4639      	mov	r1, r7
 801150a:	f7ef f84d 	bl	80005a8 <__aeabi_dmul>
 801150e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011512:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8011516:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801151a:	2300      	movs	r3, #0
 801151c:	2200      	movs	r2, #0
 801151e:	106d      	asrs	r5, r5, #1
 8011520:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011524:	9304      	str	r3, [sp, #16]
 8011526:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801152a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801152e:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 8011532:	4650      	mov	r0, sl
 8011534:	4659      	mov	r1, fp
 8011536:	4614      	mov	r4, r2
 8011538:	461d      	mov	r5, r3
 801153a:	f7ef f835 	bl	80005a8 <__aeabi_dmul>
 801153e:	4602      	mov	r2, r0
 8011540:	460b      	mov	r3, r1
 8011542:	4630      	mov	r0, r6
 8011544:	4639      	mov	r1, r7
 8011546:	f7ee fe77 	bl	8000238 <__aeabi_dsub>
 801154a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801154e:	4606      	mov	r6, r0
 8011550:	460f      	mov	r7, r1
 8011552:	4620      	mov	r0, r4
 8011554:	4629      	mov	r1, r5
 8011556:	f7ee fe6f 	bl	8000238 <__aeabi_dsub>
 801155a:	4602      	mov	r2, r0
 801155c:	460b      	mov	r3, r1
 801155e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011562:	f7ee fe69 	bl	8000238 <__aeabi_dsub>
 8011566:	4652      	mov	r2, sl
 8011568:	465b      	mov	r3, fp
 801156a:	f7ef f81d 	bl	80005a8 <__aeabi_dmul>
 801156e:	4602      	mov	r2, r0
 8011570:	460b      	mov	r3, r1
 8011572:	4630      	mov	r0, r6
 8011574:	4639      	mov	r1, r7
 8011576:	f7ee fe5f 	bl	8000238 <__aeabi_dsub>
 801157a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801157e:	f7ef f813 	bl	80005a8 <__aeabi_dmul>
 8011582:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011586:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801158a:	4610      	mov	r0, r2
 801158c:	4619      	mov	r1, r3
 801158e:	f7ef f80b 	bl	80005a8 <__aeabi_dmul>
 8011592:	a377      	add	r3, pc, #476	; (adr r3, 8011770 <__ieee754_pow+0x6d8>)
 8011594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011598:	4604      	mov	r4, r0
 801159a:	460d      	mov	r5, r1
 801159c:	f7ef f804 	bl	80005a8 <__aeabi_dmul>
 80115a0:	a375      	add	r3, pc, #468	; (adr r3, 8011778 <__ieee754_pow+0x6e0>)
 80115a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115a6:	f7ee fe49 	bl	800023c <__adddf3>
 80115aa:	4622      	mov	r2, r4
 80115ac:	462b      	mov	r3, r5
 80115ae:	f7ee fffb 	bl	80005a8 <__aeabi_dmul>
 80115b2:	a373      	add	r3, pc, #460	; (adr r3, 8011780 <__ieee754_pow+0x6e8>)
 80115b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b8:	f7ee fe40 	bl	800023c <__adddf3>
 80115bc:	4622      	mov	r2, r4
 80115be:	462b      	mov	r3, r5
 80115c0:	f7ee fff2 	bl	80005a8 <__aeabi_dmul>
 80115c4:	a370      	add	r3, pc, #448	; (adr r3, 8011788 <__ieee754_pow+0x6f0>)
 80115c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115ca:	f7ee fe37 	bl	800023c <__adddf3>
 80115ce:	4622      	mov	r2, r4
 80115d0:	462b      	mov	r3, r5
 80115d2:	f7ee ffe9 	bl	80005a8 <__aeabi_dmul>
 80115d6:	a36e      	add	r3, pc, #440	; (adr r3, 8011790 <__ieee754_pow+0x6f8>)
 80115d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115dc:	f7ee fe2e 	bl	800023c <__adddf3>
 80115e0:	4622      	mov	r2, r4
 80115e2:	462b      	mov	r3, r5
 80115e4:	f7ee ffe0 	bl	80005a8 <__aeabi_dmul>
 80115e8:	a36b      	add	r3, pc, #428	; (adr r3, 8011798 <__ieee754_pow+0x700>)
 80115ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115ee:	f7ee fe25 	bl	800023c <__adddf3>
 80115f2:	4622      	mov	r2, r4
 80115f4:	4606      	mov	r6, r0
 80115f6:	460f      	mov	r7, r1
 80115f8:	462b      	mov	r3, r5
 80115fa:	4620      	mov	r0, r4
 80115fc:	4629      	mov	r1, r5
 80115fe:	f7ee ffd3 	bl	80005a8 <__aeabi_dmul>
 8011602:	4602      	mov	r2, r0
 8011604:	460b      	mov	r3, r1
 8011606:	4630      	mov	r0, r6
 8011608:	4639      	mov	r1, r7
 801160a:	f7ee ffcd 	bl	80005a8 <__aeabi_dmul>
 801160e:	4604      	mov	r4, r0
 8011610:	460d      	mov	r5, r1
 8011612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011616:	4652      	mov	r2, sl
 8011618:	465b      	mov	r3, fp
 801161a:	f7ee fe0f 	bl	800023c <__adddf3>
 801161e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011622:	f7ee ffc1 	bl	80005a8 <__aeabi_dmul>
 8011626:	4622      	mov	r2, r4
 8011628:	462b      	mov	r3, r5
 801162a:	f7ee fe07 	bl	800023c <__adddf3>
 801162e:	4652      	mov	r2, sl
 8011630:	4606      	mov	r6, r0
 8011632:	460f      	mov	r7, r1
 8011634:	465b      	mov	r3, fp
 8011636:	4650      	mov	r0, sl
 8011638:	4659      	mov	r1, fp
 801163a:	f7ee ffb5 	bl	80005a8 <__aeabi_dmul>
 801163e:	2200      	movs	r2, #0
 8011640:	4b62      	ldr	r3, [pc, #392]	; (80117cc <__ieee754_pow+0x734>)
 8011642:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011646:	f7ee fdf9 	bl	800023c <__adddf3>
 801164a:	4632      	mov	r2, r6
 801164c:	463b      	mov	r3, r7
 801164e:	f7ee fdf5 	bl	800023c <__adddf3>
 8011652:	9804      	ldr	r0, [sp, #16]
 8011654:	460d      	mov	r5, r1
 8011656:	4604      	mov	r4, r0
 8011658:	4602      	mov	r2, r0
 801165a:	460b      	mov	r3, r1
 801165c:	4650      	mov	r0, sl
 801165e:	4659      	mov	r1, fp
 8011660:	f7ee ffa2 	bl	80005a8 <__aeabi_dmul>
 8011664:	2200      	movs	r2, #0
 8011666:	4682      	mov	sl, r0
 8011668:	468b      	mov	fp, r1
 801166a:	4b58      	ldr	r3, [pc, #352]	; (80117cc <__ieee754_pow+0x734>)
 801166c:	4620      	mov	r0, r4
 801166e:	4629      	mov	r1, r5
 8011670:	f7ee fde2 	bl	8000238 <__aeabi_dsub>
 8011674:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011678:	f7ee fdde 	bl	8000238 <__aeabi_dsub>
 801167c:	4602      	mov	r2, r0
 801167e:	460b      	mov	r3, r1
 8011680:	4630      	mov	r0, r6
 8011682:	4639      	mov	r1, r7
 8011684:	f7ee fdd8 	bl	8000238 <__aeabi_dsub>
 8011688:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801168c:	f7ee ff8c 	bl	80005a8 <__aeabi_dmul>
 8011690:	4622      	mov	r2, r4
 8011692:	4606      	mov	r6, r0
 8011694:	460f      	mov	r7, r1
 8011696:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801169a:	462b      	mov	r3, r5
 801169c:	f7ee ff84 	bl	80005a8 <__aeabi_dmul>
 80116a0:	4602      	mov	r2, r0
 80116a2:	460b      	mov	r3, r1
 80116a4:	4630      	mov	r0, r6
 80116a6:	4639      	mov	r1, r7
 80116a8:	f7ee fdc8 	bl	800023c <__adddf3>
 80116ac:	4606      	mov	r6, r0
 80116ae:	460f      	mov	r7, r1
 80116b0:	4602      	mov	r2, r0
 80116b2:	460b      	mov	r3, r1
 80116b4:	4650      	mov	r0, sl
 80116b6:	4659      	mov	r1, fp
 80116b8:	f7ee fdc0 	bl	800023c <__adddf3>
 80116bc:	a338      	add	r3, pc, #224	; (adr r3, 80117a0 <__ieee754_pow+0x708>)
 80116be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c2:	9804      	ldr	r0, [sp, #16]
 80116c4:	460d      	mov	r5, r1
 80116c6:	4604      	mov	r4, r0
 80116c8:	f7ee ff6e 	bl	80005a8 <__aeabi_dmul>
 80116cc:	4652      	mov	r2, sl
 80116ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80116d2:	465b      	mov	r3, fp
 80116d4:	4620      	mov	r0, r4
 80116d6:	4629      	mov	r1, r5
 80116d8:	f7ee fdae 	bl	8000238 <__aeabi_dsub>
 80116dc:	4602      	mov	r2, r0
 80116de:	460b      	mov	r3, r1
 80116e0:	4630      	mov	r0, r6
 80116e2:	4639      	mov	r1, r7
 80116e4:	f7ee fda8 	bl	8000238 <__aeabi_dsub>
 80116e8:	a32f      	add	r3, pc, #188	; (adr r3, 80117a8 <__ieee754_pow+0x710>)
 80116ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ee:	f7ee ff5b 	bl	80005a8 <__aeabi_dmul>
 80116f2:	a32f      	add	r3, pc, #188	; (adr r3, 80117b0 <__ieee754_pow+0x718>)
 80116f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116f8:	4606      	mov	r6, r0
 80116fa:	460f      	mov	r7, r1
 80116fc:	4620      	mov	r0, r4
 80116fe:	4629      	mov	r1, r5
 8011700:	f7ee ff52 	bl	80005a8 <__aeabi_dmul>
 8011704:	4602      	mov	r2, r0
 8011706:	460b      	mov	r3, r1
 8011708:	4630      	mov	r0, r6
 801170a:	4639      	mov	r1, r7
 801170c:	f7ee fd96 	bl	800023c <__adddf3>
 8011710:	4b2f      	ldr	r3, [pc, #188]	; (80117d0 <__ieee754_pow+0x738>)
 8011712:	444b      	add	r3, r9
 8011714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011718:	f7ee fd90 	bl	800023c <__adddf3>
 801171c:	4604      	mov	r4, r0
 801171e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8011720:	460d      	mov	r5, r1
 8011722:	f7ee fed7 	bl	80004d4 <__aeabi_i2d>
 8011726:	4606      	mov	r6, r0
 8011728:	460f      	mov	r7, r1
 801172a:	4b2a      	ldr	r3, [pc, #168]	; (80117d4 <__ieee754_pow+0x73c>)
 801172c:	4622      	mov	r2, r4
 801172e:	444b      	add	r3, r9
 8011730:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011734:	462b      	mov	r3, r5
 8011736:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801173a:	f7ee fd7f 	bl	800023c <__adddf3>
 801173e:	4642      	mov	r2, r8
 8011740:	464b      	mov	r3, r9
 8011742:	f7ee fd7b 	bl	800023c <__adddf3>
 8011746:	4632      	mov	r2, r6
 8011748:	463b      	mov	r3, r7
 801174a:	f7ee fd77 	bl	800023c <__adddf3>
 801174e:	9804      	ldr	r0, [sp, #16]
 8011750:	4632      	mov	r2, r6
 8011752:	463b      	mov	r3, r7
 8011754:	4682      	mov	sl, r0
 8011756:	468b      	mov	fp, r1
 8011758:	f7ee fd6e 	bl	8000238 <__aeabi_dsub>
 801175c:	4642      	mov	r2, r8
 801175e:	464b      	mov	r3, r9
 8011760:	f7ee fd6a 	bl	8000238 <__aeabi_dsub>
 8011764:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011768:	e60b      	b.n	8011382 <__ieee754_pow+0x2ea>
 801176a:	f04f 0801 	mov.w	r8, #1
 801176e:	e6a8      	b.n	80114c2 <__ieee754_pow+0x42a>
 8011770:	4a454eef 	.word	0x4a454eef
 8011774:	3fca7e28 	.word	0x3fca7e28
 8011778:	93c9db65 	.word	0x93c9db65
 801177c:	3fcd864a 	.word	0x3fcd864a
 8011780:	a91d4101 	.word	0xa91d4101
 8011784:	3fd17460 	.word	0x3fd17460
 8011788:	518f264d 	.word	0x518f264d
 801178c:	3fd55555 	.word	0x3fd55555
 8011790:	db6fabff 	.word	0xdb6fabff
 8011794:	3fdb6db6 	.word	0x3fdb6db6
 8011798:	33333303 	.word	0x33333303
 801179c:	3fe33333 	.word	0x3fe33333
 80117a0:	e0000000 	.word	0xe0000000
 80117a4:	3feec709 	.word	0x3feec709
 80117a8:	dc3a03fd 	.word	0xdc3a03fd
 80117ac:	3feec709 	.word	0x3feec709
 80117b0:	145b01f5 	.word	0x145b01f5
 80117b4:	be3e2fe0 	.word	0xbe3e2fe0
 80117b8:	43400000 	.word	0x43400000
 80117bc:	0003988e 	.word	0x0003988e
 80117c0:	000bb679 	.word	0x000bb679
 80117c4:	08020918 	.word	0x08020918
 80117c8:	3ff00000 	.word	0x3ff00000
 80117cc:	40080000 	.word	0x40080000
 80117d0:	08020938 	.word	0x08020938
 80117d4:	08020928 	.word	0x08020928
 80117d8:	a39b      	add	r3, pc, #620	; (adr r3, 8011a48 <__ieee754_pow+0x9b0>)
 80117da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117de:	4640      	mov	r0, r8
 80117e0:	4649      	mov	r1, r9
 80117e2:	f7ee fd2b 	bl	800023c <__adddf3>
 80117e6:	4622      	mov	r2, r4
 80117e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80117ec:	462b      	mov	r3, r5
 80117ee:	4650      	mov	r0, sl
 80117f0:	4639      	mov	r1, r7
 80117f2:	f7ee fd21 	bl	8000238 <__aeabi_dsub>
 80117f6:	4602      	mov	r2, r0
 80117f8:	460b      	mov	r3, r1
 80117fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117fe:	f7ef f963 	bl	8000ac8 <__aeabi_dcmpgt>
 8011802:	2800      	cmp	r0, #0
 8011804:	f47f ae0d 	bne.w	8011422 <__ieee754_pow+0x38a>
 8011808:	4aa3      	ldr	r2, [pc, #652]	; (8011a98 <__ieee754_pow+0xa00>)
 801180a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 801180e:	4293      	cmp	r3, r2
 8011810:	f340 8103 	ble.w	8011a1a <__ieee754_pow+0x982>
 8011814:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011818:	2000      	movs	r0, #0
 801181a:	151b      	asrs	r3, r3, #20
 801181c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8011820:	fa4a f303 	asr.w	r3, sl, r3
 8011824:	4433      	add	r3, r6
 8011826:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801182a:	4f9c      	ldr	r7, [pc, #624]	; (8011a9c <__ieee754_pow+0xa04>)
 801182c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011830:	4117      	asrs	r7, r2
 8011832:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8011836:	ea23 0107 	bic.w	r1, r3, r7
 801183a:	f1c2 0214 	rsb	r2, r2, #20
 801183e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011842:	fa4a fa02 	asr.w	sl, sl, r2
 8011846:	2e00      	cmp	r6, #0
 8011848:	4602      	mov	r2, r0
 801184a:	460b      	mov	r3, r1
 801184c:	4620      	mov	r0, r4
 801184e:	4629      	mov	r1, r5
 8011850:	bfb8      	it	lt
 8011852:	f1ca 0a00 	rsblt	sl, sl, #0
 8011856:	f7ee fcef 	bl	8000238 <__aeabi_dsub>
 801185a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801185e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011862:	4642      	mov	r2, r8
 8011864:	464b      	mov	r3, r9
 8011866:	f7ee fce9 	bl	800023c <__adddf3>
 801186a:	a379      	add	r3, pc, #484	; (adr r3, 8011a50 <__ieee754_pow+0x9b8>)
 801186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011870:	2000      	movs	r0, #0
 8011872:	460d      	mov	r5, r1
 8011874:	4604      	mov	r4, r0
 8011876:	f7ee fe97 	bl	80005a8 <__aeabi_dmul>
 801187a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801187e:	4606      	mov	r6, r0
 8011880:	460f      	mov	r7, r1
 8011882:	4620      	mov	r0, r4
 8011884:	4629      	mov	r1, r5
 8011886:	f7ee fcd7 	bl	8000238 <__aeabi_dsub>
 801188a:	4602      	mov	r2, r0
 801188c:	460b      	mov	r3, r1
 801188e:	4640      	mov	r0, r8
 8011890:	4649      	mov	r1, r9
 8011892:	f7ee fcd1 	bl	8000238 <__aeabi_dsub>
 8011896:	a370      	add	r3, pc, #448	; (adr r3, 8011a58 <__ieee754_pow+0x9c0>)
 8011898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801189c:	f7ee fe84 	bl	80005a8 <__aeabi_dmul>
 80118a0:	a36f      	add	r3, pc, #444	; (adr r3, 8011a60 <__ieee754_pow+0x9c8>)
 80118a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118a6:	4680      	mov	r8, r0
 80118a8:	4689      	mov	r9, r1
 80118aa:	4620      	mov	r0, r4
 80118ac:	4629      	mov	r1, r5
 80118ae:	f7ee fe7b 	bl	80005a8 <__aeabi_dmul>
 80118b2:	4602      	mov	r2, r0
 80118b4:	460b      	mov	r3, r1
 80118b6:	4640      	mov	r0, r8
 80118b8:	4649      	mov	r1, r9
 80118ba:	f7ee fcbf 	bl	800023c <__adddf3>
 80118be:	4604      	mov	r4, r0
 80118c0:	460d      	mov	r5, r1
 80118c2:	4602      	mov	r2, r0
 80118c4:	460b      	mov	r3, r1
 80118c6:	4630      	mov	r0, r6
 80118c8:	4639      	mov	r1, r7
 80118ca:	f7ee fcb7 	bl	800023c <__adddf3>
 80118ce:	4632      	mov	r2, r6
 80118d0:	463b      	mov	r3, r7
 80118d2:	4680      	mov	r8, r0
 80118d4:	4689      	mov	r9, r1
 80118d6:	f7ee fcaf 	bl	8000238 <__aeabi_dsub>
 80118da:	4602      	mov	r2, r0
 80118dc:	460b      	mov	r3, r1
 80118de:	4620      	mov	r0, r4
 80118e0:	4629      	mov	r1, r5
 80118e2:	f7ee fca9 	bl	8000238 <__aeabi_dsub>
 80118e6:	4642      	mov	r2, r8
 80118e8:	4606      	mov	r6, r0
 80118ea:	460f      	mov	r7, r1
 80118ec:	464b      	mov	r3, r9
 80118ee:	4640      	mov	r0, r8
 80118f0:	4649      	mov	r1, r9
 80118f2:	f7ee fe59 	bl	80005a8 <__aeabi_dmul>
 80118f6:	a35c      	add	r3, pc, #368	; (adr r3, 8011a68 <__ieee754_pow+0x9d0>)
 80118f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118fc:	4604      	mov	r4, r0
 80118fe:	460d      	mov	r5, r1
 8011900:	f7ee fe52 	bl	80005a8 <__aeabi_dmul>
 8011904:	a35a      	add	r3, pc, #360	; (adr r3, 8011a70 <__ieee754_pow+0x9d8>)
 8011906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190a:	f7ee fc95 	bl	8000238 <__aeabi_dsub>
 801190e:	4622      	mov	r2, r4
 8011910:	462b      	mov	r3, r5
 8011912:	f7ee fe49 	bl	80005a8 <__aeabi_dmul>
 8011916:	a358      	add	r3, pc, #352	; (adr r3, 8011a78 <__ieee754_pow+0x9e0>)
 8011918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191c:	f7ee fc8e 	bl	800023c <__adddf3>
 8011920:	4622      	mov	r2, r4
 8011922:	462b      	mov	r3, r5
 8011924:	f7ee fe40 	bl	80005a8 <__aeabi_dmul>
 8011928:	a355      	add	r3, pc, #340	; (adr r3, 8011a80 <__ieee754_pow+0x9e8>)
 801192a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801192e:	f7ee fc83 	bl	8000238 <__aeabi_dsub>
 8011932:	4622      	mov	r2, r4
 8011934:	462b      	mov	r3, r5
 8011936:	f7ee fe37 	bl	80005a8 <__aeabi_dmul>
 801193a:	a353      	add	r3, pc, #332	; (adr r3, 8011a88 <__ieee754_pow+0x9f0>)
 801193c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011940:	f7ee fc7c 	bl	800023c <__adddf3>
 8011944:	4622      	mov	r2, r4
 8011946:	462b      	mov	r3, r5
 8011948:	f7ee fe2e 	bl	80005a8 <__aeabi_dmul>
 801194c:	4602      	mov	r2, r0
 801194e:	460b      	mov	r3, r1
 8011950:	4640      	mov	r0, r8
 8011952:	4649      	mov	r1, r9
 8011954:	f7ee fc70 	bl	8000238 <__aeabi_dsub>
 8011958:	4604      	mov	r4, r0
 801195a:	460d      	mov	r5, r1
 801195c:	4602      	mov	r2, r0
 801195e:	460b      	mov	r3, r1
 8011960:	4640      	mov	r0, r8
 8011962:	4649      	mov	r1, r9
 8011964:	f7ee fe20 	bl	80005a8 <__aeabi_dmul>
 8011968:	2200      	movs	r2, #0
 801196a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801196e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011972:	4620      	mov	r0, r4
 8011974:	4629      	mov	r1, r5
 8011976:	f7ee fc5f 	bl	8000238 <__aeabi_dsub>
 801197a:	4602      	mov	r2, r0
 801197c:	460b      	mov	r3, r1
 801197e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011982:	f7ee ff3b 	bl	80007fc <__aeabi_ddiv>
 8011986:	4632      	mov	r2, r6
 8011988:	4604      	mov	r4, r0
 801198a:	460d      	mov	r5, r1
 801198c:	463b      	mov	r3, r7
 801198e:	4640      	mov	r0, r8
 8011990:	4649      	mov	r1, r9
 8011992:	f7ee fe09 	bl	80005a8 <__aeabi_dmul>
 8011996:	4632      	mov	r2, r6
 8011998:	463b      	mov	r3, r7
 801199a:	f7ee fc4f 	bl	800023c <__adddf3>
 801199e:	4602      	mov	r2, r0
 80119a0:	460b      	mov	r3, r1
 80119a2:	4620      	mov	r0, r4
 80119a4:	4629      	mov	r1, r5
 80119a6:	f7ee fc47 	bl	8000238 <__aeabi_dsub>
 80119aa:	4642      	mov	r2, r8
 80119ac:	464b      	mov	r3, r9
 80119ae:	f7ee fc43 	bl	8000238 <__aeabi_dsub>
 80119b2:	4602      	mov	r2, r0
 80119b4:	460b      	mov	r3, r1
 80119b6:	2000      	movs	r0, #0
 80119b8:	4939      	ldr	r1, [pc, #228]	; (8011aa0 <__ieee754_pow+0xa08>)
 80119ba:	f7ee fc3d 	bl	8000238 <__aeabi_dsub>
 80119be:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80119c2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80119c6:	da2b      	bge.n	8011a20 <__ieee754_pow+0x988>
 80119c8:	4652      	mov	r2, sl
 80119ca:	f001 f8ed 	bl	8012ba8 <scalbn>
 80119ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80119d2:	f7ff bbf6 	b.w	80111c2 <__ieee754_pow+0x12a>
 80119d6:	4b33      	ldr	r3, [pc, #204]	; (8011aa4 <__ieee754_pow+0xa0c>)
 80119d8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80119dc:	429f      	cmp	r7, r3
 80119de:	f77f af13 	ble.w	8011808 <__ieee754_pow+0x770>
 80119e2:	4b31      	ldr	r3, [pc, #196]	; (8011aa8 <__ieee754_pow+0xa10>)
 80119e4:	440b      	add	r3, r1
 80119e6:	4303      	orrs	r3, r0
 80119e8:	d00b      	beq.n	8011a02 <__ieee754_pow+0x96a>
 80119ea:	a329      	add	r3, pc, #164	; (adr r3, 8011a90 <__ieee754_pow+0x9f8>)
 80119ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80119f4:	f7ee fdd8 	bl	80005a8 <__aeabi_dmul>
 80119f8:	a325      	add	r3, pc, #148	; (adr r3, 8011a90 <__ieee754_pow+0x9f8>)
 80119fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119fe:	f7ff bbe0 	b.w	80111c2 <__ieee754_pow+0x12a>
 8011a02:	4622      	mov	r2, r4
 8011a04:	462b      	mov	r3, r5
 8011a06:	f7ee fc17 	bl	8000238 <__aeabi_dsub>
 8011a0a:	4642      	mov	r2, r8
 8011a0c:	464b      	mov	r3, r9
 8011a0e:	f7ef f851 	bl	8000ab4 <__aeabi_dcmpge>
 8011a12:	2800      	cmp	r0, #0
 8011a14:	f43f aef8 	beq.w	8011808 <__ieee754_pow+0x770>
 8011a18:	e7e7      	b.n	80119ea <__ieee754_pow+0x952>
 8011a1a:	f04f 0a00 	mov.w	sl, #0
 8011a1e:	e71e      	b.n	801185e <__ieee754_pow+0x7c6>
 8011a20:	4621      	mov	r1, r4
 8011a22:	e7d4      	b.n	80119ce <__ieee754_pow+0x936>
 8011a24:	f04f 0b00 	mov.w	fp, #0
 8011a28:	f8df c074 	ldr.w	ip, [pc, #116]	; 8011aa0 <__ieee754_pow+0xa08>
 8011a2c:	f7ff bb95 	b.w	801115a <__ieee754_pow+0xc2>
 8011a30:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8011a34:	f7ff bb91 	b.w	801115a <__ieee754_pow+0xc2>
 8011a38:	4638      	mov	r0, r7
 8011a3a:	4641      	mov	r1, r8
 8011a3c:	f7ff bbc3 	b.w	80111c6 <__ieee754_pow+0x12e>
 8011a40:	9200      	str	r2, [sp, #0]
 8011a42:	f7ff bb9f 	b.w	8011184 <__ieee754_pow+0xec>
 8011a46:	bf00      	nop
 8011a48:	652b82fe 	.word	0x652b82fe
 8011a4c:	3c971547 	.word	0x3c971547
 8011a50:	00000000 	.word	0x00000000
 8011a54:	3fe62e43 	.word	0x3fe62e43
 8011a58:	fefa39ef 	.word	0xfefa39ef
 8011a5c:	3fe62e42 	.word	0x3fe62e42
 8011a60:	0ca86c39 	.word	0x0ca86c39
 8011a64:	be205c61 	.word	0xbe205c61
 8011a68:	72bea4d0 	.word	0x72bea4d0
 8011a6c:	3e663769 	.word	0x3e663769
 8011a70:	c5d26bf1 	.word	0xc5d26bf1
 8011a74:	3ebbbd41 	.word	0x3ebbbd41
 8011a78:	af25de2c 	.word	0xaf25de2c
 8011a7c:	3f11566a 	.word	0x3f11566a
 8011a80:	16bebd93 	.word	0x16bebd93
 8011a84:	3f66c16c 	.word	0x3f66c16c
 8011a88:	5555553e 	.word	0x5555553e
 8011a8c:	3fc55555 	.word	0x3fc55555
 8011a90:	c2f8f359 	.word	0xc2f8f359
 8011a94:	01a56e1f 	.word	0x01a56e1f
 8011a98:	3fe00000 	.word	0x3fe00000
 8011a9c:	000fffff 	.word	0x000fffff
 8011aa0:	3ff00000 	.word	0x3ff00000
 8011aa4:	4090cbff 	.word	0x4090cbff
 8011aa8:	3f6f3400 	.word	0x3f6f3400
 8011aac:	00000000 	.word	0x00000000

08011ab0 <__ieee754_rem_pio2>:
 8011ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ab4:	4614      	mov	r4, r2
 8011ab6:	4ac2      	ldr	r2, [pc, #776]	; (8011dc0 <__ieee754_rem_pio2+0x310>)
 8011ab8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8011abc:	4592      	cmp	sl, r2
 8011abe:	b08d      	sub	sp, #52	; 0x34
 8011ac0:	468b      	mov	fp, r1
 8011ac2:	dc07      	bgt.n	8011ad4 <__ieee754_rem_pio2+0x24>
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	e9c4 0100 	strd	r0, r1, [r4]
 8011acc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8011ad0:	2500      	movs	r5, #0
 8011ad2:	e023      	b.n	8011b1c <__ieee754_rem_pio2+0x6c>
 8011ad4:	4abb      	ldr	r2, [pc, #748]	; (8011dc4 <__ieee754_rem_pio2+0x314>)
 8011ad6:	4592      	cmp	sl, r2
 8011ad8:	dc71      	bgt.n	8011bbe <__ieee754_rem_pio2+0x10e>
 8011ada:	a3ab      	add	r3, pc, #684	; (adr r3, 8011d88 <__ieee754_rem_pio2+0x2d8>)
 8011adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae0:	2900      	cmp	r1, #0
 8011ae2:	4db9      	ldr	r5, [pc, #740]	; (8011dc8 <__ieee754_rem_pio2+0x318>)
 8011ae4:	dd36      	ble.n	8011b54 <__ieee754_rem_pio2+0xa4>
 8011ae6:	f7ee fba7 	bl	8000238 <__aeabi_dsub>
 8011aea:	45aa      	cmp	sl, r5
 8011aec:	4606      	mov	r6, r0
 8011aee:	460f      	mov	r7, r1
 8011af0:	d018      	beq.n	8011b24 <__ieee754_rem_pio2+0x74>
 8011af2:	a3a7      	add	r3, pc, #668	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e0>)
 8011af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af8:	f7ee fb9e 	bl	8000238 <__aeabi_dsub>
 8011afc:	4602      	mov	r2, r0
 8011afe:	460b      	mov	r3, r1
 8011b00:	4630      	mov	r0, r6
 8011b02:	e9c4 2300 	strd	r2, r3, [r4]
 8011b06:	4639      	mov	r1, r7
 8011b08:	f7ee fb96 	bl	8000238 <__aeabi_dsub>
 8011b0c:	a3a0      	add	r3, pc, #640	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e0>)
 8011b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b12:	f7ee fb91 	bl	8000238 <__aeabi_dsub>
 8011b16:	2501      	movs	r5, #1
 8011b18:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011b1c:	4628      	mov	r0, r5
 8011b1e:	b00d      	add	sp, #52	; 0x34
 8011b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b24:	a39c      	add	r3, pc, #624	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2e8>)
 8011b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b2a:	f7ee fb85 	bl	8000238 <__aeabi_dsub>
 8011b2e:	a39c      	add	r3, pc, #624	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f0>)
 8011b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b34:	4606      	mov	r6, r0
 8011b36:	460f      	mov	r7, r1
 8011b38:	f7ee fb7e 	bl	8000238 <__aeabi_dsub>
 8011b3c:	4602      	mov	r2, r0
 8011b3e:	460b      	mov	r3, r1
 8011b40:	4630      	mov	r0, r6
 8011b42:	e9c4 2300 	strd	r2, r3, [r4]
 8011b46:	4639      	mov	r1, r7
 8011b48:	f7ee fb76 	bl	8000238 <__aeabi_dsub>
 8011b4c:	a394      	add	r3, pc, #592	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f0>)
 8011b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b52:	e7de      	b.n	8011b12 <__ieee754_rem_pio2+0x62>
 8011b54:	f7ee fb72 	bl	800023c <__adddf3>
 8011b58:	45aa      	cmp	sl, r5
 8011b5a:	4606      	mov	r6, r0
 8011b5c:	460f      	mov	r7, r1
 8011b5e:	d016      	beq.n	8011b8e <__ieee754_rem_pio2+0xde>
 8011b60:	a38b      	add	r3, pc, #556	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e0>)
 8011b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b66:	f7ee fb69 	bl	800023c <__adddf3>
 8011b6a:	4602      	mov	r2, r0
 8011b6c:	460b      	mov	r3, r1
 8011b6e:	4630      	mov	r0, r6
 8011b70:	e9c4 2300 	strd	r2, r3, [r4]
 8011b74:	4639      	mov	r1, r7
 8011b76:	f7ee fb5f 	bl	8000238 <__aeabi_dsub>
 8011b7a:	a385      	add	r3, pc, #532	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e0>)
 8011b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b80:	f7ee fb5c 	bl	800023c <__adddf3>
 8011b84:	f04f 35ff 	mov.w	r5, #4294967295
 8011b88:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011b8c:	e7c6      	b.n	8011b1c <__ieee754_rem_pio2+0x6c>
 8011b8e:	a382      	add	r3, pc, #520	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2e8>)
 8011b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b94:	f7ee fb52 	bl	800023c <__adddf3>
 8011b98:	a381      	add	r3, pc, #516	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f0>)
 8011b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b9e:	4606      	mov	r6, r0
 8011ba0:	460f      	mov	r7, r1
 8011ba2:	f7ee fb4b 	bl	800023c <__adddf3>
 8011ba6:	4602      	mov	r2, r0
 8011ba8:	460b      	mov	r3, r1
 8011baa:	4630      	mov	r0, r6
 8011bac:	e9c4 2300 	strd	r2, r3, [r4]
 8011bb0:	4639      	mov	r1, r7
 8011bb2:	f7ee fb41 	bl	8000238 <__aeabi_dsub>
 8011bb6:	a37a      	add	r3, pc, #488	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f0>)
 8011bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bbc:	e7e0      	b.n	8011b80 <__ieee754_rem_pio2+0xd0>
 8011bbe:	4a83      	ldr	r2, [pc, #524]	; (8011dcc <__ieee754_rem_pio2+0x31c>)
 8011bc0:	4592      	cmp	sl, r2
 8011bc2:	f300 80d2 	bgt.w	8011d6a <__ieee754_rem_pio2+0x2ba>
 8011bc6:	f000 fecd 	bl	8012964 <fabs>
 8011bca:	a377      	add	r3, pc, #476	; (adr r3, 8011da8 <__ieee754_rem_pio2+0x2f8>)
 8011bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bd0:	4606      	mov	r6, r0
 8011bd2:	460f      	mov	r7, r1
 8011bd4:	f7ee fce8 	bl	80005a8 <__aeabi_dmul>
 8011bd8:	2200      	movs	r2, #0
 8011bda:	4b7d      	ldr	r3, [pc, #500]	; (8011dd0 <__ieee754_rem_pio2+0x320>)
 8011bdc:	f7ee fb2e 	bl	800023c <__adddf3>
 8011be0:	f7ee ff92 	bl	8000b08 <__aeabi_d2iz>
 8011be4:	4605      	mov	r5, r0
 8011be6:	f7ee fc75 	bl	80004d4 <__aeabi_i2d>
 8011bea:	a367      	add	r3, pc, #412	; (adr r3, 8011d88 <__ieee754_rem_pio2+0x2d8>)
 8011bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011bf4:	f7ee fcd8 	bl	80005a8 <__aeabi_dmul>
 8011bf8:	4602      	mov	r2, r0
 8011bfa:	460b      	mov	r3, r1
 8011bfc:	4630      	mov	r0, r6
 8011bfe:	4639      	mov	r1, r7
 8011c00:	f7ee fb1a 	bl	8000238 <__aeabi_dsub>
 8011c04:	a362      	add	r3, pc, #392	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e0>)
 8011c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c0a:	4606      	mov	r6, r0
 8011c0c:	460f      	mov	r7, r1
 8011c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c12:	f7ee fcc9 	bl	80005a8 <__aeabi_dmul>
 8011c16:	2d1f      	cmp	r5, #31
 8011c18:	4680      	mov	r8, r0
 8011c1a:	4689      	mov	r9, r1
 8011c1c:	dc0e      	bgt.n	8011c3c <__ieee754_rem_pio2+0x18c>
 8011c1e:	4b6d      	ldr	r3, [pc, #436]	; (8011dd4 <__ieee754_rem_pio2+0x324>)
 8011c20:	1e6a      	subs	r2, r5, #1
 8011c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c26:	4553      	cmp	r3, sl
 8011c28:	d008      	beq.n	8011c3c <__ieee754_rem_pio2+0x18c>
 8011c2a:	4642      	mov	r2, r8
 8011c2c:	464b      	mov	r3, r9
 8011c2e:	4630      	mov	r0, r6
 8011c30:	4639      	mov	r1, r7
 8011c32:	f7ee fb01 	bl	8000238 <__aeabi_dsub>
 8011c36:	e9c4 0100 	strd	r0, r1, [r4]
 8011c3a:	e011      	b.n	8011c60 <__ieee754_rem_pio2+0x1b0>
 8011c3c:	464b      	mov	r3, r9
 8011c3e:	4642      	mov	r2, r8
 8011c40:	4630      	mov	r0, r6
 8011c42:	4639      	mov	r1, r7
 8011c44:	f7ee faf8 	bl	8000238 <__aeabi_dsub>
 8011c48:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8011c4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011c50:	ebaa 0303 	sub.w	r3, sl, r3
 8011c54:	2b10      	cmp	r3, #16
 8011c56:	dc1f      	bgt.n	8011c98 <__ieee754_rem_pio2+0x1e8>
 8011c58:	4602      	mov	r2, r0
 8011c5a:	460b      	mov	r3, r1
 8011c5c:	e9c4 2300 	strd	r2, r3, [r4]
 8011c60:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8011c64:	4630      	mov	r0, r6
 8011c66:	4653      	mov	r3, sl
 8011c68:	4639      	mov	r1, r7
 8011c6a:	f7ee fae5 	bl	8000238 <__aeabi_dsub>
 8011c6e:	4642      	mov	r2, r8
 8011c70:	464b      	mov	r3, r9
 8011c72:	f7ee fae1 	bl	8000238 <__aeabi_dsub>
 8011c76:	4602      	mov	r2, r0
 8011c78:	460b      	mov	r3, r1
 8011c7a:	f1bb 0f00 	cmp.w	fp, #0
 8011c7e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8011c82:	f6bf af4b 	bge.w	8011b1c <__ieee754_rem_pio2+0x6c>
 8011c86:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8011c8a:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8011c8e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8011c92:	60e1      	str	r1, [r4, #12]
 8011c94:	426d      	negs	r5, r5
 8011c96:	e741      	b.n	8011b1c <__ieee754_rem_pio2+0x6c>
 8011c98:	a33f      	add	r3, pc, #252	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2e8>)
 8011c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ca2:	f7ee fc81 	bl	80005a8 <__aeabi_dmul>
 8011ca6:	4680      	mov	r8, r0
 8011ca8:	4689      	mov	r9, r1
 8011caa:	4602      	mov	r2, r0
 8011cac:	460b      	mov	r3, r1
 8011cae:	4630      	mov	r0, r6
 8011cb0:	4639      	mov	r1, r7
 8011cb2:	f7ee fac1 	bl	8000238 <__aeabi_dsub>
 8011cb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011cba:	4602      	mov	r2, r0
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	4630      	mov	r0, r6
 8011cc0:	4639      	mov	r1, r7
 8011cc2:	f7ee fab9 	bl	8000238 <__aeabi_dsub>
 8011cc6:	4642      	mov	r2, r8
 8011cc8:	464b      	mov	r3, r9
 8011cca:	f7ee fab5 	bl	8000238 <__aeabi_dsub>
 8011cce:	a334      	add	r3, pc, #208	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f0>)
 8011cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cd4:	4606      	mov	r6, r0
 8011cd6:	460f      	mov	r7, r1
 8011cd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011cdc:	f7ee fc64 	bl	80005a8 <__aeabi_dmul>
 8011ce0:	4632      	mov	r2, r6
 8011ce2:	463b      	mov	r3, r7
 8011ce4:	f7ee faa8 	bl	8000238 <__aeabi_dsub>
 8011ce8:	460b      	mov	r3, r1
 8011cea:	4602      	mov	r2, r0
 8011cec:	4680      	mov	r8, r0
 8011cee:	4689      	mov	r9, r1
 8011cf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cf4:	f7ee faa0 	bl	8000238 <__aeabi_dsub>
 8011cf8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011cfc:	ebaa 0a03 	sub.w	sl, sl, r3
 8011d00:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8011d04:	dc06      	bgt.n	8011d14 <__ieee754_rem_pio2+0x264>
 8011d06:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	460b      	mov	r3, r1
 8011d0e:	e9c4 2300 	strd	r2, r3, [r4]
 8011d12:	e7a5      	b.n	8011c60 <__ieee754_rem_pio2+0x1b0>
 8011d14:	a326      	add	r3, pc, #152	; (adr r3, 8011db0 <__ieee754_rem_pio2+0x300>)
 8011d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d1e:	f7ee fc43 	bl	80005a8 <__aeabi_dmul>
 8011d22:	4680      	mov	r8, r0
 8011d24:	4689      	mov	r9, r1
 8011d26:	4602      	mov	r2, r0
 8011d28:	460b      	mov	r3, r1
 8011d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d2e:	f7ee fa83 	bl	8000238 <__aeabi_dsub>
 8011d32:	4602      	mov	r2, r0
 8011d34:	460b      	mov	r3, r1
 8011d36:	4606      	mov	r6, r0
 8011d38:	460f      	mov	r7, r1
 8011d3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d3e:	f7ee fa7b 	bl	8000238 <__aeabi_dsub>
 8011d42:	4642      	mov	r2, r8
 8011d44:	464b      	mov	r3, r9
 8011d46:	f7ee fa77 	bl	8000238 <__aeabi_dsub>
 8011d4a:	a31b      	add	r3, pc, #108	; (adr r3, 8011db8 <__ieee754_rem_pio2+0x308>)
 8011d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d50:	4680      	mov	r8, r0
 8011d52:	4689      	mov	r9, r1
 8011d54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d58:	f7ee fc26 	bl	80005a8 <__aeabi_dmul>
 8011d5c:	4642      	mov	r2, r8
 8011d5e:	464b      	mov	r3, r9
 8011d60:	f7ee fa6a 	bl	8000238 <__aeabi_dsub>
 8011d64:	4680      	mov	r8, r0
 8011d66:	4689      	mov	r9, r1
 8011d68:	e75f      	b.n	8011c2a <__ieee754_rem_pio2+0x17a>
 8011d6a:	4a1b      	ldr	r2, [pc, #108]	; (8011dd8 <__ieee754_rem_pio2+0x328>)
 8011d6c:	4592      	cmp	sl, r2
 8011d6e:	dd35      	ble.n	8011ddc <__ieee754_rem_pio2+0x32c>
 8011d70:	4602      	mov	r2, r0
 8011d72:	460b      	mov	r3, r1
 8011d74:	f7ee fa60 	bl	8000238 <__aeabi_dsub>
 8011d78:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011d7c:	e9c4 0100 	strd	r0, r1, [r4]
 8011d80:	e6a6      	b.n	8011ad0 <__ieee754_rem_pio2+0x20>
 8011d82:	bf00      	nop
 8011d84:	f3af 8000 	nop.w
 8011d88:	54400000 	.word	0x54400000
 8011d8c:	3ff921fb 	.word	0x3ff921fb
 8011d90:	1a626331 	.word	0x1a626331
 8011d94:	3dd0b461 	.word	0x3dd0b461
 8011d98:	1a600000 	.word	0x1a600000
 8011d9c:	3dd0b461 	.word	0x3dd0b461
 8011da0:	2e037073 	.word	0x2e037073
 8011da4:	3ba3198a 	.word	0x3ba3198a
 8011da8:	6dc9c883 	.word	0x6dc9c883
 8011dac:	3fe45f30 	.word	0x3fe45f30
 8011db0:	2e000000 	.word	0x2e000000
 8011db4:	3ba3198a 	.word	0x3ba3198a
 8011db8:	252049c1 	.word	0x252049c1
 8011dbc:	397b839a 	.word	0x397b839a
 8011dc0:	3fe921fb 	.word	0x3fe921fb
 8011dc4:	4002d97b 	.word	0x4002d97b
 8011dc8:	3ff921fb 	.word	0x3ff921fb
 8011dcc:	413921fb 	.word	0x413921fb
 8011dd0:	3fe00000 	.word	0x3fe00000
 8011dd4:	08020948 	.word	0x08020948
 8011dd8:	7fefffff 	.word	0x7fefffff
 8011ddc:	ea4f 552a 	mov.w	r5, sl, asr #20
 8011de0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011de4:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8011de8:	460f      	mov	r7, r1
 8011dea:	4606      	mov	r6, r0
 8011dec:	f7ee fe8c 	bl	8000b08 <__aeabi_d2iz>
 8011df0:	f7ee fb70 	bl	80004d4 <__aeabi_i2d>
 8011df4:	4602      	mov	r2, r0
 8011df6:	460b      	mov	r3, r1
 8011df8:	4630      	mov	r0, r6
 8011dfa:	4639      	mov	r1, r7
 8011dfc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011e00:	f7ee fa1a 	bl	8000238 <__aeabi_dsub>
 8011e04:	2200      	movs	r2, #0
 8011e06:	4b20      	ldr	r3, [pc, #128]	; (8011e88 <__ieee754_rem_pio2+0x3d8>)
 8011e08:	f7ee fbce 	bl	80005a8 <__aeabi_dmul>
 8011e0c:	460f      	mov	r7, r1
 8011e0e:	4606      	mov	r6, r0
 8011e10:	f7ee fe7a 	bl	8000b08 <__aeabi_d2iz>
 8011e14:	f7ee fb5e 	bl	80004d4 <__aeabi_i2d>
 8011e18:	4602      	mov	r2, r0
 8011e1a:	460b      	mov	r3, r1
 8011e1c:	4630      	mov	r0, r6
 8011e1e:	4639      	mov	r1, r7
 8011e20:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011e24:	f7ee fa08 	bl	8000238 <__aeabi_dsub>
 8011e28:	2200      	movs	r2, #0
 8011e2a:	4b17      	ldr	r3, [pc, #92]	; (8011e88 <__ieee754_rem_pio2+0x3d8>)
 8011e2c:	f7ee fbbc 	bl	80005a8 <__aeabi_dmul>
 8011e30:	f04f 0803 	mov.w	r8, #3
 8011e34:	2600      	movs	r6, #0
 8011e36:	2700      	movs	r7, #0
 8011e38:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011e3c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011e40:	4632      	mov	r2, r6
 8011e42:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011e46:	463b      	mov	r3, r7
 8011e48:	f108 3aff 	add.w	sl, r8, #4294967295
 8011e4c:	f7ee fe14 	bl	8000a78 <__aeabi_dcmpeq>
 8011e50:	b9b8      	cbnz	r0, 8011e82 <__ieee754_rem_pio2+0x3d2>
 8011e52:	4b0e      	ldr	r3, [pc, #56]	; (8011e8c <__ieee754_rem_pio2+0x3dc>)
 8011e54:	462a      	mov	r2, r5
 8011e56:	9301      	str	r3, [sp, #4]
 8011e58:	2302      	movs	r3, #2
 8011e5a:	4621      	mov	r1, r4
 8011e5c:	9300      	str	r3, [sp, #0]
 8011e5e:	a806      	add	r0, sp, #24
 8011e60:	4643      	mov	r3, r8
 8011e62:	f000 f97f 	bl	8012164 <__kernel_rem_pio2>
 8011e66:	f1bb 0f00 	cmp.w	fp, #0
 8011e6a:	4605      	mov	r5, r0
 8011e6c:	f6bf ae56 	bge.w	8011b1c <__ieee754_rem_pio2+0x6c>
 8011e70:	6863      	ldr	r3, [r4, #4]
 8011e72:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011e76:	6063      	str	r3, [r4, #4]
 8011e78:	68e3      	ldr	r3, [r4, #12]
 8011e7a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011e7e:	60e3      	str	r3, [r4, #12]
 8011e80:	e708      	b.n	8011c94 <__ieee754_rem_pio2+0x1e4>
 8011e82:	46d0      	mov	r8, sl
 8011e84:	e7dc      	b.n	8011e40 <__ieee754_rem_pio2+0x390>
 8011e86:	bf00      	nop
 8011e88:	41700000 	.word	0x41700000
 8011e8c:	080209c8 	.word	0x080209c8

08011e90 <__ieee754_sqrt>:
 8011e90:	4b54      	ldr	r3, [pc, #336]	; (8011fe4 <__ieee754_sqrt+0x154>)
 8011e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e96:	438b      	bics	r3, r1
 8011e98:	4606      	mov	r6, r0
 8011e9a:	460d      	mov	r5, r1
 8011e9c:	460a      	mov	r2, r1
 8011e9e:	460c      	mov	r4, r1
 8011ea0:	d10f      	bne.n	8011ec2 <__ieee754_sqrt+0x32>
 8011ea2:	4602      	mov	r2, r0
 8011ea4:	460b      	mov	r3, r1
 8011ea6:	f7ee fb7f 	bl	80005a8 <__aeabi_dmul>
 8011eaa:	4602      	mov	r2, r0
 8011eac:	460b      	mov	r3, r1
 8011eae:	4630      	mov	r0, r6
 8011eb0:	4629      	mov	r1, r5
 8011eb2:	f7ee f9c3 	bl	800023c <__adddf3>
 8011eb6:	4606      	mov	r6, r0
 8011eb8:	460d      	mov	r5, r1
 8011eba:	4630      	mov	r0, r6
 8011ebc:	4629      	mov	r1, r5
 8011ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ec2:	2900      	cmp	r1, #0
 8011ec4:	4607      	mov	r7, r0
 8011ec6:	4603      	mov	r3, r0
 8011ec8:	dc0e      	bgt.n	8011ee8 <__ieee754_sqrt+0x58>
 8011eca:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8011ece:	ea5c 0707 	orrs.w	r7, ip, r7
 8011ed2:	d0f2      	beq.n	8011eba <__ieee754_sqrt+0x2a>
 8011ed4:	b141      	cbz	r1, 8011ee8 <__ieee754_sqrt+0x58>
 8011ed6:	4602      	mov	r2, r0
 8011ed8:	460b      	mov	r3, r1
 8011eda:	f7ee f9ad 	bl	8000238 <__aeabi_dsub>
 8011ede:	4602      	mov	r2, r0
 8011ee0:	460b      	mov	r3, r1
 8011ee2:	f7ee fc8b 	bl	80007fc <__aeabi_ddiv>
 8011ee6:	e7e6      	b.n	8011eb6 <__ieee754_sqrt+0x26>
 8011ee8:	1512      	asrs	r2, r2, #20
 8011eea:	d074      	beq.n	8011fd6 <__ieee754_sqrt+0x146>
 8011eec:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011ef0:	07d5      	lsls	r5, r2, #31
 8011ef2:	f04f 0500 	mov.w	r5, #0
 8011ef6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011efa:	bf48      	it	mi
 8011efc:	0fd9      	lsrmi	r1, r3, #31
 8011efe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8011f02:	bf44      	itt	mi
 8011f04:	005b      	lslmi	r3, r3, #1
 8011f06:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8011f0a:	1051      	asrs	r1, r2, #1
 8011f0c:	0fda      	lsrs	r2, r3, #31
 8011f0e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8011f12:	4628      	mov	r0, r5
 8011f14:	2216      	movs	r2, #22
 8011f16:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011f1a:	005b      	lsls	r3, r3, #1
 8011f1c:	1987      	adds	r7, r0, r6
 8011f1e:	42a7      	cmp	r7, r4
 8011f20:	bfde      	ittt	le
 8011f22:	19b8      	addle	r0, r7, r6
 8011f24:	1be4      	suble	r4, r4, r7
 8011f26:	19ad      	addle	r5, r5, r6
 8011f28:	0fdf      	lsrs	r7, r3, #31
 8011f2a:	3a01      	subs	r2, #1
 8011f2c:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8011f30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011f34:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011f38:	d1f0      	bne.n	8011f1c <__ieee754_sqrt+0x8c>
 8011f3a:	f04f 0c20 	mov.w	ip, #32
 8011f3e:	4696      	mov	lr, r2
 8011f40:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011f44:	4284      	cmp	r4, r0
 8011f46:	eb06 070e 	add.w	r7, r6, lr
 8011f4a:	dc02      	bgt.n	8011f52 <__ieee754_sqrt+0xc2>
 8011f4c:	d112      	bne.n	8011f74 <__ieee754_sqrt+0xe4>
 8011f4e:	429f      	cmp	r7, r3
 8011f50:	d810      	bhi.n	8011f74 <__ieee754_sqrt+0xe4>
 8011f52:	2f00      	cmp	r7, #0
 8011f54:	eb07 0e06 	add.w	lr, r7, r6
 8011f58:	da42      	bge.n	8011fe0 <__ieee754_sqrt+0x150>
 8011f5a:	f1be 0f00 	cmp.w	lr, #0
 8011f5e:	db3f      	blt.n	8011fe0 <__ieee754_sqrt+0x150>
 8011f60:	f100 0801 	add.w	r8, r0, #1
 8011f64:	1a24      	subs	r4, r4, r0
 8011f66:	4640      	mov	r0, r8
 8011f68:	429f      	cmp	r7, r3
 8011f6a:	bf88      	it	hi
 8011f6c:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8011f70:	1bdb      	subs	r3, r3, r7
 8011f72:	4432      	add	r2, r6
 8011f74:	0064      	lsls	r4, r4, #1
 8011f76:	f1bc 0c01 	subs.w	ip, ip, #1
 8011f7a:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8011f7e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011f82:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011f86:	d1dd      	bne.n	8011f44 <__ieee754_sqrt+0xb4>
 8011f88:	4323      	orrs	r3, r4
 8011f8a:	d006      	beq.n	8011f9a <__ieee754_sqrt+0x10a>
 8011f8c:	1c54      	adds	r4, r2, #1
 8011f8e:	bf0b      	itete	eq
 8011f90:	4662      	moveq	r2, ip
 8011f92:	3201      	addne	r2, #1
 8011f94:	3501      	addeq	r5, #1
 8011f96:	f022 0201 	bicne.w	r2, r2, #1
 8011f9a:	106b      	asrs	r3, r5, #1
 8011f9c:	0852      	lsrs	r2, r2, #1
 8011f9e:	07e8      	lsls	r0, r5, #31
 8011fa0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011fa4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011fa8:	bf48      	it	mi
 8011faa:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011fae:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8011fb2:	4616      	mov	r6, r2
 8011fb4:	e781      	b.n	8011eba <__ieee754_sqrt+0x2a>
 8011fb6:	0adc      	lsrs	r4, r3, #11
 8011fb8:	3915      	subs	r1, #21
 8011fba:	055b      	lsls	r3, r3, #21
 8011fbc:	2c00      	cmp	r4, #0
 8011fbe:	d0fa      	beq.n	8011fb6 <__ieee754_sqrt+0x126>
 8011fc0:	02e6      	lsls	r6, r4, #11
 8011fc2:	d50a      	bpl.n	8011fda <__ieee754_sqrt+0x14a>
 8011fc4:	f1c2 0020 	rsb	r0, r2, #32
 8011fc8:	fa23 f000 	lsr.w	r0, r3, r0
 8011fcc:	1e55      	subs	r5, r2, #1
 8011fce:	4093      	lsls	r3, r2
 8011fd0:	4304      	orrs	r4, r0
 8011fd2:	1b4a      	subs	r2, r1, r5
 8011fd4:	e78a      	b.n	8011eec <__ieee754_sqrt+0x5c>
 8011fd6:	4611      	mov	r1, r2
 8011fd8:	e7f0      	b.n	8011fbc <__ieee754_sqrt+0x12c>
 8011fda:	0064      	lsls	r4, r4, #1
 8011fdc:	3201      	adds	r2, #1
 8011fde:	e7ef      	b.n	8011fc0 <__ieee754_sqrt+0x130>
 8011fe0:	4680      	mov	r8, r0
 8011fe2:	e7bf      	b.n	8011f64 <__ieee754_sqrt+0xd4>
 8011fe4:	7ff00000 	.word	0x7ff00000

08011fe8 <__kernel_cos>:
 8011fe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fec:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011ff0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8011ff4:	4680      	mov	r8, r0
 8011ff6:	460f      	mov	r7, r1
 8011ff8:	e9cd 2300 	strd	r2, r3, [sp]
 8011ffc:	da04      	bge.n	8012008 <__kernel_cos+0x20>
 8011ffe:	f7ee fd83 	bl	8000b08 <__aeabi_d2iz>
 8012002:	2800      	cmp	r0, #0
 8012004:	f000 8086 	beq.w	8012114 <__kernel_cos+0x12c>
 8012008:	4642      	mov	r2, r8
 801200a:	463b      	mov	r3, r7
 801200c:	4640      	mov	r0, r8
 801200e:	4639      	mov	r1, r7
 8012010:	f7ee faca 	bl	80005a8 <__aeabi_dmul>
 8012014:	2200      	movs	r2, #0
 8012016:	4b4e      	ldr	r3, [pc, #312]	; (8012150 <__kernel_cos+0x168>)
 8012018:	4604      	mov	r4, r0
 801201a:	460d      	mov	r5, r1
 801201c:	f7ee fac4 	bl	80005a8 <__aeabi_dmul>
 8012020:	a33f      	add	r3, pc, #252	; (adr r3, 8012120 <__kernel_cos+0x138>)
 8012022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012026:	4682      	mov	sl, r0
 8012028:	468b      	mov	fp, r1
 801202a:	4620      	mov	r0, r4
 801202c:	4629      	mov	r1, r5
 801202e:	f7ee fabb 	bl	80005a8 <__aeabi_dmul>
 8012032:	a33d      	add	r3, pc, #244	; (adr r3, 8012128 <__kernel_cos+0x140>)
 8012034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012038:	f7ee f900 	bl	800023c <__adddf3>
 801203c:	4622      	mov	r2, r4
 801203e:	462b      	mov	r3, r5
 8012040:	f7ee fab2 	bl	80005a8 <__aeabi_dmul>
 8012044:	a33a      	add	r3, pc, #232	; (adr r3, 8012130 <__kernel_cos+0x148>)
 8012046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801204a:	f7ee f8f5 	bl	8000238 <__aeabi_dsub>
 801204e:	4622      	mov	r2, r4
 8012050:	462b      	mov	r3, r5
 8012052:	f7ee faa9 	bl	80005a8 <__aeabi_dmul>
 8012056:	a338      	add	r3, pc, #224	; (adr r3, 8012138 <__kernel_cos+0x150>)
 8012058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801205c:	f7ee f8ee 	bl	800023c <__adddf3>
 8012060:	4622      	mov	r2, r4
 8012062:	462b      	mov	r3, r5
 8012064:	f7ee faa0 	bl	80005a8 <__aeabi_dmul>
 8012068:	a335      	add	r3, pc, #212	; (adr r3, 8012140 <__kernel_cos+0x158>)
 801206a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801206e:	f7ee f8e3 	bl	8000238 <__aeabi_dsub>
 8012072:	4622      	mov	r2, r4
 8012074:	462b      	mov	r3, r5
 8012076:	f7ee fa97 	bl	80005a8 <__aeabi_dmul>
 801207a:	a333      	add	r3, pc, #204	; (adr r3, 8012148 <__kernel_cos+0x160>)
 801207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012080:	f7ee f8dc 	bl	800023c <__adddf3>
 8012084:	4622      	mov	r2, r4
 8012086:	462b      	mov	r3, r5
 8012088:	f7ee fa8e 	bl	80005a8 <__aeabi_dmul>
 801208c:	4622      	mov	r2, r4
 801208e:	462b      	mov	r3, r5
 8012090:	f7ee fa8a 	bl	80005a8 <__aeabi_dmul>
 8012094:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012098:	4604      	mov	r4, r0
 801209a:	460d      	mov	r5, r1
 801209c:	4640      	mov	r0, r8
 801209e:	4639      	mov	r1, r7
 80120a0:	f7ee fa82 	bl	80005a8 <__aeabi_dmul>
 80120a4:	460b      	mov	r3, r1
 80120a6:	4602      	mov	r2, r0
 80120a8:	4629      	mov	r1, r5
 80120aa:	4620      	mov	r0, r4
 80120ac:	f7ee f8c4 	bl	8000238 <__aeabi_dsub>
 80120b0:	4b28      	ldr	r3, [pc, #160]	; (8012154 <__kernel_cos+0x16c>)
 80120b2:	4680      	mov	r8, r0
 80120b4:	429e      	cmp	r6, r3
 80120b6:	4689      	mov	r9, r1
 80120b8:	dc0e      	bgt.n	80120d8 <__kernel_cos+0xf0>
 80120ba:	4602      	mov	r2, r0
 80120bc:	460b      	mov	r3, r1
 80120be:	4650      	mov	r0, sl
 80120c0:	4659      	mov	r1, fp
 80120c2:	f7ee f8b9 	bl	8000238 <__aeabi_dsub>
 80120c6:	4602      	mov	r2, r0
 80120c8:	2000      	movs	r0, #0
 80120ca:	460b      	mov	r3, r1
 80120cc:	4922      	ldr	r1, [pc, #136]	; (8012158 <__kernel_cos+0x170>)
 80120ce:	f7ee f8b3 	bl	8000238 <__aeabi_dsub>
 80120d2:	b003      	add	sp, #12
 80120d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d8:	2400      	movs	r4, #0
 80120da:	4b20      	ldr	r3, [pc, #128]	; (801215c <__kernel_cos+0x174>)
 80120dc:	4622      	mov	r2, r4
 80120de:	429e      	cmp	r6, r3
 80120e0:	bfcc      	ite	gt
 80120e2:	4d1f      	ldrgt	r5, [pc, #124]	; (8012160 <__kernel_cos+0x178>)
 80120e4:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80120e8:	462b      	mov	r3, r5
 80120ea:	2000      	movs	r0, #0
 80120ec:	491a      	ldr	r1, [pc, #104]	; (8012158 <__kernel_cos+0x170>)
 80120ee:	f7ee f8a3 	bl	8000238 <__aeabi_dsub>
 80120f2:	4622      	mov	r2, r4
 80120f4:	4606      	mov	r6, r0
 80120f6:	460f      	mov	r7, r1
 80120f8:	462b      	mov	r3, r5
 80120fa:	4650      	mov	r0, sl
 80120fc:	4659      	mov	r1, fp
 80120fe:	f7ee f89b 	bl	8000238 <__aeabi_dsub>
 8012102:	4642      	mov	r2, r8
 8012104:	464b      	mov	r3, r9
 8012106:	f7ee f897 	bl	8000238 <__aeabi_dsub>
 801210a:	4602      	mov	r2, r0
 801210c:	460b      	mov	r3, r1
 801210e:	4630      	mov	r0, r6
 8012110:	4639      	mov	r1, r7
 8012112:	e7dc      	b.n	80120ce <__kernel_cos+0xe6>
 8012114:	2000      	movs	r0, #0
 8012116:	4910      	ldr	r1, [pc, #64]	; (8012158 <__kernel_cos+0x170>)
 8012118:	e7db      	b.n	80120d2 <__kernel_cos+0xea>
 801211a:	bf00      	nop
 801211c:	f3af 8000 	nop.w
 8012120:	be8838d4 	.word	0xbe8838d4
 8012124:	bda8fae9 	.word	0xbda8fae9
 8012128:	bdb4b1c4 	.word	0xbdb4b1c4
 801212c:	3e21ee9e 	.word	0x3e21ee9e
 8012130:	809c52ad 	.word	0x809c52ad
 8012134:	3e927e4f 	.word	0x3e927e4f
 8012138:	19cb1590 	.word	0x19cb1590
 801213c:	3efa01a0 	.word	0x3efa01a0
 8012140:	16c15177 	.word	0x16c15177
 8012144:	3f56c16c 	.word	0x3f56c16c
 8012148:	5555554c 	.word	0x5555554c
 801214c:	3fa55555 	.word	0x3fa55555
 8012150:	3fe00000 	.word	0x3fe00000
 8012154:	3fd33332 	.word	0x3fd33332
 8012158:	3ff00000 	.word	0x3ff00000
 801215c:	3fe90000 	.word	0x3fe90000
 8012160:	3fd20000 	.word	0x3fd20000

08012164 <__kernel_rem_pio2>:
 8012164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012168:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801216c:	9307      	str	r3, [sp, #28]
 801216e:	9104      	str	r1, [sp, #16]
 8012170:	4bbf      	ldr	r3, [pc, #764]	; (8012470 <__kernel_rem_pio2+0x30c>)
 8012172:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8012174:	1ed4      	subs	r4, r2, #3
 8012176:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801217a:	2500      	movs	r5, #0
 801217c:	9302      	str	r3, [sp, #8]
 801217e:	9b07      	ldr	r3, [sp, #28]
 8012180:	9008      	str	r0, [sp, #32]
 8012182:	3b01      	subs	r3, #1
 8012184:	9306      	str	r3, [sp, #24]
 8012186:	2318      	movs	r3, #24
 8012188:	fb94 f4f3 	sdiv	r4, r4, r3
 801218c:	f06f 0317 	mvn.w	r3, #23
 8012190:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012194:	fb04 3303 	mla	r3, r4, r3, r3
 8012198:	eb03 0a02 	add.w	sl, r3, r2
 801219c:	9a06      	ldr	r2, [sp, #24]
 801219e:	9b02      	ldr	r3, [sp, #8]
 80121a0:	1aa7      	subs	r7, r4, r2
 80121a2:	eb03 0802 	add.w	r8, r3, r2
 80121a6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80121a8:	2200      	movs	r2, #0
 80121aa:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80121ae:	2300      	movs	r3, #0
 80121b0:	ae1e      	add	r6, sp, #120	; 0x78
 80121b2:	4545      	cmp	r5, r8
 80121b4:	dd14      	ble.n	80121e0 <__kernel_rem_pio2+0x7c>
 80121b6:	2600      	movs	r6, #0
 80121b8:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 80121bc:	9b02      	ldr	r3, [sp, #8]
 80121be:	429e      	cmp	r6, r3
 80121c0:	dc39      	bgt.n	8012236 <__kernel_rem_pio2+0xd2>
 80121c2:	9b08      	ldr	r3, [sp, #32]
 80121c4:	f04f 0800 	mov.w	r8, #0
 80121c8:	3b08      	subs	r3, #8
 80121ca:	9300      	str	r3, [sp, #0]
 80121cc:	9b07      	ldr	r3, [sp, #28]
 80121ce:	f04f 0900 	mov.w	r9, #0
 80121d2:	199d      	adds	r5, r3, r6
 80121d4:	ab20      	add	r3, sp, #128	; 0x80
 80121d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80121da:	9305      	str	r3, [sp, #20]
 80121dc:	2700      	movs	r7, #0
 80121de:	e023      	b.n	8012228 <__kernel_rem_pio2+0xc4>
 80121e0:	42ef      	cmn	r7, r5
 80121e2:	d40b      	bmi.n	80121fc <__kernel_rem_pio2+0x98>
 80121e4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80121e8:	e9cd 2300 	strd	r2, r3, [sp]
 80121ec:	f7ee f972 	bl	80004d4 <__aeabi_i2d>
 80121f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80121f4:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 80121f8:	3501      	adds	r5, #1
 80121fa:	e7da      	b.n	80121b2 <__kernel_rem_pio2+0x4e>
 80121fc:	4610      	mov	r0, r2
 80121fe:	4619      	mov	r1, r3
 8012200:	e7f8      	b.n	80121f4 <__kernel_rem_pio2+0x90>
 8012202:	9905      	ldr	r1, [sp, #20]
 8012204:	9d00      	ldr	r5, [sp, #0]
 8012206:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 801220a:	9105      	str	r1, [sp, #20]
 801220c:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8012210:	9500      	str	r5, [sp, #0]
 8012212:	f7ee f9c9 	bl	80005a8 <__aeabi_dmul>
 8012216:	4602      	mov	r2, r0
 8012218:	460b      	mov	r3, r1
 801221a:	4640      	mov	r0, r8
 801221c:	4649      	mov	r1, r9
 801221e:	f7ee f80d 	bl	800023c <__adddf3>
 8012222:	4680      	mov	r8, r0
 8012224:	4689      	mov	r9, r1
 8012226:	3701      	adds	r7, #1
 8012228:	9b06      	ldr	r3, [sp, #24]
 801222a:	429f      	cmp	r7, r3
 801222c:	dde9      	ble.n	8012202 <__kernel_rem_pio2+0x9e>
 801222e:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8012232:	3601      	adds	r6, #1
 8012234:	e7c2      	b.n	80121bc <__kernel_rem_pio2+0x58>
 8012236:	9b02      	ldr	r3, [sp, #8]
 8012238:	aa0c      	add	r2, sp, #48	; 0x30
 801223a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801223e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012240:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8012242:	9f02      	ldr	r7, [sp, #8]
 8012244:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012248:	930a      	str	r3, [sp, #40]	; 0x28
 801224a:	2600      	movs	r6, #0
 801224c:	ab98      	add	r3, sp, #608	; 0x260
 801224e:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8012252:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012256:	f10b 3bff 	add.w	fp, fp, #4294967295
 801225a:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801225e:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012262:	ab98      	add	r3, sp, #608	; 0x260
 8012264:	445b      	add	r3, fp
 8012266:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 801226a:	1bbb      	subs	r3, r7, r6
 801226c:	2b00      	cmp	r3, #0
 801226e:	dc71      	bgt.n	8012354 <__kernel_rem_pio2+0x1f0>
 8012270:	4652      	mov	r2, sl
 8012272:	4640      	mov	r0, r8
 8012274:	4649      	mov	r1, r9
 8012276:	f000 fc97 	bl	8012ba8 <scalbn>
 801227a:	2200      	movs	r2, #0
 801227c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012280:	4604      	mov	r4, r0
 8012282:	460d      	mov	r5, r1
 8012284:	f7ee f990 	bl	80005a8 <__aeabi_dmul>
 8012288:	f000 fb76 	bl	8012978 <floor>
 801228c:	2200      	movs	r2, #0
 801228e:	4b79      	ldr	r3, [pc, #484]	; (8012474 <__kernel_rem_pio2+0x310>)
 8012290:	f7ee f98a 	bl	80005a8 <__aeabi_dmul>
 8012294:	4602      	mov	r2, r0
 8012296:	460b      	mov	r3, r1
 8012298:	4620      	mov	r0, r4
 801229a:	4629      	mov	r1, r5
 801229c:	f7ed ffcc 	bl	8000238 <__aeabi_dsub>
 80122a0:	460d      	mov	r5, r1
 80122a2:	4604      	mov	r4, r0
 80122a4:	f7ee fc30 	bl	8000b08 <__aeabi_d2iz>
 80122a8:	9005      	str	r0, [sp, #20]
 80122aa:	f7ee f913 	bl	80004d4 <__aeabi_i2d>
 80122ae:	4602      	mov	r2, r0
 80122b0:	460b      	mov	r3, r1
 80122b2:	4620      	mov	r0, r4
 80122b4:	4629      	mov	r1, r5
 80122b6:	f7ed ffbf 	bl	8000238 <__aeabi_dsub>
 80122ba:	f1ba 0f00 	cmp.w	sl, #0
 80122be:	4680      	mov	r8, r0
 80122c0:	4689      	mov	r9, r1
 80122c2:	dd6c      	ble.n	801239e <__kernel_rem_pio2+0x23a>
 80122c4:	1e7a      	subs	r2, r7, #1
 80122c6:	ab0c      	add	r3, sp, #48	; 0x30
 80122c8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80122cc:	f1ca 0118 	rsb	r1, sl, #24
 80122d0:	9c05      	ldr	r4, [sp, #20]
 80122d2:	fa40 f301 	asr.w	r3, r0, r1
 80122d6:	441c      	add	r4, r3
 80122d8:	408b      	lsls	r3, r1
 80122da:	1ac0      	subs	r0, r0, r3
 80122dc:	ab0c      	add	r3, sp, #48	; 0x30
 80122de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80122e2:	f1ca 0317 	rsb	r3, sl, #23
 80122e6:	9405      	str	r4, [sp, #20]
 80122e8:	fa40 f303 	asr.w	r3, r0, r3
 80122ec:	9300      	str	r3, [sp, #0]
 80122ee:	9b00      	ldr	r3, [sp, #0]
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	dd62      	ble.n	80123ba <__kernel_rem_pio2+0x256>
 80122f4:	2200      	movs	r2, #0
 80122f6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80122fa:	4614      	mov	r4, r2
 80122fc:	9b05      	ldr	r3, [sp, #20]
 80122fe:	3301      	adds	r3, #1
 8012300:	9305      	str	r3, [sp, #20]
 8012302:	4297      	cmp	r7, r2
 8012304:	f300 809f 	bgt.w	8012446 <__kernel_rem_pio2+0x2e2>
 8012308:	f1ba 0f00 	cmp.w	sl, #0
 801230c:	dd07      	ble.n	801231e <__kernel_rem_pio2+0x1ba>
 801230e:	f1ba 0f01 	cmp.w	sl, #1
 8012312:	f000 80bb 	beq.w	801248c <__kernel_rem_pio2+0x328>
 8012316:	f1ba 0f02 	cmp.w	sl, #2
 801231a:	f000 80c1 	beq.w	80124a0 <__kernel_rem_pio2+0x33c>
 801231e:	9b00      	ldr	r3, [sp, #0]
 8012320:	2b02      	cmp	r3, #2
 8012322:	d14a      	bne.n	80123ba <__kernel_rem_pio2+0x256>
 8012324:	4642      	mov	r2, r8
 8012326:	464b      	mov	r3, r9
 8012328:	2000      	movs	r0, #0
 801232a:	4953      	ldr	r1, [pc, #332]	; (8012478 <__kernel_rem_pio2+0x314>)
 801232c:	f7ed ff84 	bl	8000238 <__aeabi_dsub>
 8012330:	4680      	mov	r8, r0
 8012332:	4689      	mov	r9, r1
 8012334:	2c00      	cmp	r4, #0
 8012336:	d040      	beq.n	80123ba <__kernel_rem_pio2+0x256>
 8012338:	4652      	mov	r2, sl
 801233a:	2000      	movs	r0, #0
 801233c:	494e      	ldr	r1, [pc, #312]	; (8012478 <__kernel_rem_pio2+0x314>)
 801233e:	f000 fc33 	bl	8012ba8 <scalbn>
 8012342:	4602      	mov	r2, r0
 8012344:	460b      	mov	r3, r1
 8012346:	4640      	mov	r0, r8
 8012348:	4649      	mov	r1, r9
 801234a:	f7ed ff75 	bl	8000238 <__aeabi_dsub>
 801234e:	4680      	mov	r8, r0
 8012350:	4689      	mov	r9, r1
 8012352:	e032      	b.n	80123ba <__kernel_rem_pio2+0x256>
 8012354:	2200      	movs	r2, #0
 8012356:	4b49      	ldr	r3, [pc, #292]	; (801247c <__kernel_rem_pio2+0x318>)
 8012358:	4640      	mov	r0, r8
 801235a:	4649      	mov	r1, r9
 801235c:	f7ee f924 	bl	80005a8 <__aeabi_dmul>
 8012360:	f7ee fbd2 	bl	8000b08 <__aeabi_d2iz>
 8012364:	f7ee f8b6 	bl	80004d4 <__aeabi_i2d>
 8012368:	2200      	movs	r2, #0
 801236a:	4b45      	ldr	r3, [pc, #276]	; (8012480 <__kernel_rem_pio2+0x31c>)
 801236c:	e9cd 0100 	strd	r0, r1, [sp]
 8012370:	f7ee f91a 	bl	80005a8 <__aeabi_dmul>
 8012374:	4602      	mov	r2, r0
 8012376:	460b      	mov	r3, r1
 8012378:	4640      	mov	r0, r8
 801237a:	4649      	mov	r1, r9
 801237c:	f7ed ff5c 	bl	8000238 <__aeabi_dsub>
 8012380:	f7ee fbc2 	bl	8000b08 <__aeabi_d2iz>
 8012384:	ab0c      	add	r3, sp, #48	; 0x30
 8012386:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 801238a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801238e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012392:	f7ed ff53 	bl	800023c <__adddf3>
 8012396:	3601      	adds	r6, #1
 8012398:	4680      	mov	r8, r0
 801239a:	4689      	mov	r9, r1
 801239c:	e765      	b.n	801226a <__kernel_rem_pio2+0x106>
 801239e:	d105      	bne.n	80123ac <__kernel_rem_pio2+0x248>
 80123a0:	1e7b      	subs	r3, r7, #1
 80123a2:	aa0c      	add	r2, sp, #48	; 0x30
 80123a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80123a8:	15c3      	asrs	r3, r0, #23
 80123aa:	e79f      	b.n	80122ec <__kernel_rem_pio2+0x188>
 80123ac:	2200      	movs	r2, #0
 80123ae:	4b35      	ldr	r3, [pc, #212]	; (8012484 <__kernel_rem_pio2+0x320>)
 80123b0:	f7ee fb80 	bl	8000ab4 <__aeabi_dcmpge>
 80123b4:	2800      	cmp	r0, #0
 80123b6:	d143      	bne.n	8012440 <__kernel_rem_pio2+0x2dc>
 80123b8:	9000      	str	r0, [sp, #0]
 80123ba:	2200      	movs	r2, #0
 80123bc:	2300      	movs	r3, #0
 80123be:	4640      	mov	r0, r8
 80123c0:	4649      	mov	r1, r9
 80123c2:	f7ee fb59 	bl	8000a78 <__aeabi_dcmpeq>
 80123c6:	2800      	cmp	r0, #0
 80123c8:	f000 80c3 	beq.w	8012552 <__kernel_rem_pio2+0x3ee>
 80123cc:	1e7c      	subs	r4, r7, #1
 80123ce:	4623      	mov	r3, r4
 80123d0:	2200      	movs	r2, #0
 80123d2:	9902      	ldr	r1, [sp, #8]
 80123d4:	428b      	cmp	r3, r1
 80123d6:	da6a      	bge.n	80124ae <__kernel_rem_pio2+0x34a>
 80123d8:	2a00      	cmp	r2, #0
 80123da:	f000 8084 	beq.w	80124e6 <__kernel_rem_pio2+0x382>
 80123de:	ab0c      	add	r3, sp, #48	; 0x30
 80123e0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80123e4:	f1aa 0a18 	sub.w	sl, sl, #24
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	f000 80b0 	beq.w	801254e <__kernel_rem_pio2+0x3ea>
 80123ee:	4652      	mov	r2, sl
 80123f0:	2000      	movs	r0, #0
 80123f2:	4921      	ldr	r1, [pc, #132]	; (8012478 <__kernel_rem_pio2+0x314>)
 80123f4:	f000 fbd8 	bl	8012ba8 <scalbn>
 80123f8:	4625      	mov	r5, r4
 80123fa:	4606      	mov	r6, r0
 80123fc:	460f      	mov	r7, r1
 80123fe:	f04f 0a00 	mov.w	sl, #0
 8012402:	00e3      	lsls	r3, r4, #3
 8012404:	aa98      	add	r2, sp, #608	; 0x260
 8012406:	eb02 0803 	add.w	r8, r2, r3
 801240a:	f8df b070 	ldr.w	fp, [pc, #112]	; 801247c <__kernel_rem_pio2+0x318>
 801240e:	9306      	str	r3, [sp, #24]
 8012410:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 8012414:	2d00      	cmp	r5, #0
 8012416:	f280 80d2 	bge.w	80125be <__kernel_rem_pio2+0x45a>
 801241a:	2500      	movs	r5, #0
 801241c:	9a06      	ldr	r2, [sp, #24]
 801241e:	ab98      	add	r3, sp, #608	; 0x260
 8012420:	189e      	adds	r6, r3, r2
 8012422:	3ea8      	subs	r6, #168	; 0xa8
 8012424:	1b63      	subs	r3, r4, r5
 8012426:	2b00      	cmp	r3, #0
 8012428:	f2c0 80f9 	blt.w	801261e <__kernel_rem_pio2+0x4ba>
 801242c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8012488 <__kernel_rem_pio2+0x324>
 8012430:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 8012434:	f04f 0a00 	mov.w	sl, #0
 8012438:	f04f 0b00 	mov.w	fp, #0
 801243c:	2700      	movs	r7, #0
 801243e:	e0e2      	b.n	8012606 <__kernel_rem_pio2+0x4a2>
 8012440:	2302      	movs	r3, #2
 8012442:	9300      	str	r3, [sp, #0]
 8012444:	e756      	b.n	80122f4 <__kernel_rem_pio2+0x190>
 8012446:	ab0c      	add	r3, sp, #48	; 0x30
 8012448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801244c:	b94c      	cbnz	r4, 8012462 <__kernel_rem_pio2+0x2fe>
 801244e:	b12b      	cbz	r3, 801245c <__kernel_rem_pio2+0x2f8>
 8012450:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012454:	a80c      	add	r0, sp, #48	; 0x30
 8012456:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801245a:	2301      	movs	r3, #1
 801245c:	3201      	adds	r2, #1
 801245e:	461c      	mov	r4, r3
 8012460:	e74f      	b.n	8012302 <__kernel_rem_pio2+0x19e>
 8012462:	1acb      	subs	r3, r1, r3
 8012464:	a80c      	add	r0, sp, #48	; 0x30
 8012466:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801246a:	4623      	mov	r3, r4
 801246c:	e7f6      	b.n	801245c <__kernel_rem_pio2+0x2f8>
 801246e:	bf00      	nop
 8012470:	08020b10 	.word	0x08020b10
 8012474:	40200000 	.word	0x40200000
 8012478:	3ff00000 	.word	0x3ff00000
 801247c:	3e700000 	.word	0x3e700000
 8012480:	41700000 	.word	0x41700000
 8012484:	3fe00000 	.word	0x3fe00000
 8012488:	08020ac8 	.word	0x08020ac8
 801248c:	1e7a      	subs	r2, r7, #1
 801248e:	ab0c      	add	r3, sp, #48	; 0x30
 8012490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012494:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012498:	a90c      	add	r1, sp, #48	; 0x30
 801249a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801249e:	e73e      	b.n	801231e <__kernel_rem_pio2+0x1ba>
 80124a0:	1e7a      	subs	r2, r7, #1
 80124a2:	ab0c      	add	r3, sp, #48	; 0x30
 80124a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124a8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80124ac:	e7f4      	b.n	8012498 <__kernel_rem_pio2+0x334>
 80124ae:	a90c      	add	r1, sp, #48	; 0x30
 80124b0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80124b4:	3b01      	subs	r3, #1
 80124b6:	430a      	orrs	r2, r1
 80124b8:	e78b      	b.n	80123d2 <__kernel_rem_pio2+0x26e>
 80124ba:	3401      	adds	r4, #1
 80124bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80124c0:	2a00      	cmp	r2, #0
 80124c2:	d0fa      	beq.n	80124ba <__kernel_rem_pio2+0x356>
 80124c4:	ab98      	add	r3, sp, #608	; 0x260
 80124c6:	449b      	add	fp, r3
 80124c8:	9b07      	ldr	r3, [sp, #28]
 80124ca:	1c7e      	adds	r6, r7, #1
 80124cc:	19dd      	adds	r5, r3, r7
 80124ce:	ab98      	add	r3, sp, #608	; 0x260
 80124d0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80124d4:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 80124d8:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 80124dc:	443c      	add	r4, r7
 80124de:	42b4      	cmp	r4, r6
 80124e0:	da04      	bge.n	80124ec <__kernel_rem_pio2+0x388>
 80124e2:	4627      	mov	r7, r4
 80124e4:	e6b1      	b.n	801224a <__kernel_rem_pio2+0xe6>
 80124e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80124e8:	2401      	movs	r4, #1
 80124ea:	e7e7      	b.n	80124bc <__kernel_rem_pio2+0x358>
 80124ec:	f105 0308 	add.w	r3, r5, #8
 80124f0:	9309      	str	r3, [sp, #36]	; 0x24
 80124f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124f4:	2700      	movs	r7, #0
 80124f6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80124fa:	f7ed ffeb 	bl	80004d4 <__aeabi_i2d>
 80124fe:	f04f 0800 	mov.w	r8, #0
 8012502:	f04f 0900 	mov.w	r9, #0
 8012506:	9b08      	ldr	r3, [sp, #32]
 8012508:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801250c:	3b08      	subs	r3, #8
 801250e:	9300      	str	r3, [sp, #0]
 8012510:	f105 0310 	add.w	r3, r5, #16
 8012514:	9305      	str	r3, [sp, #20]
 8012516:	9b06      	ldr	r3, [sp, #24]
 8012518:	429f      	cmp	r7, r3
 801251a:	dd04      	ble.n	8012526 <__kernel_rem_pio2+0x3c2>
 801251c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8012520:	3601      	adds	r6, #1
 8012522:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8012524:	e7db      	b.n	80124de <__kernel_rem_pio2+0x37a>
 8012526:	9905      	ldr	r1, [sp, #20]
 8012528:	9d00      	ldr	r5, [sp, #0]
 801252a:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 801252e:	9105      	str	r1, [sp, #20]
 8012530:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8012534:	9500      	str	r5, [sp, #0]
 8012536:	f7ee f837 	bl	80005a8 <__aeabi_dmul>
 801253a:	4602      	mov	r2, r0
 801253c:	460b      	mov	r3, r1
 801253e:	4640      	mov	r0, r8
 8012540:	4649      	mov	r1, r9
 8012542:	f7ed fe7b 	bl	800023c <__adddf3>
 8012546:	3701      	adds	r7, #1
 8012548:	4680      	mov	r8, r0
 801254a:	4689      	mov	r9, r1
 801254c:	e7e3      	b.n	8012516 <__kernel_rem_pio2+0x3b2>
 801254e:	3c01      	subs	r4, #1
 8012550:	e745      	b.n	80123de <__kernel_rem_pio2+0x27a>
 8012552:	f1ca 0200 	rsb	r2, sl, #0
 8012556:	4640      	mov	r0, r8
 8012558:	4649      	mov	r1, r9
 801255a:	f000 fb25 	bl	8012ba8 <scalbn>
 801255e:	2200      	movs	r2, #0
 8012560:	4ba3      	ldr	r3, [pc, #652]	; (80127f0 <__kernel_rem_pio2+0x68c>)
 8012562:	4604      	mov	r4, r0
 8012564:	460d      	mov	r5, r1
 8012566:	f7ee faa5 	bl	8000ab4 <__aeabi_dcmpge>
 801256a:	b1f8      	cbz	r0, 80125ac <__kernel_rem_pio2+0x448>
 801256c:	2200      	movs	r2, #0
 801256e:	4ba1      	ldr	r3, [pc, #644]	; (80127f4 <__kernel_rem_pio2+0x690>)
 8012570:	4620      	mov	r0, r4
 8012572:	4629      	mov	r1, r5
 8012574:	f7ee f818 	bl	80005a8 <__aeabi_dmul>
 8012578:	f7ee fac6 	bl	8000b08 <__aeabi_d2iz>
 801257c:	4606      	mov	r6, r0
 801257e:	f7ed ffa9 	bl	80004d4 <__aeabi_i2d>
 8012582:	2200      	movs	r2, #0
 8012584:	4b9a      	ldr	r3, [pc, #616]	; (80127f0 <__kernel_rem_pio2+0x68c>)
 8012586:	f7ee f80f 	bl	80005a8 <__aeabi_dmul>
 801258a:	460b      	mov	r3, r1
 801258c:	4602      	mov	r2, r0
 801258e:	4629      	mov	r1, r5
 8012590:	4620      	mov	r0, r4
 8012592:	f7ed fe51 	bl	8000238 <__aeabi_dsub>
 8012596:	f7ee fab7 	bl	8000b08 <__aeabi_d2iz>
 801259a:	1c7c      	adds	r4, r7, #1
 801259c:	ab0c      	add	r3, sp, #48	; 0x30
 801259e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80125a2:	f10a 0a18 	add.w	sl, sl, #24
 80125a6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80125aa:	e720      	b.n	80123ee <__kernel_rem_pio2+0x28a>
 80125ac:	4620      	mov	r0, r4
 80125ae:	4629      	mov	r1, r5
 80125b0:	f7ee faaa 	bl	8000b08 <__aeabi_d2iz>
 80125b4:	ab0c      	add	r3, sp, #48	; 0x30
 80125b6:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80125ba:	463c      	mov	r4, r7
 80125bc:	e717      	b.n	80123ee <__kernel_rem_pio2+0x28a>
 80125be:	ab0c      	add	r3, sp, #48	; 0x30
 80125c0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80125c4:	f7ed ff86 	bl	80004d4 <__aeabi_i2d>
 80125c8:	4632      	mov	r2, r6
 80125ca:	463b      	mov	r3, r7
 80125cc:	f7ed ffec 	bl	80005a8 <__aeabi_dmul>
 80125d0:	4652      	mov	r2, sl
 80125d2:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80125d6:	465b      	mov	r3, fp
 80125d8:	4630      	mov	r0, r6
 80125da:	4639      	mov	r1, r7
 80125dc:	f7ed ffe4 	bl	80005a8 <__aeabi_dmul>
 80125e0:	3d01      	subs	r5, #1
 80125e2:	4606      	mov	r6, r0
 80125e4:	460f      	mov	r7, r1
 80125e6:	e715      	b.n	8012414 <__kernel_rem_pio2+0x2b0>
 80125e8:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 80125ec:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80125f0:	f7ed ffda 	bl	80005a8 <__aeabi_dmul>
 80125f4:	4602      	mov	r2, r0
 80125f6:	460b      	mov	r3, r1
 80125f8:	4650      	mov	r0, sl
 80125fa:	4659      	mov	r1, fp
 80125fc:	f7ed fe1e 	bl	800023c <__adddf3>
 8012600:	4682      	mov	sl, r0
 8012602:	468b      	mov	fp, r1
 8012604:	3701      	adds	r7, #1
 8012606:	9b02      	ldr	r3, [sp, #8]
 8012608:	429f      	cmp	r7, r3
 801260a:	dc01      	bgt.n	8012610 <__kernel_rem_pio2+0x4ac>
 801260c:	42bd      	cmp	r5, r7
 801260e:	daeb      	bge.n	80125e8 <__kernel_rem_pio2+0x484>
 8012610:	ab48      	add	r3, sp, #288	; 0x120
 8012612:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012616:	e9c3 ab00 	strd	sl, fp, [r3]
 801261a:	3501      	adds	r5, #1
 801261c:	e702      	b.n	8012424 <__kernel_rem_pio2+0x2c0>
 801261e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8012620:	2b03      	cmp	r3, #3
 8012622:	d86c      	bhi.n	80126fe <__kernel_rem_pio2+0x59a>
 8012624:	e8df f003 	tbb	[pc, r3]
 8012628:	022f2f59 	.word	0x022f2f59
 801262c:	9a06      	ldr	r2, [sp, #24]
 801262e:	ab48      	add	r3, sp, #288	; 0x120
 8012630:	189d      	adds	r5, r3, r2
 8012632:	46aa      	mov	sl, r5
 8012634:	46a3      	mov	fp, r4
 8012636:	f1bb 0f00 	cmp.w	fp, #0
 801263a:	f300 8087 	bgt.w	801274c <__kernel_rem_pio2+0x5e8>
 801263e:	46a2      	mov	sl, r4
 8012640:	f1ba 0f01 	cmp.w	sl, #1
 8012644:	f300 809f 	bgt.w	8012786 <__kernel_rem_pio2+0x622>
 8012648:	2700      	movs	r7, #0
 801264a:	463e      	mov	r6, r7
 801264c:	9d06      	ldr	r5, [sp, #24]
 801264e:	ab48      	add	r3, sp, #288	; 0x120
 8012650:	3508      	adds	r5, #8
 8012652:	441d      	add	r5, r3
 8012654:	2c01      	cmp	r4, #1
 8012656:	f300 80b3 	bgt.w	80127c0 <__kernel_rem_pio2+0x65c>
 801265a:	9b00      	ldr	r3, [sp, #0]
 801265c:	9d48      	ldr	r5, [sp, #288]	; 0x120
 801265e:	9849      	ldr	r0, [sp, #292]	; 0x124
 8012660:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 8012662:	994b      	ldr	r1, [sp, #300]	; 0x12c
 8012664:	2b00      	cmp	r3, #0
 8012666:	f040 80b5 	bne.w	80127d4 <__kernel_rem_pio2+0x670>
 801266a:	4603      	mov	r3, r0
 801266c:	462a      	mov	r2, r5
 801266e:	9804      	ldr	r0, [sp, #16]
 8012670:	e9c0 2300 	strd	r2, r3, [r0]
 8012674:	4622      	mov	r2, r4
 8012676:	460b      	mov	r3, r1
 8012678:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801267c:	463a      	mov	r2, r7
 801267e:	4633      	mov	r3, r6
 8012680:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8012684:	e03b      	b.n	80126fe <__kernel_rem_pio2+0x59a>
 8012686:	f04f 0c00 	mov.w	ip, #0
 801268a:	4626      	mov	r6, r4
 801268c:	4667      	mov	r7, ip
 801268e:	9d06      	ldr	r5, [sp, #24]
 8012690:	ab48      	add	r3, sp, #288	; 0x120
 8012692:	3508      	adds	r5, #8
 8012694:	441d      	add	r5, r3
 8012696:	2e00      	cmp	r6, #0
 8012698:	da42      	bge.n	8012720 <__kernel_rem_pio2+0x5bc>
 801269a:	9b00      	ldr	r3, [sp, #0]
 801269c:	2b00      	cmp	r3, #0
 801269e:	d049      	beq.n	8012734 <__kernel_rem_pio2+0x5d0>
 80126a0:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 80126a4:	4662      	mov	r2, ip
 80126a6:	460b      	mov	r3, r1
 80126a8:	9904      	ldr	r1, [sp, #16]
 80126aa:	2601      	movs	r6, #1
 80126ac:	e9c1 2300 	strd	r2, r3, [r1]
 80126b0:	a948      	add	r1, sp, #288	; 0x120
 80126b2:	463b      	mov	r3, r7
 80126b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80126b8:	f7ed fdbe 	bl	8000238 <__aeabi_dsub>
 80126bc:	4684      	mov	ip, r0
 80126be:	460f      	mov	r7, r1
 80126c0:	ad48      	add	r5, sp, #288	; 0x120
 80126c2:	42b4      	cmp	r4, r6
 80126c4:	da38      	bge.n	8012738 <__kernel_rem_pio2+0x5d4>
 80126c6:	9b00      	ldr	r3, [sp, #0]
 80126c8:	b10b      	cbz	r3, 80126ce <__kernel_rem_pio2+0x56a>
 80126ca:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80126ce:	4662      	mov	r2, ip
 80126d0:	463b      	mov	r3, r7
 80126d2:	9904      	ldr	r1, [sp, #16]
 80126d4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80126d8:	e011      	b.n	80126fe <__kernel_rem_pio2+0x59a>
 80126da:	2700      	movs	r7, #0
 80126dc:	463d      	mov	r5, r7
 80126de:	9b06      	ldr	r3, [sp, #24]
 80126e0:	aa98      	add	r2, sp, #608	; 0x260
 80126e2:	4413      	add	r3, r2
 80126e4:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 80126e8:	2c00      	cmp	r4, #0
 80126ea:	da0f      	bge.n	801270c <__kernel_rem_pio2+0x5a8>
 80126ec:	9b00      	ldr	r3, [sp, #0]
 80126ee:	b10b      	cbz	r3, 80126f4 <__kernel_rem_pio2+0x590>
 80126f0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80126f4:	463a      	mov	r2, r7
 80126f6:	462b      	mov	r3, r5
 80126f8:	9904      	ldr	r1, [sp, #16]
 80126fa:	e9c1 2300 	strd	r2, r3, [r1]
 80126fe:	9b05      	ldr	r3, [sp, #20]
 8012700:	f003 0007 	and.w	r0, r3, #7
 8012704:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8012708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801270c:	4638      	mov	r0, r7
 801270e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012712:	4629      	mov	r1, r5
 8012714:	f7ed fd92 	bl	800023c <__adddf3>
 8012718:	3c01      	subs	r4, #1
 801271a:	4607      	mov	r7, r0
 801271c:	460d      	mov	r5, r1
 801271e:	e7e3      	b.n	80126e8 <__kernel_rem_pio2+0x584>
 8012720:	4660      	mov	r0, ip
 8012722:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8012726:	4639      	mov	r1, r7
 8012728:	f7ed fd88 	bl	800023c <__adddf3>
 801272c:	3e01      	subs	r6, #1
 801272e:	4684      	mov	ip, r0
 8012730:	460f      	mov	r7, r1
 8012732:	e7b0      	b.n	8012696 <__kernel_rem_pio2+0x532>
 8012734:	4639      	mov	r1, r7
 8012736:	e7b5      	b.n	80126a4 <__kernel_rem_pio2+0x540>
 8012738:	4660      	mov	r0, ip
 801273a:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 801273e:	4639      	mov	r1, r7
 8012740:	f7ed fd7c 	bl	800023c <__adddf3>
 8012744:	3601      	adds	r6, #1
 8012746:	4684      	mov	ip, r0
 8012748:	460f      	mov	r7, r1
 801274a:	e7ba      	b.n	80126c2 <__kernel_rem_pio2+0x55e>
 801274c:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8012750:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8012754:	4640      	mov	r0, r8
 8012756:	4649      	mov	r1, r9
 8012758:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801275c:	f7ed fd6e 	bl	800023c <__adddf3>
 8012760:	4602      	mov	r2, r0
 8012762:	460b      	mov	r3, r1
 8012764:	4606      	mov	r6, r0
 8012766:	460f      	mov	r7, r1
 8012768:	4640      	mov	r0, r8
 801276a:	4649      	mov	r1, r9
 801276c:	f7ed fd64 	bl	8000238 <__aeabi_dsub>
 8012770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012774:	f7ed fd62 	bl	800023c <__adddf3>
 8012778:	f10b 3bff 	add.w	fp, fp, #4294967295
 801277c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012780:	e9ca 6700 	strd	r6, r7, [sl]
 8012784:	e757      	b.n	8012636 <__kernel_rem_pio2+0x4d2>
 8012786:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 801278a:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 801278e:	4630      	mov	r0, r6
 8012790:	4639      	mov	r1, r7
 8012792:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012796:	f7ed fd51 	bl	800023c <__adddf3>
 801279a:	4602      	mov	r2, r0
 801279c:	460b      	mov	r3, r1
 801279e:	4680      	mov	r8, r0
 80127a0:	4689      	mov	r9, r1
 80127a2:	4630      	mov	r0, r6
 80127a4:	4639      	mov	r1, r7
 80127a6:	f7ed fd47 	bl	8000238 <__aeabi_dsub>
 80127aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80127ae:	f7ed fd45 	bl	800023c <__adddf3>
 80127b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80127b6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80127ba:	e9c5 8900 	strd	r8, r9, [r5]
 80127be:	e73f      	b.n	8012640 <__kernel_rem_pio2+0x4dc>
 80127c0:	4638      	mov	r0, r7
 80127c2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80127c6:	4631      	mov	r1, r6
 80127c8:	f7ed fd38 	bl	800023c <__adddf3>
 80127cc:	3c01      	subs	r4, #1
 80127ce:	4607      	mov	r7, r0
 80127d0:	460e      	mov	r6, r1
 80127d2:	e73f      	b.n	8012654 <__kernel_rem_pio2+0x4f0>
 80127d4:	9b04      	ldr	r3, [sp, #16]
 80127d6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80127da:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80127de:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80127e2:	601d      	str	r5, [r3, #0]
 80127e4:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80127e8:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80127ec:	615e      	str	r6, [r3, #20]
 80127ee:	e786      	b.n	80126fe <__kernel_rem_pio2+0x59a>
 80127f0:	41700000 	.word	0x41700000
 80127f4:	3e700000 	.word	0x3e700000

080127f8 <__kernel_sin>:
 80127f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127fc:	b086      	sub	sp, #24
 80127fe:	e9cd 2300 	strd	r2, r3, [sp]
 8012802:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012806:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801280a:	4682      	mov	sl, r0
 801280c:	460c      	mov	r4, r1
 801280e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8012810:	da03      	bge.n	801281a <__kernel_sin+0x22>
 8012812:	f7ee f979 	bl	8000b08 <__aeabi_d2iz>
 8012816:	2800      	cmp	r0, #0
 8012818:	d050      	beq.n	80128bc <__kernel_sin+0xc4>
 801281a:	4652      	mov	r2, sl
 801281c:	4623      	mov	r3, r4
 801281e:	4650      	mov	r0, sl
 8012820:	4621      	mov	r1, r4
 8012822:	f7ed fec1 	bl	80005a8 <__aeabi_dmul>
 8012826:	4606      	mov	r6, r0
 8012828:	460f      	mov	r7, r1
 801282a:	4602      	mov	r2, r0
 801282c:	460b      	mov	r3, r1
 801282e:	4650      	mov	r0, sl
 8012830:	4621      	mov	r1, r4
 8012832:	f7ed feb9 	bl	80005a8 <__aeabi_dmul>
 8012836:	a33e      	add	r3, pc, #248	; (adr r3, 8012930 <__kernel_sin+0x138>)
 8012838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801283c:	4680      	mov	r8, r0
 801283e:	4689      	mov	r9, r1
 8012840:	4630      	mov	r0, r6
 8012842:	4639      	mov	r1, r7
 8012844:	f7ed feb0 	bl	80005a8 <__aeabi_dmul>
 8012848:	a33b      	add	r3, pc, #236	; (adr r3, 8012938 <__kernel_sin+0x140>)
 801284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284e:	f7ed fcf3 	bl	8000238 <__aeabi_dsub>
 8012852:	4632      	mov	r2, r6
 8012854:	463b      	mov	r3, r7
 8012856:	f7ed fea7 	bl	80005a8 <__aeabi_dmul>
 801285a:	a339      	add	r3, pc, #228	; (adr r3, 8012940 <__kernel_sin+0x148>)
 801285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012860:	f7ed fcec 	bl	800023c <__adddf3>
 8012864:	4632      	mov	r2, r6
 8012866:	463b      	mov	r3, r7
 8012868:	f7ed fe9e 	bl	80005a8 <__aeabi_dmul>
 801286c:	a336      	add	r3, pc, #216	; (adr r3, 8012948 <__kernel_sin+0x150>)
 801286e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012872:	f7ed fce1 	bl	8000238 <__aeabi_dsub>
 8012876:	4632      	mov	r2, r6
 8012878:	463b      	mov	r3, r7
 801287a:	f7ed fe95 	bl	80005a8 <__aeabi_dmul>
 801287e:	a334      	add	r3, pc, #208	; (adr r3, 8012950 <__kernel_sin+0x158>)
 8012880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012884:	f7ed fcda 	bl	800023c <__adddf3>
 8012888:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801288c:	b9dd      	cbnz	r5, 80128c6 <__kernel_sin+0xce>
 801288e:	4602      	mov	r2, r0
 8012890:	460b      	mov	r3, r1
 8012892:	4630      	mov	r0, r6
 8012894:	4639      	mov	r1, r7
 8012896:	f7ed fe87 	bl	80005a8 <__aeabi_dmul>
 801289a:	a32f      	add	r3, pc, #188	; (adr r3, 8012958 <__kernel_sin+0x160>)
 801289c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128a0:	f7ed fcca 	bl	8000238 <__aeabi_dsub>
 80128a4:	4642      	mov	r2, r8
 80128a6:	464b      	mov	r3, r9
 80128a8:	f7ed fe7e 	bl	80005a8 <__aeabi_dmul>
 80128ac:	4602      	mov	r2, r0
 80128ae:	460b      	mov	r3, r1
 80128b0:	4650      	mov	r0, sl
 80128b2:	4621      	mov	r1, r4
 80128b4:	f7ed fcc2 	bl	800023c <__adddf3>
 80128b8:	4682      	mov	sl, r0
 80128ba:	460c      	mov	r4, r1
 80128bc:	4650      	mov	r0, sl
 80128be:	4621      	mov	r1, r4
 80128c0:	b006      	add	sp, #24
 80128c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128c6:	2200      	movs	r2, #0
 80128c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128cc:	4b24      	ldr	r3, [pc, #144]	; (8012960 <__kernel_sin+0x168>)
 80128ce:	f7ed fe6b 	bl	80005a8 <__aeabi_dmul>
 80128d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80128d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80128da:	4640      	mov	r0, r8
 80128dc:	4649      	mov	r1, r9
 80128de:	f7ed fe63 	bl	80005a8 <__aeabi_dmul>
 80128e2:	4602      	mov	r2, r0
 80128e4:	460b      	mov	r3, r1
 80128e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128ea:	f7ed fca5 	bl	8000238 <__aeabi_dsub>
 80128ee:	4632      	mov	r2, r6
 80128f0:	463b      	mov	r3, r7
 80128f2:	f7ed fe59 	bl	80005a8 <__aeabi_dmul>
 80128f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128fa:	f7ed fc9d 	bl	8000238 <__aeabi_dsub>
 80128fe:	a316      	add	r3, pc, #88	; (adr r3, 8012958 <__kernel_sin+0x160>)
 8012900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012904:	4606      	mov	r6, r0
 8012906:	460f      	mov	r7, r1
 8012908:	4640      	mov	r0, r8
 801290a:	4649      	mov	r1, r9
 801290c:	f7ed fe4c 	bl	80005a8 <__aeabi_dmul>
 8012910:	4602      	mov	r2, r0
 8012912:	460b      	mov	r3, r1
 8012914:	4630      	mov	r0, r6
 8012916:	4639      	mov	r1, r7
 8012918:	f7ed fc90 	bl	800023c <__adddf3>
 801291c:	4602      	mov	r2, r0
 801291e:	460b      	mov	r3, r1
 8012920:	4650      	mov	r0, sl
 8012922:	4621      	mov	r1, r4
 8012924:	f7ed fc88 	bl	8000238 <__aeabi_dsub>
 8012928:	e7c6      	b.n	80128b8 <__kernel_sin+0xc0>
 801292a:	bf00      	nop
 801292c:	f3af 8000 	nop.w
 8012930:	5acfd57c 	.word	0x5acfd57c
 8012934:	3de5d93a 	.word	0x3de5d93a
 8012938:	8a2b9ceb 	.word	0x8a2b9ceb
 801293c:	3e5ae5e6 	.word	0x3e5ae5e6
 8012940:	57b1fe7d 	.word	0x57b1fe7d
 8012944:	3ec71de3 	.word	0x3ec71de3
 8012948:	19c161d5 	.word	0x19c161d5
 801294c:	3f2a01a0 	.word	0x3f2a01a0
 8012950:	1110f8a6 	.word	0x1110f8a6
 8012954:	3f811111 	.word	0x3f811111
 8012958:	55555549 	.word	0x55555549
 801295c:	3fc55555 	.word	0x3fc55555
 8012960:	3fe00000 	.word	0x3fe00000

08012964 <fabs>:
 8012964:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012968:	4619      	mov	r1, r3
 801296a:	4770      	bx	lr

0801296c <finite>:
 801296c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8012970:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8012974:	0fc0      	lsrs	r0, r0, #31
 8012976:	4770      	bx	lr

08012978 <floor>:
 8012978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801297c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8012980:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8012984:	2e13      	cmp	r6, #19
 8012986:	4607      	mov	r7, r0
 8012988:	460b      	mov	r3, r1
 801298a:	460c      	mov	r4, r1
 801298c:	4605      	mov	r5, r0
 801298e:	dc35      	bgt.n	80129fc <floor+0x84>
 8012990:	2e00      	cmp	r6, #0
 8012992:	da16      	bge.n	80129c2 <floor+0x4a>
 8012994:	a336      	add	r3, pc, #216	; (adr r3, 8012a70 <floor+0xf8>)
 8012996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801299a:	f7ed fc4f 	bl	800023c <__adddf3>
 801299e:	2200      	movs	r2, #0
 80129a0:	2300      	movs	r3, #0
 80129a2:	f7ee f891 	bl	8000ac8 <__aeabi_dcmpgt>
 80129a6:	b148      	cbz	r0, 80129bc <floor+0x44>
 80129a8:	2c00      	cmp	r4, #0
 80129aa:	da5b      	bge.n	8012a64 <floor+0xec>
 80129ac:	2500      	movs	r5, #0
 80129ae:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80129b2:	4a31      	ldr	r2, [pc, #196]	; (8012a78 <floor+0x100>)
 80129b4:	433b      	orrs	r3, r7
 80129b6:	42ab      	cmp	r3, r5
 80129b8:	bf18      	it	ne
 80129ba:	4614      	movne	r4, r2
 80129bc:	4623      	mov	r3, r4
 80129be:	462f      	mov	r7, r5
 80129c0:	e026      	b.n	8012a10 <floor+0x98>
 80129c2:	4a2e      	ldr	r2, [pc, #184]	; (8012a7c <floor+0x104>)
 80129c4:	fa42 f806 	asr.w	r8, r2, r6
 80129c8:	ea01 0208 	and.w	r2, r1, r8
 80129cc:	4302      	orrs	r2, r0
 80129ce:	d01f      	beq.n	8012a10 <floor+0x98>
 80129d0:	a327      	add	r3, pc, #156	; (adr r3, 8012a70 <floor+0xf8>)
 80129d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129d6:	f7ed fc31 	bl	800023c <__adddf3>
 80129da:	2200      	movs	r2, #0
 80129dc:	2300      	movs	r3, #0
 80129de:	f7ee f873 	bl	8000ac8 <__aeabi_dcmpgt>
 80129e2:	2800      	cmp	r0, #0
 80129e4:	d0ea      	beq.n	80129bc <floor+0x44>
 80129e6:	2c00      	cmp	r4, #0
 80129e8:	bfbe      	ittt	lt
 80129ea:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80129ee:	fa43 f606 	asrlt.w	r6, r3, r6
 80129f2:	19a4      	addlt	r4, r4, r6
 80129f4:	ea24 0408 	bic.w	r4, r4, r8
 80129f8:	2500      	movs	r5, #0
 80129fa:	e7df      	b.n	80129bc <floor+0x44>
 80129fc:	2e33      	cmp	r6, #51	; 0x33
 80129fe:	dd0b      	ble.n	8012a18 <floor+0xa0>
 8012a00:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012a04:	d104      	bne.n	8012a10 <floor+0x98>
 8012a06:	4602      	mov	r2, r0
 8012a08:	f7ed fc18 	bl	800023c <__adddf3>
 8012a0c:	4607      	mov	r7, r0
 8012a0e:	460b      	mov	r3, r1
 8012a10:	4638      	mov	r0, r7
 8012a12:	4619      	mov	r1, r3
 8012a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a18:	f04f 32ff 	mov.w	r2, #4294967295
 8012a1c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8012a20:	fa22 f808 	lsr.w	r8, r2, r8
 8012a24:	ea18 0f00 	tst.w	r8, r0
 8012a28:	d0f2      	beq.n	8012a10 <floor+0x98>
 8012a2a:	a311      	add	r3, pc, #68	; (adr r3, 8012a70 <floor+0xf8>)
 8012a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a30:	f7ed fc04 	bl	800023c <__adddf3>
 8012a34:	2200      	movs	r2, #0
 8012a36:	2300      	movs	r3, #0
 8012a38:	f7ee f846 	bl	8000ac8 <__aeabi_dcmpgt>
 8012a3c:	2800      	cmp	r0, #0
 8012a3e:	d0bd      	beq.n	80129bc <floor+0x44>
 8012a40:	2c00      	cmp	r4, #0
 8012a42:	da02      	bge.n	8012a4a <floor+0xd2>
 8012a44:	2e14      	cmp	r6, #20
 8012a46:	d103      	bne.n	8012a50 <floor+0xd8>
 8012a48:	3401      	adds	r4, #1
 8012a4a:	ea25 0508 	bic.w	r5, r5, r8
 8012a4e:	e7b5      	b.n	80129bc <floor+0x44>
 8012a50:	2301      	movs	r3, #1
 8012a52:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012a56:	fa03 f606 	lsl.w	r6, r3, r6
 8012a5a:	4435      	add	r5, r6
 8012a5c:	42bd      	cmp	r5, r7
 8012a5e:	bf38      	it	cc
 8012a60:	18e4      	addcc	r4, r4, r3
 8012a62:	e7f2      	b.n	8012a4a <floor+0xd2>
 8012a64:	2500      	movs	r5, #0
 8012a66:	462c      	mov	r4, r5
 8012a68:	e7a8      	b.n	80129bc <floor+0x44>
 8012a6a:	bf00      	nop
 8012a6c:	f3af 8000 	nop.w
 8012a70:	8800759c 	.word	0x8800759c
 8012a74:	7e37e43c 	.word	0x7e37e43c
 8012a78:	bff00000 	.word	0xbff00000
 8012a7c:	000fffff 	.word	0x000fffff

08012a80 <matherr>:
 8012a80:	2000      	movs	r0, #0
 8012a82:	4770      	bx	lr

08012a84 <nan>:
 8012a84:	2000      	movs	r0, #0
 8012a86:	4901      	ldr	r1, [pc, #4]	; (8012a8c <nan+0x8>)
 8012a88:	4770      	bx	lr
 8012a8a:	bf00      	nop
 8012a8c:	7ff80000 	.word	0x7ff80000

08012a90 <rint>:
 8012a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012a92:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012a96:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8012a9a:	f1bc 0f13 	cmp.w	ip, #19
 8012a9e:	4604      	mov	r4, r0
 8012aa0:	460d      	mov	r5, r1
 8012aa2:	460b      	mov	r3, r1
 8012aa4:	4606      	mov	r6, r0
 8012aa6:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8012aaa:	dc5a      	bgt.n	8012b62 <rint+0xd2>
 8012aac:	f1bc 0f00 	cmp.w	ip, #0
 8012ab0:	da2b      	bge.n	8012b0a <rint+0x7a>
 8012ab2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012ab6:	4302      	orrs	r2, r0
 8012ab8:	d023      	beq.n	8012b02 <rint+0x72>
 8012aba:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8012abe:	4302      	orrs	r2, r0
 8012ac0:	4256      	negs	r6, r2
 8012ac2:	4316      	orrs	r6, r2
 8012ac4:	0c4b      	lsrs	r3, r1, #17
 8012ac6:	0b36      	lsrs	r6, r6, #12
 8012ac8:	4934      	ldr	r1, [pc, #208]	; (8012b9c <rint+0x10c>)
 8012aca:	045b      	lsls	r3, r3, #17
 8012acc:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8012ad0:	ea46 0503 	orr.w	r5, r6, r3
 8012ad4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8012ad8:	4602      	mov	r2, r0
 8012ada:	462b      	mov	r3, r5
 8012adc:	e9d1 4500 	ldrd	r4, r5, [r1]
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	4629      	mov	r1, r5
 8012ae4:	f7ed fbaa 	bl	800023c <__adddf3>
 8012ae8:	e9cd 0100 	strd	r0, r1, [sp]
 8012aec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012af0:	462b      	mov	r3, r5
 8012af2:	4622      	mov	r2, r4
 8012af4:	f7ed fba0 	bl	8000238 <__aeabi_dsub>
 8012af8:	4604      	mov	r4, r0
 8012afa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012afe:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8012b02:	4620      	mov	r0, r4
 8012b04:	4629      	mov	r1, r5
 8012b06:	b003      	add	sp, #12
 8012b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b0a:	4a25      	ldr	r2, [pc, #148]	; (8012ba0 <rint+0x110>)
 8012b0c:	fa42 f20c 	asr.w	r2, r2, ip
 8012b10:	4011      	ands	r1, r2
 8012b12:	4301      	orrs	r1, r0
 8012b14:	d0f5      	beq.n	8012b02 <rint+0x72>
 8012b16:	0852      	lsrs	r2, r2, #1
 8012b18:	ea05 0102 	and.w	r1, r5, r2
 8012b1c:	ea50 0601 	orrs.w	r6, r0, r1
 8012b20:	d00c      	beq.n	8012b3c <rint+0xac>
 8012b22:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012b26:	f1bc 0f13 	cmp.w	ip, #19
 8012b2a:	bf0c      	ite	eq
 8012b2c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8012b30:	2600      	movne	r6, #0
 8012b32:	ea25 0202 	bic.w	r2, r5, r2
 8012b36:	fa43 f30c 	asr.w	r3, r3, ip
 8012b3a:	4313      	orrs	r3, r2
 8012b3c:	4917      	ldr	r1, [pc, #92]	; (8012b9c <rint+0x10c>)
 8012b3e:	4632      	mov	r2, r6
 8012b40:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8012b44:	e9d7 4500 	ldrd	r4, r5, [r7]
 8012b48:	4620      	mov	r0, r4
 8012b4a:	4629      	mov	r1, r5
 8012b4c:	f7ed fb76 	bl	800023c <__adddf3>
 8012b50:	e9cd 0100 	strd	r0, r1, [sp]
 8012b54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b58:	4622      	mov	r2, r4
 8012b5a:	462b      	mov	r3, r5
 8012b5c:	f7ed fb6c 	bl	8000238 <__aeabi_dsub>
 8012b60:	e008      	b.n	8012b74 <rint+0xe4>
 8012b62:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8012b66:	dd08      	ble.n	8012b7a <rint+0xea>
 8012b68:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8012b6c:	d1c9      	bne.n	8012b02 <rint+0x72>
 8012b6e:	4602      	mov	r2, r0
 8012b70:	f7ed fb64 	bl	800023c <__adddf3>
 8012b74:	4604      	mov	r4, r0
 8012b76:	460d      	mov	r5, r1
 8012b78:	e7c3      	b.n	8012b02 <rint+0x72>
 8012b7a:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8012b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8012b82:	40ca      	lsrs	r2, r1
 8012b84:	4210      	tst	r0, r2
 8012b86:	d0bc      	beq.n	8012b02 <rint+0x72>
 8012b88:	0852      	lsrs	r2, r2, #1
 8012b8a:	4210      	tst	r0, r2
 8012b8c:	bf1f      	itttt	ne
 8012b8e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8012b92:	ea20 0202 	bicne.w	r2, r0, r2
 8012b96:	410e      	asrne	r6, r1
 8012b98:	4316      	orrne	r6, r2
 8012b9a:	e7cf      	b.n	8012b3c <rint+0xac>
 8012b9c:	08020b20 	.word	0x08020b20
 8012ba0:	000fffff 	.word	0x000fffff
 8012ba4:	00000000 	.word	0x00000000

08012ba8 <scalbn>:
 8012ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012baa:	4616      	mov	r6, r2
 8012bac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	460d      	mov	r5, r1
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	b982      	cbnz	r2, 8012bda <scalbn+0x32>
 8012bb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012bbc:	4303      	orrs	r3, r0
 8012bbe:	d034      	beq.n	8012c2a <scalbn+0x82>
 8012bc0:	4b2d      	ldr	r3, [pc, #180]	; (8012c78 <scalbn+0xd0>)
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	f7ed fcf0 	bl	80005a8 <__aeabi_dmul>
 8012bc8:	4b2c      	ldr	r3, [pc, #176]	; (8012c7c <scalbn+0xd4>)
 8012bca:	4604      	mov	r4, r0
 8012bcc:	429e      	cmp	r6, r3
 8012bce:	460d      	mov	r5, r1
 8012bd0:	da0d      	bge.n	8012bee <scalbn+0x46>
 8012bd2:	a325      	add	r3, pc, #148	; (adr r3, 8012c68 <scalbn+0xc0>)
 8012bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd8:	e01c      	b.n	8012c14 <scalbn+0x6c>
 8012bda:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8012bde:	42ba      	cmp	r2, r7
 8012be0:	d109      	bne.n	8012bf6 <scalbn+0x4e>
 8012be2:	4602      	mov	r2, r0
 8012be4:	f7ed fb2a 	bl	800023c <__adddf3>
 8012be8:	4604      	mov	r4, r0
 8012bea:	460d      	mov	r5, r1
 8012bec:	e01d      	b.n	8012c2a <scalbn+0x82>
 8012bee:	460b      	mov	r3, r1
 8012bf0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012bf4:	3a36      	subs	r2, #54	; 0x36
 8012bf6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012bfa:	4432      	add	r2, r6
 8012bfc:	428a      	cmp	r2, r1
 8012bfe:	dd0c      	ble.n	8012c1a <scalbn+0x72>
 8012c00:	4622      	mov	r2, r4
 8012c02:	462b      	mov	r3, r5
 8012c04:	a11a      	add	r1, pc, #104	; (adr r1, 8012c70 <scalbn+0xc8>)
 8012c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c0a:	f000 f83b 	bl	8012c84 <copysign>
 8012c0e:	a318      	add	r3, pc, #96	; (adr r3, 8012c70 <scalbn+0xc8>)
 8012c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c14:	f7ed fcc8 	bl	80005a8 <__aeabi_dmul>
 8012c18:	e7e6      	b.n	8012be8 <scalbn+0x40>
 8012c1a:	2a00      	cmp	r2, #0
 8012c1c:	dd08      	ble.n	8012c30 <scalbn+0x88>
 8012c1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012c22:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012c26:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012c2a:	4620      	mov	r0, r4
 8012c2c:	4629      	mov	r1, r5
 8012c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c30:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012c34:	da0b      	bge.n	8012c4e <scalbn+0xa6>
 8012c36:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012c3a:	429e      	cmp	r6, r3
 8012c3c:	4622      	mov	r2, r4
 8012c3e:	462b      	mov	r3, r5
 8012c40:	dce0      	bgt.n	8012c04 <scalbn+0x5c>
 8012c42:	a109      	add	r1, pc, #36	; (adr r1, 8012c68 <scalbn+0xc0>)
 8012c44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c48:	f000 f81c 	bl	8012c84 <copysign>
 8012c4c:	e7c1      	b.n	8012bd2 <scalbn+0x2a>
 8012c4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012c52:	3236      	adds	r2, #54	; 0x36
 8012c54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012c58:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	4629      	mov	r1, r5
 8012c60:	2200      	movs	r2, #0
 8012c62:	4b07      	ldr	r3, [pc, #28]	; (8012c80 <scalbn+0xd8>)
 8012c64:	e7d6      	b.n	8012c14 <scalbn+0x6c>
 8012c66:	bf00      	nop
 8012c68:	c2f8f359 	.word	0xc2f8f359
 8012c6c:	01a56e1f 	.word	0x01a56e1f
 8012c70:	8800759c 	.word	0x8800759c
 8012c74:	7e37e43c 	.word	0x7e37e43c
 8012c78:	43500000 	.word	0x43500000
 8012c7c:	ffff3cb0 	.word	0xffff3cb0
 8012c80:	3c900000 	.word	0x3c900000

08012c84 <copysign>:
 8012c84:	b530      	push	{r4, r5, lr}
 8012c86:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012c8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012c8e:	ea42 0503 	orr.w	r5, r2, r3
 8012c92:	4629      	mov	r1, r5
 8012c94:	bd30      	pop	{r4, r5, pc}
	...

08012c98 <_init>:
 8012c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c9a:	bf00      	nop
 8012c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c9e:	bc08      	pop	{r3}
 8012ca0:	469e      	mov	lr, r3
 8012ca2:	4770      	bx	lr

08012ca4 <_fini>:
 8012ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ca6:	bf00      	nop
 8012ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012caa:	bc08      	pop	{r3}
 8012cac:	469e      	mov	lr, r3
 8012cae:	4770      	bx	lr
