Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/otal19/Desktop/Elec 204 Lab1/Lab1/Lab1Sim_isim_beh.exe -prj C:/Users/otal19/Desktop/Elec 204 Lab1/Lab1/Lab1Sim_beh.prj work.Lab1Sim 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab1/Lab1/Lab1Code.vhd" into library work
Parsing VHDL file "C:/Users/otal19/Desktop/Elec 204 Lab1/Lab1/Lab1Sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Lab1Code [lab1code_default]
Compiling architecture behavior of entity lab1sim
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/otal19/Desktop/Elec 204 Lab1/Lab1/Lab1Sim_isim_beh.exe
Fuse Memory Usage: 29732 KB
Fuse CPU Usage: 577 ms
