
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidgen_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400df0 <.init>:
  400df0:	stp	x29, x30, [sp, #-16]!
  400df4:	mov	x29, sp
  400df8:	bl	401090 <ferror@plt+0x60>
  400dfc:	ldp	x29, x30, [sp], #16
  400e00:	ret

Disassembly of section .plt:

0000000000400e10 <uuid_generate_random@plt-0x20>:
  400e10:	stp	x16, x30, [sp, #-16]!
  400e14:	adrp	x16, 412000 <ferror@plt+0x10fd0>
  400e18:	ldr	x17, [x16, #4088]
  400e1c:	add	x16, x16, #0xff8
  400e20:	br	x17
  400e24:	nop
  400e28:	nop
  400e2c:	nop

0000000000400e30 <uuid_generate_random@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e34:	ldr	x17, [x16]
  400e38:	add	x16, x16, #0x0
  400e3c:	br	x17

0000000000400e40 <_exit@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e44:	ldr	x17, [x16, #8]
  400e48:	add	x16, x16, #0x8
  400e4c:	br	x17

0000000000400e50 <strlen@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e54:	ldr	x17, [x16, #16]
  400e58:	add	x16, x16, #0x10
  400e5c:	br	x17

0000000000400e60 <fputs@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e64:	ldr	x17, [x16, #24]
  400e68:	add	x16, x16, #0x18
  400e6c:	br	x17

0000000000400e70 <exit@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e74:	ldr	x17, [x16, #32]
  400e78:	add	x16, x16, #0x20
  400e7c:	br	x17

0000000000400e80 <dup@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e84:	ldr	x17, [x16, #40]
  400e88:	add	x16, x16, #0x28
  400e8c:	br	x17

0000000000400e90 <uuid_unparse@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400e94:	ldr	x17, [x16, #48]
  400e98:	add	x16, x16, #0x30
  400e9c:	br	x17

0000000000400ea0 <__cxa_atexit@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ea4:	ldr	x17, [x16, #56]
  400ea8:	add	x16, x16, #0x38
  400eac:	br	x17

0000000000400eb0 <uuid_generate_md5@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400eb4:	ldr	x17, [x16, #64]
  400eb8:	add	x16, x16, #0x40
  400ebc:	br	x17

0000000000400ec0 <fileno@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ec4:	ldr	x17, [x16, #72]
  400ec8:	add	x16, x16, #0x48
  400ecc:	br	x17

0000000000400ed0 <malloc@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ed4:	ldr	x17, [x16, #80]
  400ed8:	add	x16, x16, #0x50
  400edc:	br	x17

0000000000400ee0 <bindtextdomain@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ee4:	ldr	x17, [x16, #88]
  400ee8:	add	x16, x16, #0x58
  400eec:	br	x17

0000000000400ef0 <__libc_start_main@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ef4:	ldr	x17, [x16, #96]
  400ef8:	add	x16, x16, #0x60
  400efc:	br	x17

0000000000400f00 <uuid_generate_sha1@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f04:	ldr	x17, [x16, #104]
  400f08:	add	x16, x16, #0x68
  400f0c:	br	x17

0000000000400f10 <close@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f14:	ldr	x17, [x16, #112]
  400f18:	add	x16, x16, #0x70
  400f1c:	br	x17

0000000000400f20 <__gmon_start__@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f24:	ldr	x17, [x16, #120]
  400f28:	add	x16, x16, #0x78
  400f2c:	br	x17

0000000000400f30 <uuid_get_template@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f34:	ldr	x17, [x16, #128]
  400f38:	add	x16, x16, #0x80
  400f3c:	br	x17

0000000000400f40 <abort@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f44:	ldr	x17, [x16, #136]
  400f48:	add	x16, x16, #0x88
  400f4c:	br	x17

0000000000400f50 <textdomain@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f54:	ldr	x17, [x16, #144]
  400f58:	add	x16, x16, #0x90
  400f5c:	br	x17

0000000000400f60 <getopt_long@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f64:	ldr	x17, [x16, #152]
  400f68:	add	x16, x16, #0x98
  400f6c:	br	x17

0000000000400f70 <warn@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f74:	ldr	x17, [x16, #160]
  400f78:	add	x16, x16, #0xa0
  400f7c:	br	x17

0000000000400f80 <free@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f84:	ldr	x17, [x16, #168]
  400f88:	add	x16, x16, #0xa8
  400f8c:	br	x17

0000000000400f90 <uuid_generate@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400f94:	ldr	x17, [x16, #176]
  400f98:	add	x16, x16, #0xb0
  400f9c:	br	x17

0000000000400fa0 <fflush@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400fa4:	ldr	x17, [x16, #184]
  400fa8:	add	x16, x16, #0xb8
  400fac:	br	x17

0000000000400fb0 <warnx@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400fb4:	ldr	x17, [x16, #192]
  400fb8:	add	x16, x16, #0xc0
  400fbc:	br	x17

0000000000400fc0 <uuid_parse@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400fc4:	ldr	x17, [x16, #200]
  400fc8:	add	x16, x16, #0xc8
  400fcc:	br	x17

0000000000400fd0 <uuid_generate_time@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400fd4:	ldr	x17, [x16, #208]
  400fd8:	add	x16, x16, #0xd0
  400fdc:	br	x17

0000000000400fe0 <printf@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400fe4:	ldr	x17, [x16, #216]
  400fe8:	add	x16, x16, #0xd8
  400fec:	br	x17

0000000000400ff0 <__errno_location@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  400ff4:	ldr	x17, [x16, #224]
  400ff8:	add	x16, x16, #0xe0
  400ffc:	br	x17

0000000000401000 <gettext@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  401004:	ldr	x17, [x16, #232]
  401008:	add	x16, x16, #0xe8
  40100c:	br	x17

0000000000401010 <fprintf@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  401014:	ldr	x17, [x16, #240]
  401018:	add	x16, x16, #0xf0
  40101c:	br	x17

0000000000401020 <setlocale@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  401024:	ldr	x17, [x16, #248]
  401028:	add	x16, x16, #0xf8
  40102c:	br	x17

0000000000401030 <ferror@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11fd0>
  401034:	ldr	x17, [x16, #256]
  401038:	add	x16, x16, #0x100
  40103c:	br	x17

Disassembly of section .text:

0000000000401040 <.text>:
  401040:	mov	x29, #0x0                   	// #0
  401044:	mov	x30, #0x0                   	// #0
  401048:	mov	x5, x0
  40104c:	ldr	x1, [sp]
  401050:	add	x2, sp, #0x8
  401054:	mov	x6, sp
  401058:	movz	x0, #0x0, lsl #48
  40105c:	movk	x0, #0x0, lsl #32
  401060:	movk	x0, #0x40, lsl #16
  401064:	movk	x0, #0x114c
  401068:	movz	x3, #0x0, lsl #48
  40106c:	movk	x3, #0x0, lsl #32
  401070:	movk	x3, #0x40, lsl #16
  401074:	movk	x3, #0x1d10
  401078:	movz	x4, #0x0, lsl #48
  40107c:	movk	x4, #0x0, lsl #32
  401080:	movk	x4, #0x40, lsl #16
  401084:	movk	x4, #0x1d90
  401088:	bl	400ef0 <__libc_start_main@plt>
  40108c:	bl	400f40 <abort@plt>
  401090:	adrp	x0, 412000 <ferror@plt+0x10fd0>
  401094:	ldr	x0, [x0, #4064]
  401098:	cbz	x0, 4010a0 <ferror@plt+0x70>
  40109c:	b	400f20 <__gmon_start__@plt>
  4010a0:	ret
  4010a4:	nop
  4010a8:	adrp	x0, 413000 <ferror@plt+0x11fd0>
  4010ac:	add	x0, x0, #0x118
  4010b0:	adrp	x1, 413000 <ferror@plt+0x11fd0>
  4010b4:	add	x1, x1, #0x118
  4010b8:	cmp	x1, x0
  4010bc:	b.eq	4010d4 <ferror@plt+0xa4>  // b.none
  4010c0:	adrp	x1, 401000 <gettext@plt>
  4010c4:	ldr	x1, [x1, #3520]
  4010c8:	cbz	x1, 4010d4 <ferror@plt+0xa4>
  4010cc:	mov	x16, x1
  4010d0:	br	x16
  4010d4:	ret
  4010d8:	adrp	x0, 413000 <ferror@plt+0x11fd0>
  4010dc:	add	x0, x0, #0x118
  4010e0:	adrp	x1, 413000 <ferror@plt+0x11fd0>
  4010e4:	add	x1, x1, #0x118
  4010e8:	sub	x1, x1, x0
  4010ec:	lsr	x2, x1, #63
  4010f0:	add	x1, x2, x1, asr #3
  4010f4:	cmp	xzr, x1, asr #1
  4010f8:	asr	x1, x1, #1
  4010fc:	b.eq	401114 <ferror@plt+0xe4>  // b.none
  401100:	adrp	x2, 401000 <gettext@plt>
  401104:	ldr	x2, [x2, #3528]
  401108:	cbz	x2, 401114 <ferror@plt+0xe4>
  40110c:	mov	x16, x2
  401110:	br	x16
  401114:	ret
  401118:	stp	x29, x30, [sp, #-32]!
  40111c:	mov	x29, sp
  401120:	str	x19, [sp, #16]
  401124:	adrp	x19, 413000 <ferror@plt+0x11fd0>
  401128:	ldrb	w0, [x19, #312]
  40112c:	cbnz	w0, 40113c <ferror@plt+0x10c>
  401130:	bl	4010a8 <ferror@plt+0x78>
  401134:	mov	w0, #0x1                   	// #1
  401138:	strb	w0, [x19, #312]
  40113c:	ldr	x19, [sp, #16]
  401140:	ldp	x29, x30, [sp], #32
  401144:	ret
  401148:	b	4010d8 <ferror@plt+0xa8>
  40114c:	sub	sp, sp, #0x160
  401150:	stp	x29, x30, [sp, #320]
  401154:	str	x28, [sp, #336]
  401158:	add	x29, sp, #0x140
  40115c:	mov	x8, xzr
  401160:	mov	w9, #0x6                   	// #6
  401164:	adrp	x10, 402000 <ferror@plt+0xfd0>
  401168:	add	x10, x10, #0x153
  40116c:	adrp	x11, 401000 <gettext@plt>
  401170:	add	x11, x11, #0xff8
  401174:	adrp	x12, 402000 <ferror@plt+0xfd0>
  401178:	add	x12, x12, #0x3
  40117c:	adrp	x13, 413000 <ferror@plt+0x11fd0>
  401180:	add	x13, x13, #0x118
  401184:	adrp	x14, 413000 <ferror@plt+0x11fd0>
  401188:	add	x14, x14, #0x130
  40118c:	adrp	x15, 402000 <ferror@plt+0xfd0>
  401190:	add	x15, x15, #0x3f
  401194:	stur	wzr, [x29, #-4]
  401198:	stur	w0, [x29, #-8]
  40119c:	stur	x1, [x29, #-16]
  4011a0:	stur	wzr, [x29, #-24]
  4011a4:	stur	wzr, [x29, #-28]
  4011a8:	stur	x8, [x29, #-80]
  4011ac:	stur	x8, [x29, #-88]
  4011b0:	stur	xzr, [x29, #-96]
  4011b4:	mov	w0, w9
  4011b8:	mov	x1, x10
  4011bc:	stur	x11, [x29, #-144]
  4011c0:	stur	x12, [x29, #-152]
  4011c4:	str	x13, [sp, #160]
  4011c8:	str	x14, [sp, #152]
  4011cc:	str	x15, [sp, #144]
  4011d0:	bl	401020 <setlocale@plt>
  4011d4:	ldur	x8, [x29, #-144]
  4011d8:	mov	x0, x8
  4011dc:	ldur	x1, [x29, #-152]
  4011e0:	bl	400ee0 <bindtextdomain@plt>
  4011e4:	ldur	x8, [x29, #-144]
  4011e8:	mov	x0, x8
  4011ec:	bl	400f50 <textdomain@plt>
  4011f0:	bl	40170c <ferror@plt+0x6dc>
  4011f4:	ldur	w0, [x29, #-8]
  4011f8:	ldur	x1, [x29, #-16]
  4011fc:	adrp	x2, 402000 <ferror@plt+0xfd0>
  401200:	add	x2, x2, #0x15
  401204:	adrp	x3, 401000 <gettext@plt>
  401208:	add	x3, x3, #0xe90
  40120c:	mov	x8, xzr
  401210:	mov	x4, x8
  401214:	bl	400f60 <getopt_long@plt>
  401218:	stur	w0, [x29, #-20]
  40121c:	mov	w9, #0xffffffff            	// #-1
  401220:	cmp	w0, w9
  401224:	b.eq	401334 <ferror@plt+0x304>  // b.none
  401228:	ldur	w8, [x29, #-20]
  40122c:	subs	w8, w8, #0x4e
  401230:	mov	w9, w8
  401234:	ubfx	x9, x9, #0, #32
  401238:	cmp	x9, #0x2a
  40123c:	str	x9, [sp, #136]
  401240:	b.hi	4012f0 <ferror@plt+0x2c0>  // b.pmore
  401244:	adrp	x8, 401000 <gettext@plt>
  401248:	add	x8, x8, #0xde4
  40124c:	ldr	x11, [sp, #136]
  401250:	ldrsw	x10, [x8, x11, lsl #2]
  401254:	add	x9, x8, x10
  401258:	br	x9
  40125c:	mov	w8, #0x1                   	// #1
  401260:	stur	w8, [x29, #-24]
  401264:	b	401330 <ferror@plt+0x300>
  401268:	mov	w8, #0x4                   	// #4
  40126c:	stur	w8, [x29, #-24]
  401270:	b	401330 <ferror@plt+0x300>
  401274:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  401278:	add	x8, x8, #0x120
  40127c:	ldr	x8, [x8]
  401280:	stur	x8, [x29, #-80]
  401284:	b	401330 <ferror@plt+0x300>
  401288:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  40128c:	add	x8, x8, #0x120
  401290:	ldr	x8, [x8]
  401294:	stur	x8, [x29, #-88]
  401298:	b	401330 <ferror@plt+0x300>
  40129c:	mov	w8, #0x3                   	// #3
  4012a0:	stur	w8, [x29, #-24]
  4012a4:	b	401330 <ferror@plt+0x300>
  4012a8:	mov	w8, #0x5                   	// #5
  4012ac:	stur	w8, [x29, #-24]
  4012b0:	b	401330 <ferror@plt+0x300>
  4012b4:	mov	w8, #0x1                   	// #1
  4012b8:	stur	w8, [x29, #-28]
  4012bc:	b	401330 <ferror@plt+0x300>
  4012c0:	bl	401728 <ferror@plt+0x6f8>
  4012c4:	adrp	x0, 402000 <ferror@plt+0xfd0>
  4012c8:	add	x0, x0, #0x21
  4012cc:	bl	401000 <gettext@plt>
  4012d0:	ldr	x8, [sp, #152]
  4012d4:	ldr	x1, [x8]
  4012d8:	adrp	x2, 402000 <ferror@plt+0xfd0>
  4012dc:	add	x2, x2, #0x2d
  4012e0:	bl	400fe0 <printf@plt>
  4012e4:	mov	w9, wzr
  4012e8:	mov	w0, w9
  4012ec:	bl	400e70 <exit@plt>
  4012f0:	ldr	x8, [sp, #160]
  4012f4:	ldr	x0, [x8]
  4012f8:	ldr	x9, [sp, #144]
  4012fc:	str	x0, [sp, #128]
  401300:	mov	x0, x9
  401304:	bl	401000 <gettext@plt>
  401308:	ldr	x8, [sp, #152]
  40130c:	ldr	x2, [x8]
  401310:	ldr	x9, [sp, #128]
  401314:	str	x0, [sp, #120]
  401318:	mov	x0, x9
  40131c:	ldr	x1, [sp, #120]
  401320:	bl	401010 <fprintf@plt>
  401324:	mov	w10, #0x1                   	// #1
  401328:	mov	w0, w10
  40132c:	bl	400e70 <exit@plt>
  401330:	b	4011f4 <ferror@plt+0x1c4>
  401334:	ldur	x8, [x29, #-80]
  401338:	cbz	x8, 401418 <ferror@plt+0x3e8>
  40133c:	ldur	x8, [x29, #-88]
  401340:	cbnz	x8, 4013a0 <ferror@plt+0x370>
  401344:	ldr	x8, [sp, #160]
  401348:	ldr	x0, [x8]
  40134c:	ldr	x9, [sp, #152]
  401350:	ldr	x2, [x9]
  401354:	adrp	x1, 402000 <ferror@plt+0xfd0>
  401358:	add	x1, x1, #0x66
  40135c:	bl	401010 <fprintf@plt>
  401360:	ldr	x8, [sp, #160]
  401364:	ldr	x9, [x8]
  401368:	ldr	x10, [sp, #144]
  40136c:	mov	x0, x10
  401370:	str	x9, [sp, #112]
  401374:	bl	401000 <gettext@plt>
  401378:	ldr	x8, [sp, #152]
  40137c:	ldr	x2, [x8]
  401380:	ldr	x9, [sp, #112]
  401384:	str	x0, [sp, #104]
  401388:	mov	x0, x9
  40138c:	ldr	x1, [sp, #104]
  401390:	bl	401010 <fprintf@plt>
  401394:	mov	w11, #0x1                   	// #1
  401398:	mov	w0, w11
  40139c:	bl	400e70 <exit@plt>
  4013a0:	ldur	w8, [x29, #-24]
  4013a4:	cmp	w8, #0x3
  4013a8:	b.eq	401414 <ferror@plt+0x3e4>  // b.none
  4013ac:	ldur	w8, [x29, #-24]
  4013b0:	cmp	w8, #0x5
  4013b4:	b.eq	401414 <ferror@plt+0x3e4>  // b.none
  4013b8:	ldr	x8, [sp, #160]
  4013bc:	ldr	x0, [x8]
  4013c0:	ldr	x9, [sp, #152]
  4013c4:	ldr	x2, [x9]
  4013c8:	adrp	x1, 402000 <ferror@plt+0xfd0>
  4013cc:	add	x1, x1, #0x90
  4013d0:	bl	401010 <fprintf@plt>
  4013d4:	ldr	x8, [sp, #160]
  4013d8:	ldr	x9, [x8]
  4013dc:	ldr	x10, [sp, #144]
  4013e0:	mov	x0, x10
  4013e4:	str	x9, [sp, #96]
  4013e8:	bl	401000 <gettext@plt>
  4013ec:	ldr	x8, [sp, #152]
  4013f0:	ldr	x2, [x8]
  4013f4:	ldr	x9, [sp, #96]
  4013f8:	str	x0, [sp, #88]
  4013fc:	mov	x0, x9
  401400:	ldr	x1, [sp, #88]
  401404:	bl	401010 <fprintf@plt>
  401408:	mov	w11, #0x1                   	// #1
  40140c:	mov	w0, w11
  401410:	bl	400e70 <exit@plt>
  401414:	b	4014f0 <ferror@plt+0x4c0>
  401418:	ldur	x8, [x29, #-88]
  40141c:	cbz	x8, 40147c <ferror@plt+0x44c>
  401420:	ldr	x8, [sp, #160]
  401424:	ldr	x0, [x8]
  401428:	ldr	x9, [sp, #152]
  40142c:	ldr	x2, [x9]
  401430:	adrp	x1, 402000 <ferror@plt+0xfd0>
  401434:	add	x1, x1, #0xba
  401438:	bl	401010 <fprintf@plt>
  40143c:	ldr	x8, [sp, #160]
  401440:	ldr	x9, [x8]
  401444:	ldr	x10, [sp, #144]
  401448:	mov	x0, x10
  40144c:	str	x9, [sp, #80]
  401450:	bl	401000 <gettext@plt>
  401454:	ldr	x8, [sp, #152]
  401458:	ldr	x2, [x8]
  40145c:	ldr	x9, [sp, #80]
  401460:	str	x0, [sp, #72]
  401464:	mov	x0, x9
  401468:	ldr	x1, [sp, #72]
  40146c:	bl	401010 <fprintf@plt>
  401470:	mov	w11, #0x1                   	// #1
  401474:	mov	w0, w11
  401478:	bl	400e70 <exit@plt>
  40147c:	ldur	w8, [x29, #-24]
  401480:	cmp	w8, #0x3
  401484:	b.eq	401494 <ferror@plt+0x464>  // b.none
  401488:	ldur	w8, [x29, #-24]
  40148c:	cmp	w8, #0x5
  401490:	b.ne	4014f0 <ferror@plt+0x4c0>  // b.any
  401494:	ldr	x8, [sp, #160]
  401498:	ldr	x0, [x8]
  40149c:	ldr	x9, [sp, #152]
  4014a0:	ldr	x2, [x9]
  4014a4:	adrp	x1, 402000 <ferror@plt+0xfd0>
  4014a8:	add	x1, x1, #0xe4
  4014ac:	bl	401010 <fprintf@plt>
  4014b0:	ldr	x8, [sp, #160]
  4014b4:	ldr	x9, [x8]
  4014b8:	ldr	x10, [sp, #144]
  4014bc:	mov	x0, x10
  4014c0:	str	x9, [sp, #64]
  4014c4:	bl	401000 <gettext@plt>
  4014c8:	ldr	x8, [sp, #152]
  4014cc:	ldr	x2, [x8]
  4014d0:	ldr	x9, [sp, #64]
  4014d4:	str	x0, [sp, #56]
  4014d8:	mov	x0, x9
  4014dc:	ldr	x1, [sp, #56]
  4014e0:	bl	401010 <fprintf@plt>
  4014e4:	mov	w11, #0x1                   	// #1
  4014e8:	mov	w0, w11
  4014ec:	bl	400e70 <exit@plt>
  4014f0:	ldur	x8, [x29, #-88]
  4014f4:	cbz	x8, 40151c <ferror@plt+0x4ec>
  4014f8:	ldur	x0, [x29, #-88]
  4014fc:	bl	400e50 <strlen@plt>
  401500:	stur	x0, [x29, #-96]
  401504:	ldur	w8, [x29, #-28]
  401508:	cbz	w8, 40151c <ferror@plt+0x4ec>
  40150c:	ldur	x0, [x29, #-88]
  401510:	sub	x1, x29, #0x60
  401514:	bl	4019ac <ferror@plt+0x97c>
  401518:	stur	x0, [x29, #-88]
  40151c:	ldur	w8, [x29, #-24]
  401520:	subs	w8, w8, #0x1
  401524:	mov	w9, w8
  401528:	ubfx	x9, x9, #0, #32
  40152c:	cmp	x9, #0x4
  401530:	str	x9, [sp, #48]
  401534:	b.hi	4016b8 <ferror@plt+0x688>  // b.pmore
  401538:	adrp	x8, 401000 <gettext@plt>
  40153c:	add	x8, x8, #0xdd0
  401540:	ldr	x11, [sp, #48]
  401544:	ldrsw	x10, [x8, x11, lsl #2]
  401548:	add	x9, x8, x10
  40154c:	br	x9
  401550:	sub	x0, x29, #0x80
  401554:	bl	400fd0 <uuid_generate_time@plt>
  401558:	b	4016c0 <ferror@plt+0x690>
  40155c:	sub	x0, x29, #0x80
  401560:	bl	400e30 <uuid_generate_random@plt>
  401564:	b	4016c0 <ferror@plt+0x690>
  401568:	ldur	x8, [x29, #-80]
  40156c:	ldrsb	w9, [x8]
  401570:	cmp	w9, #0x40
  401574:	b.ne	40160c <ferror@plt+0x5dc>  // b.any
  401578:	ldur	x8, [x29, #-80]
  40157c:	ldrsb	w9, [x8, #1]
  401580:	cbz	w9, 40160c <ferror@plt+0x5dc>
  401584:	ldur	x8, [x29, #-80]
  401588:	add	x0, x8, #0x1
  40158c:	bl	400f30 <uuid_get_template@plt>
  401590:	stur	x0, [x29, #-136]
  401594:	ldur	x8, [x29, #-136]
  401598:	cbnz	x8, 4015fc <ferror@plt+0x5cc>
  40159c:	ldr	x8, [sp, #160]
  4015a0:	ldr	x0, [x8]
  4015a4:	ldr	x9, [sp, #152]
  4015a8:	ldr	x2, [x9]
  4015ac:	ldur	x3, [x29, #-80]
  4015b0:	adrp	x1, 402000 <ferror@plt+0xfd0>
  4015b4:	add	x1, x1, #0x10d
  4015b8:	bl	401010 <fprintf@plt>
  4015bc:	ldr	x8, [sp, #160]
  4015c0:	ldr	x9, [x8]
  4015c4:	ldr	x10, [sp, #144]
  4015c8:	mov	x0, x10
  4015cc:	str	x9, [sp, #40]
  4015d0:	bl	401000 <gettext@plt>
  4015d4:	ldr	x8, [sp, #152]
  4015d8:	ldr	x2, [x8]
  4015dc:	ldr	x9, [sp, #40]
  4015e0:	str	x0, [sp, #32]
  4015e4:	mov	x0, x9
  4015e8:	ldr	x1, [sp, #32]
  4015ec:	bl	401010 <fprintf@plt>
  4015f0:	mov	w11, #0x1                   	// #1
  4015f4:	mov	w0, w11
  4015f8:	bl	400e70 <exit@plt>
  4015fc:	ldur	x8, [x29, #-136]
  401600:	ldr	q0, [x8]
  401604:	stur	q0, [x29, #-112]
  401608:	b	40167c <ferror@plt+0x64c>
  40160c:	ldur	x0, [x29, #-80]
  401610:	sub	x1, x29, #0x70
  401614:	bl	400fc0 <uuid_parse@plt>
  401618:	cbz	w0, 40167c <ferror@plt+0x64c>
  40161c:	ldr	x8, [sp, #160]
  401620:	ldr	x0, [x8]
  401624:	ldr	x9, [sp, #152]
  401628:	ldr	x2, [x9]
  40162c:	ldur	x3, [x29, #-80]
  401630:	adrp	x1, 402000 <ferror@plt+0xfd0>
  401634:	add	x1, x1, #0x12f
  401638:	bl	401010 <fprintf@plt>
  40163c:	ldr	x8, [sp, #160]
  401640:	ldr	x9, [x8]
  401644:	ldr	x10, [sp, #144]
  401648:	mov	x0, x10
  40164c:	str	x9, [sp, #24]
  401650:	bl	401000 <gettext@plt>
  401654:	ldr	x8, [sp, #152]
  401658:	ldr	x2, [x8]
  40165c:	ldr	x9, [sp, #24]
  401660:	str	x0, [sp, #16]
  401664:	mov	x0, x9
  401668:	ldr	x1, [sp, #16]
  40166c:	bl	401010 <fprintf@plt>
  401670:	mov	w11, #0x1                   	// #1
  401674:	mov	w0, w11
  401678:	bl	400e70 <exit@plt>
  40167c:	ldur	w8, [x29, #-24]
  401680:	cmp	w8, #0x3
  401684:	b.ne	4016a0 <ferror@plt+0x670>  // b.any
  401688:	ldur	x2, [x29, #-88]
  40168c:	ldur	x3, [x29, #-96]
  401690:	sub	x0, x29, #0x80
  401694:	sub	x1, x29, #0x70
  401698:	bl	400eb0 <uuid_generate_md5@plt>
  40169c:	b	4016b4 <ferror@plt+0x684>
  4016a0:	ldur	x2, [x29, #-88]
  4016a4:	ldur	x3, [x29, #-96]
  4016a8:	sub	x0, x29, #0x80
  4016ac:	sub	x1, x29, #0x70
  4016b0:	bl	400f00 <uuid_generate_sha1@plt>
  4016b4:	b	4016c0 <ferror@plt+0x690>
  4016b8:	sub	x0, x29, #0x80
  4016bc:	bl	400f90 <uuid_generate@plt>
  4016c0:	sub	x0, x29, #0x80
  4016c4:	sub	x8, x29, #0x41
  4016c8:	mov	x1, x8
  4016cc:	str	x8, [sp, #8]
  4016d0:	bl	400e90 <uuid_unparse@plt>
  4016d4:	adrp	x0, 402000 <ferror@plt+0xfd0>
  4016d8:	add	x0, x0, #0x29
  4016dc:	ldr	x1, [sp, #8]
  4016e0:	bl	400fe0 <printf@plt>
  4016e4:	ldur	w9, [x29, #-28]
  4016e8:	cbz	w9, 4016f4 <ferror@plt+0x6c4>
  4016ec:	ldur	x0, [x29, #-88]
  4016f0:	bl	400f80 <free@plt>
  4016f4:	mov	w8, wzr
  4016f8:	mov	w0, w8
  4016fc:	ldr	x28, [sp, #336]
  401700:	ldp	x29, x30, [sp, #320]
  401704:	add	sp, sp, #0x160
  401708:	ret
  40170c:	stp	x29, x30, [sp, #-16]!
  401710:	mov	x29, sp
  401714:	adrp	x0, 401000 <gettext@plt>
  401718:	add	x0, x0, #0xbe0
  40171c:	bl	401d98 <ferror@plt+0xd68>
  401720:	ldp	x29, x30, [sp], #16
  401724:	ret
  401728:	sub	sp, sp, #0x100
  40172c:	stp	x29, x30, [sp, #208]
  401730:	str	x21, [sp, #224]
  401734:	stp	x20, x19, [sp, #240]
  401738:	add	x29, sp, #0xd0
  40173c:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  401740:	add	x8, x8, #0x128
  401744:	adrp	x0, 402000 <ferror@plt+0xfd0>
  401748:	add	x0, x0, #0x160
  40174c:	adrp	x9, 402000 <ferror@plt+0xfd0>
  401750:	add	x9, x9, #0x169
  401754:	adrp	x10, 413000 <ferror@plt+0x11fd0>
  401758:	add	x10, x10, #0x130
  40175c:	adrp	x11, 402000 <ferror@plt+0xfd0>
  401760:	add	x11, x11, #0x152
  401764:	adrp	x12, 402000 <ferror@plt+0xfd0>
  401768:	add	x12, x12, #0x178
  40176c:	adrp	x13, 402000 <ferror@plt+0xfd0>
  401770:	add	x13, x13, #0x192
  401774:	adrp	x14, 402000 <ferror@plt+0xfd0>
  401778:	add	x14, x14, #0x19d
  40177c:	adrp	x15, 402000 <ferror@plt+0xfd0>
  401780:	add	x15, x15, #0x1ce
  401784:	adrp	x16, 402000 <ferror@plt+0xfd0>
  401788:	add	x16, x16, #0x1fd
  40178c:	adrp	x17, 402000 <ferror@plt+0xfd0>
  401790:	add	x17, x17, #0x23e
  401794:	adrp	x18, 402000 <ferror@plt+0xfd0>
  401798:	add	x18, x18, #0x27c
  40179c:	adrp	x1, 402000 <ferror@plt+0xfd0>
  4017a0:	add	x1, x1, #0x2a4
  4017a4:	adrp	x2, 402000 <ferror@plt+0xfd0>
  4017a8:	add	x2, x2, #0x2cd
  4017ac:	adrp	x3, 402000 <ferror@plt+0xfd0>
  4017b0:	add	x3, x3, #0x31d
  4017b4:	adrp	x4, 402000 <ferror@plt+0xfd0>
  4017b8:	add	x4, x4, #0x33e
  4017bc:	adrp	x5, 402000 <ferror@plt+0xfd0>
  4017c0:	add	x5, x5, #0x300
  4017c4:	adrp	x6, 402000 <ferror@plt+0xfd0>
  4017c8:	add	x6, x6, #0x311
  4017cc:	adrp	x7, 402000 <ferror@plt+0xfd0>
  4017d0:	add	x7, x7, #0x32f
  4017d4:	adrp	x19, 402000 <ferror@plt+0xfd0>
  4017d8:	add	x19, x19, #0x34e
  4017dc:	adrp	x20, 402000 <ferror@plt+0xfd0>
  4017e0:	add	x20, x20, #0x369
  4017e4:	mov	w21, wzr
  4017e8:	ldr	x8, [x8]
  4017ec:	stur	x8, [x29, #-8]
  4017f0:	stur	x9, [x29, #-16]
  4017f4:	stur	x10, [x29, #-24]
  4017f8:	stur	x11, [x29, #-32]
  4017fc:	stur	x12, [x29, #-40]
  401800:	stur	x13, [x29, #-48]
  401804:	stur	x14, [x29, #-56]
  401808:	stur	x15, [x29, #-64]
  40180c:	stur	x16, [x29, #-72]
  401810:	stur	x17, [x29, #-80]
  401814:	stur	x18, [x29, #-88]
  401818:	stur	x1, [x29, #-96]
  40181c:	str	x2, [sp, #104]
  401820:	str	x3, [sp, #96]
  401824:	str	x4, [sp, #88]
  401828:	str	x5, [sp, #80]
  40182c:	str	x6, [sp, #72]
  401830:	str	x7, [sp, #64]
  401834:	str	x19, [sp, #56]
  401838:	str	x20, [sp, #48]
  40183c:	str	w21, [sp, #44]
  401840:	bl	401000 <gettext@plt>
  401844:	ldur	x1, [x29, #-8]
  401848:	bl	400e60 <fputs@plt>
  40184c:	ldur	x8, [x29, #-8]
  401850:	ldur	x9, [x29, #-16]
  401854:	mov	x0, x9
  401858:	str	x8, [sp, #32]
  40185c:	bl	401000 <gettext@plt>
  401860:	ldur	x8, [x29, #-24]
  401864:	ldr	x2, [x8]
  401868:	ldr	x9, [sp, #32]
  40186c:	str	x0, [sp, #24]
  401870:	mov	x0, x9
  401874:	ldr	x1, [sp, #24]
  401878:	bl	401010 <fprintf@plt>
  40187c:	ldur	x1, [x29, #-8]
  401880:	ldur	x8, [x29, #-32]
  401884:	mov	x0, x8
  401888:	bl	400e60 <fputs@plt>
  40188c:	ldur	x8, [x29, #-40]
  401890:	mov	x0, x8
  401894:	bl	401000 <gettext@plt>
  401898:	ldur	x1, [x29, #-8]
  40189c:	bl	400e60 <fputs@plt>
  4018a0:	ldur	x8, [x29, #-48]
  4018a4:	mov	x0, x8
  4018a8:	bl	401000 <gettext@plt>
  4018ac:	ldur	x1, [x29, #-8]
  4018b0:	bl	400e60 <fputs@plt>
  4018b4:	ldur	x8, [x29, #-56]
  4018b8:	mov	x0, x8
  4018bc:	bl	401000 <gettext@plt>
  4018c0:	ldur	x1, [x29, #-8]
  4018c4:	bl	400e60 <fputs@plt>
  4018c8:	ldur	x8, [x29, #-64]
  4018cc:	mov	x0, x8
  4018d0:	bl	401000 <gettext@plt>
  4018d4:	ldur	x1, [x29, #-8]
  4018d8:	bl	400e60 <fputs@plt>
  4018dc:	ldur	x8, [x29, #-72]
  4018e0:	mov	x0, x8
  4018e4:	bl	401000 <gettext@plt>
  4018e8:	ldur	x1, [x29, #-8]
  4018ec:	bl	400e60 <fputs@plt>
  4018f0:	ldur	x8, [x29, #-80]
  4018f4:	mov	x0, x8
  4018f8:	bl	401000 <gettext@plt>
  4018fc:	ldur	x1, [x29, #-8]
  401900:	bl	400e60 <fputs@plt>
  401904:	ldur	x8, [x29, #-88]
  401908:	mov	x0, x8
  40190c:	bl	401000 <gettext@plt>
  401910:	ldur	x1, [x29, #-8]
  401914:	bl	400e60 <fputs@plt>
  401918:	ldur	x8, [x29, #-96]
  40191c:	mov	x0, x8
  401920:	bl	401000 <gettext@plt>
  401924:	ldur	x1, [x29, #-8]
  401928:	bl	400e60 <fputs@plt>
  40192c:	ldr	x8, [sp, #104]
  401930:	mov	x0, x8
  401934:	bl	401000 <gettext@plt>
  401938:	ldur	x1, [x29, #-8]
  40193c:	bl	400e60 <fputs@plt>
  401940:	ldur	x1, [x29, #-8]
  401944:	ldur	x8, [x29, #-32]
  401948:	mov	x0, x8
  40194c:	bl	400e60 <fputs@plt>
  401950:	ldr	x8, [sp, #96]
  401954:	mov	x0, x8
  401958:	bl	401000 <gettext@plt>
  40195c:	ldr	x8, [sp, #88]
  401960:	str	x0, [sp, #16]
  401964:	mov	x0, x8
  401968:	bl	401000 <gettext@plt>
  40196c:	ldr	x8, [sp, #80]
  401970:	str	x0, [sp, #8]
  401974:	mov	x0, x8
  401978:	ldr	x1, [sp, #72]
  40197c:	ldr	x2, [sp, #16]
  401980:	ldr	x3, [sp, #64]
  401984:	ldr	x4, [sp, #8]
  401988:	bl	400fe0 <printf@plt>
  40198c:	ldr	x8, [sp, #56]
  401990:	mov	x0, x8
  401994:	bl	401000 <gettext@plt>
  401998:	ldr	x1, [sp, #48]
  40199c:	bl	400fe0 <printf@plt>
  4019a0:	ldr	w21, [sp, #44]
  4019a4:	mov	w0, w21
  4019a8:	bl	400e70 <exit@plt>
  4019ac:	sub	sp, sp, #0x60
  4019b0:	stp	x29, x30, [sp, #80]
  4019b4:	add	x29, sp, #0x50
  4019b8:	mov	x8, #0x2                   	// #2
  4019bc:	stur	x0, [x29, #-8]
  4019c0:	stur	x1, [x29, #-16]
  4019c4:	ldur	x9, [x29, #-16]
  4019c8:	ldr	x9, [x9]
  4019cc:	udiv	x10, x9, x8
  4019d0:	mul	x8, x10, x8
  4019d4:	subs	x8, x9, x8
  4019d8:	cbz	x8, 401a4c <ferror@plt+0xa1c>
  4019dc:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  4019e0:	add	x8, x8, #0x118
  4019e4:	ldr	x0, [x8]
  4019e8:	adrp	x9, 413000 <ferror@plt+0x11fd0>
  4019ec:	add	x9, x9, #0x130
  4019f0:	ldr	x2, [x9]
  4019f4:	adrp	x1, 402000 <ferror@plt+0xfd0>
  4019f8:	add	x1, x1, #0x374
  4019fc:	str	x8, [sp, #32]
  401a00:	str	x9, [sp, #24]
  401a04:	bl	401010 <fprintf@plt>
  401a08:	ldr	x8, [sp, #32]
  401a0c:	ldr	x9, [x8]
  401a10:	adrp	x10, 402000 <ferror@plt+0xfd0>
  401a14:	add	x10, x10, #0x3f
  401a18:	mov	x0, x10
  401a1c:	str	x9, [sp, #16]
  401a20:	bl	401000 <gettext@plt>
  401a24:	ldr	x8, [sp, #24]
  401a28:	ldr	x2, [x8]
  401a2c:	ldr	x9, [sp, #16]
  401a30:	str	x0, [sp, #8]
  401a34:	mov	x0, x9
  401a38:	ldr	x1, [sp, #8]
  401a3c:	bl	401010 <fprintf@plt>
  401a40:	mov	w11, #0x1                   	// #1
  401a44:	mov	w0, w11
  401a48:	bl	400e70 <exit@plt>
  401a4c:	ldur	x8, [x29, #-16]
  401a50:	ldr	x8, [x8]
  401a54:	mov	x9, #0x2                   	// #2
  401a58:	udiv	x8, x8, x9
  401a5c:	add	x0, x8, #0x1
  401a60:	bl	400ed0 <malloc@plt>
  401a64:	stur	x0, [x29, #-32]
  401a68:	stur	wzr, [x29, #-36]
  401a6c:	str	wzr, [sp, #40]
  401a70:	ldur	w8, [x29, #-36]
  401a74:	mov	w9, w8
  401a78:	ldur	x10, [x29, #-16]
  401a7c:	ldr	x10, [x10]
  401a80:	cmp	x9, x10
  401a84:	b.cs	401b94 <ferror@plt+0xb64>  // b.hs, b.nlast
  401a88:	ldur	x8, [x29, #-8]
  401a8c:	ldur	w9, [x29, #-36]
  401a90:	mov	w10, w9
  401a94:	add	x8, x8, x10
  401a98:	ldrb	w9, [x8]
  401a9c:	sturb	w9, [x29, #-17]
  401aa0:	ldursb	w9, [x29, #-17]
  401aa4:	mov	w11, #0x30                  	// #48
  401aa8:	cmp	w11, w9
  401aac:	b.gt	401ad4 <ferror@plt+0xaa4>
  401ab0:	ldursb	w8, [x29, #-17]
  401ab4:	cmp	w8, #0x39
  401ab8:	b.gt	401ad4 <ferror@plt+0xaa4>
  401abc:	ldursb	w8, [x29, #-17]
  401ac0:	subs	w8, w8, #0x30
  401ac4:	ldr	w9, [sp, #40]
  401ac8:	add	w8, w9, w8
  401acc:	str	w8, [sp, #40]
  401ad0:	b	401b30 <ferror@plt+0xb00>
  401ad4:	ldursb	w8, [x29, #-17]
  401ad8:	mov	w9, #0x61                  	// #97
  401adc:	cmp	w9, w8
  401ae0:	b.gt	401af0 <ferror@plt+0xac0>
  401ae4:	ldursb	w8, [x29, #-17]
  401ae8:	cmp	w8, #0x66
  401aec:	b.le	401b0c <ferror@plt+0xadc>
  401af0:	ldursb	w8, [x29, #-17]
  401af4:	mov	w9, #0x41                  	// #65
  401af8:	cmp	w9, w8
  401afc:	b.gt	401b2c <ferror@plt+0xafc>
  401b00:	ldursb	w8, [x29, #-17]
  401b04:	cmp	w8, #0x46
  401b08:	b.gt	401b2c <ferror@plt+0xafc>
  401b0c:	ldursb	w8, [x29, #-17]
  401b10:	subs	w8, w8, #0x41
  401b14:	add	w8, w8, #0xa
  401b18:	and	w8, w8, #0xf
  401b1c:	ldr	w9, [sp, #40]
  401b20:	add	w8, w9, w8
  401b24:	str	w8, [sp, #40]
  401b28:	b	401b30 <ferror@plt+0xb00>
  401b2c:	b	4019dc <ferror@plt+0x9ac>
  401b30:	ldur	w8, [x29, #-36]
  401b34:	mov	w9, #0x2                   	// #2
  401b38:	udiv	w10, w8, w9
  401b3c:	mul	w9, w10, w9
  401b40:	subs	w8, w8, w9
  401b44:	cbnz	w8, 401b5c <ferror@plt+0xb2c>
  401b48:	ldr	w8, [sp, #40]
  401b4c:	mov	w9, #0x10                  	// #16
  401b50:	mul	w8, w8, w9
  401b54:	str	w8, [sp, #40]
  401b58:	b	401b84 <ferror@plt+0xb54>
  401b5c:	ldr	w8, [sp, #40]
  401b60:	ldur	x9, [x29, #-32]
  401b64:	ldur	w10, [x29, #-36]
  401b68:	mov	w11, #0x2                   	// #2
  401b6c:	udiv	w10, w10, w11
  401b70:	mov	w12, w10
  401b74:	ubfx	x12, x12, #0, #32
  401b78:	add	x9, x9, x12
  401b7c:	strb	w8, [x9]
  401b80:	str	wzr, [sp, #40]
  401b84:	ldur	w8, [x29, #-36]
  401b88:	add	w8, w8, #0x1
  401b8c:	stur	w8, [x29, #-36]
  401b90:	b	401a70 <ferror@plt+0xa40>
  401b94:	ldur	x8, [x29, #-32]
  401b98:	ldur	w9, [x29, #-36]
  401b9c:	mov	w10, #0x2                   	// #2
  401ba0:	udiv	w9, w9, w10
  401ba4:	mov	w11, w9
  401ba8:	ubfx	x11, x11, #0, #32
  401bac:	add	x8, x8, x11
  401bb0:	mov	w9, #0x0                   	// #0
  401bb4:	strb	w9, [x8]
  401bb8:	ldur	w9, [x29, #-36]
  401bbc:	udiv	w9, w9, w10
  401bc0:	mov	w8, w9
  401bc4:	ubfx	x8, x8, #0, #32
  401bc8:	ldur	x11, [x29, #-16]
  401bcc:	str	x8, [x11]
  401bd0:	ldur	x0, [x29, #-32]
  401bd4:	ldp	x29, x30, [sp, #80]
  401bd8:	add	sp, sp, #0x60
  401bdc:	ret
  401be0:	stp	x29, x30, [sp, #-16]!
  401be4:	mov	x29, sp
  401be8:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  401bec:	add	x8, x8, #0x128
  401bf0:	ldr	x0, [x8]
  401bf4:	bl	401c68 <ferror@plt+0xc38>
  401bf8:	cbz	w0, 401c44 <ferror@plt+0xc14>
  401bfc:	bl	400ff0 <__errno_location@plt>
  401c00:	ldr	w8, [x0]
  401c04:	cmp	w8, #0x20
  401c08:	b.eq	401c44 <ferror@plt+0xc14>  // b.none
  401c0c:	bl	400ff0 <__errno_location@plt>
  401c10:	ldr	w8, [x0]
  401c14:	cbz	w8, 401c2c <ferror@plt+0xbfc>
  401c18:	adrp	x0, 402000 <ferror@plt+0xfd0>
  401c1c:	add	x0, x0, #0x154
  401c20:	bl	401000 <gettext@plt>
  401c24:	bl	400f70 <warn@plt>
  401c28:	b	401c3c <ferror@plt+0xc0c>
  401c2c:	adrp	x0, 402000 <ferror@plt+0xfd0>
  401c30:	add	x0, x0, #0x154
  401c34:	bl	401000 <gettext@plt>
  401c38:	bl	400fb0 <warnx@plt>
  401c3c:	mov	w0, #0x1                   	// #1
  401c40:	bl	400e40 <_exit@plt>
  401c44:	adrp	x8, 413000 <ferror@plt+0x11fd0>
  401c48:	add	x8, x8, #0x118
  401c4c:	ldr	x0, [x8]
  401c50:	bl	401c68 <ferror@plt+0xc38>
  401c54:	cbz	w0, 401c60 <ferror@plt+0xc30>
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	bl	400e40 <_exit@plt>
  401c60:	ldp	x29, x30, [sp], #16
  401c64:	ret
  401c68:	sub	sp, sp, #0x30
  401c6c:	stp	x29, x30, [sp, #32]
  401c70:	add	x29, sp, #0x20
  401c74:	str	x0, [sp, #16]
  401c78:	bl	400ff0 <__errno_location@plt>
  401c7c:	str	wzr, [x0]
  401c80:	ldr	x0, [sp, #16]
  401c84:	bl	401030 <ferror@plt>
  401c88:	cbnz	w0, 401c98 <ferror@plt+0xc68>
  401c8c:	ldr	x0, [sp, #16]
  401c90:	bl	400fa0 <fflush@plt>
  401c94:	cbz	w0, 401c9c <ferror@plt+0xc6c>
  401c98:	b	401ce4 <ferror@plt+0xcb4>
  401c9c:	ldr	x0, [sp, #16]
  401ca0:	bl	400ec0 <fileno@plt>
  401ca4:	str	w0, [sp, #12]
  401ca8:	cmp	w0, #0x0
  401cac:	cset	w8, lt  // lt = tstop
  401cb0:	tbnz	w8, #0, 401cd8 <ferror@plt+0xca8>
  401cb4:	ldr	w0, [sp, #12]
  401cb8:	bl	400e80 <dup@plt>
  401cbc:	str	w0, [sp, #12]
  401cc0:	cmp	w0, #0x0
  401cc4:	cset	w8, lt  // lt = tstop
  401cc8:	tbnz	w8, #0, 401cd8 <ferror@plt+0xca8>
  401ccc:	ldr	w0, [sp, #12]
  401cd0:	bl	400f10 <close@plt>
  401cd4:	cbz	w0, 401cdc <ferror@plt+0xcac>
  401cd8:	b	401ce4 <ferror@plt+0xcb4>
  401cdc:	stur	wzr, [x29, #-4]
  401ce0:	b	401d00 <ferror@plt+0xcd0>
  401ce4:	bl	400ff0 <__errno_location@plt>
  401ce8:	ldr	w8, [x0]
  401cec:	mov	w9, #0xffffffff            	// #-1
  401cf0:	mov	w10, wzr
  401cf4:	cmp	w8, #0x9
  401cf8:	csel	w8, w10, w9, eq  // eq = none
  401cfc:	stur	w8, [x29, #-4]
  401d00:	ldur	w0, [x29, #-4]
  401d04:	ldp	x29, x30, [sp, #32]
  401d08:	add	sp, sp, #0x30
  401d0c:	ret
  401d10:	stp	x29, x30, [sp, #-64]!
  401d14:	mov	x29, sp
  401d18:	stp	x19, x20, [sp, #16]
  401d1c:	adrp	x20, 412000 <ferror@plt+0x10fd0>
  401d20:	add	x20, x20, #0xde0
  401d24:	stp	x21, x22, [sp, #32]
  401d28:	adrp	x21, 412000 <ferror@plt+0x10fd0>
  401d2c:	add	x21, x21, #0xdd8
  401d30:	sub	x20, x20, x21
  401d34:	mov	w22, w0
  401d38:	stp	x23, x24, [sp, #48]
  401d3c:	mov	x23, x1
  401d40:	mov	x24, x2
  401d44:	bl	400df0 <uuid_generate_random@plt-0x40>
  401d48:	cmp	xzr, x20, asr #3
  401d4c:	b.eq	401d78 <ferror@plt+0xd48>  // b.none
  401d50:	asr	x20, x20, #3
  401d54:	mov	x19, #0x0                   	// #0
  401d58:	ldr	x3, [x21, x19, lsl #3]
  401d5c:	mov	x2, x24
  401d60:	add	x19, x19, #0x1
  401d64:	mov	x1, x23
  401d68:	mov	w0, w22
  401d6c:	blr	x3
  401d70:	cmp	x20, x19
  401d74:	b.ne	401d58 <ferror@plt+0xd28>  // b.any
  401d78:	ldp	x19, x20, [sp, #16]
  401d7c:	ldp	x21, x22, [sp, #32]
  401d80:	ldp	x23, x24, [sp, #48]
  401d84:	ldp	x29, x30, [sp], #64
  401d88:	ret
  401d8c:	nop
  401d90:	ret
  401d94:	nop
  401d98:	adrp	x2, 413000 <ferror@plt+0x11fd0>
  401d9c:	mov	x1, #0x0                   	// #0
  401da0:	ldr	x2, [x2, #272]
  401da4:	b	400ea0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401da8 <.fini>:
  401da8:	stp	x29, x30, [sp, #-16]!
  401dac:	mov	x29, sp
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
