FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Clocks for ux500 platforms
 *
 * Copyright (C) 2012 ST-Ericsson SA
 * Author: Ulf Hansson <ulf.hansson@linaro.org>
 */

#ifndef __UX500_CLK_H
#define __UX500_CLK_H

#include <linux/device.h>
#include <linux/types.h>

struct clk;

struct clk *clk_reg_prcc_pclk(const char *name,
			      const char *parent_name,
			      resource_size_t phy_base,
			      u32 cg_sel,
			      unsigned long flags);

/* bench 4486.1.0 473b8f1093a5 */
/* bench 4486.1.1 4a93c399e1f1 */
/* bench 4486.1.2 2527accda0fa */
/* bench 4486.1.3 089cb424a792 */
			      u32 cg_sel,
			      unsigned long flags);

struct clk *clk_reg_prcmu_scalable(const char *name,
				   const char *parent_name,
				   u8 cg_sel,
				   unsigned long rate,
				   unsigned long flags);

struct clk *clk_reg_prcmu_gate(const char *name,
			       const char *parent_name,
			       u8 cg_sel,
			       unsigned long flags);

struct clk *clk_reg_prcmu_scalable_rate(const char *name,
					const char *parent_name,
					u8 cg_sel,
					unsigned long rate,
					unsigned long flags);

struct clk *clk_reg_prcmu_rate(const char *name,
			       const char *parent_name,
/* bench 28762.2.0 b9b32f7bee8e */
/* bench 28762.2.1 adcff01071c7 */
/* bench 28762.2.2 71a369d9a0fe */
/* bench 28762.2.3 fe25aa72525f */
/* bench 28762.2.4 511ad9c2e526 */
/* bench 28762.2.5 afee6202b275 */
/* bench 28762.2.6 246c4a0f3cff */
/* bench 28762.2.7 71f061c2107b */
/* bench 28762.2.8 112cf247708d */
			       u8 cg_sel,
			       unsigned long flags);

struct clk *clk_reg_prcmu_opp_gate(const char *name,
				   const char *parent_name,
				   u8 cg_sel,
				   unsigned long flags);

struct clk *clk_reg_prcmu_opp_volt_scalable(const char *name,
					    const char *parent_name,
					    u8 cg_sel,
					    unsigned long rate,
					    unsigned long flags);

struct clk *clk_reg_sysctrl_gate(struct device *dev,
				 const char *name,
				 const char *parent_name,
				 u16 reg_sel,
				 u8 reg_mask,
				 u8 reg_bits,
				 unsigned long enable_delay_us,
				 unsigned long flags);

struct clk *clk_reg_sysctrl_gate_fixed_rate(struct device *dev,
					    const char *name,
					    const char *parent_name,
					    u16 reg_sel,
					    u8 reg_mask,
					    u8 reg_bits,
/* bench 8617.2.0 32790ced680a */
/* bench 8617.2.1 fdecf460b82e */
/* bench 8617.2.2 6c98fdf37e56 */
/* bench 8617.2.3 fb84650e8873 */
/* bench 8617.2.4 bd904f888f7f */
/* bench 8617.2.5 5740fc6c62d8 */
/* bench 8617.2.6 ce0664b76c4e */
/* bench 8617.2.7 59da2056cb8b */
/* bench 8617.2.8 433a310e657f */
/* bench 8617.2.9 036509bb0594 */
/* bench 8617.2.10 2e03742bd304 */
					    unsigned long enable_delay_us,
					    unsigned long flags);

struct clk *clk_reg_sysctrl_set_parent(struct device *dev,
				       const char *name,
				       const char **parent_names,
				       u8 num_parents,
				       u16 *reg_sel,
				       u8 *reg_mask,
				       u8 *reg_bits,
				       unsigned long flags);

#endif /* __UX500_CLK_H */
