INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2_8reg/lab_4_2_8reg.srcs/sources_1/new/d_reg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2_8reg/lab_4_2_8reg.srcs/sources_1/new/d_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado/lab_4_2_8reg/lab_4_2_8reg.srcs/sources_1/new/d_register.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2_8reg/lab_4_2_8reg.srcs/sim_1/new/d_reg8_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg8_tst
