<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 05 16:43:00 2021

C:/lscc/diamond/3.11_x64/ispfpga\bin\nt64\par -f Ext10GenDvi_A.p2t
Ext10GenDvi_A_map.ncd Ext10GenDvi_A.dir Ext10GenDvi_A.prf -gui -msgset
C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml


Preference file: Ext10GenDvi_A.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            3.554        0            0.203        0            02:49        Completed
* : Design saved.

Total (real) run time for 1-seed: 2 mins 50 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;Ext10GenDvi_A_map.ncd&quot;
Tue Jan 05 16:43:00 2021


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Ext10GenDvi_A_map.ncd Ext10GenDvi_A.dir/5_1.ncd Ext10GenDvi_A.prf
Preference file: Ext10GenDvi_A.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Ext10GenDvi_A_map.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application par from file &apos;ep5c97x146.nph&apos; in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      34/524           6% used
                     34/380           8% bonded
   IOLOGIC           31/520           5% used

   SLICE           1764/33264         5% used

   GSR                1/1           100% used
   EBR                8/240           3% used
   PLL                1/10           10% used


Set delay estimator push_ratio: 95
Number of Signals: 4219
Number of Connections: 13322

Pin Constraint Summary:
   30 out of 34 pins locked (88% locked).

The following 2 signals are selected to use the primary clock routing resources:
    Clk100 (driver: uPll/PLLInst_0, clk load #: 159)
    Clk50 (driver: uPll/PLLInst_0, clk load #: 505)


The following 3 signals are selected to use the secondary clock routing resources:
    uSeq.lSRst_iso (driver: uSeq/SLICE_905, clk load #: 0, sr load #: 199, ce load #: 0)
    N_22_i (driver: uForth/SLICE_1269, clk load #: 0, sr load #: 0, ce load #: 25)
    uForth/cpu1/tload_1 (driver: uForth/cpu1/SLICE_1097, clk load #: 0, sr load #: 0, ce load #: 22)

Signal SRst is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 28 secs 

.   
Starting Placer Phase 1.
........................
Placer score = 1164262.
Finished Placer Phase 1.  REAL time: 1 mins 18 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 1 mins 24 secs 
.   
..  ..
.   
Placer score =  3549120
Finished Placer Phase 2.  REAL time: 1 mins 27 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 1 out of 10 (10%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY &quot;Clk100&quot; from CLKOP on comp &quot;uPll/PLLInst_0&quot; on PLL site &quot;PLL_R79C142&quot;, clk load = 159
  PRIMARY &quot;Clk50&quot; from CLKOK on comp &quot;uPll/PLLInst_0&quot; on PLL site &quot;PLL_R79C142&quot;, clk load = 505
  SECONDARY &quot;uSeq.lSRst_iso&quot; from Q0 on comp &quot;uSeq/SLICE_905&quot; on site &quot;R2C75B&quot;, clk load = 0, ce load = 0, sr load = 199
  SECONDARY &quot;N_22_i&quot; from F0 on comp &quot;uForth/SLICE_1269&quot; on site &quot;R45C145A&quot;, clk load = 0, ce load = 25, sr load = 0
  SECONDARY &quot;uForth/cpu1/tload_1&quot; from F1 on comp &quot;uForth/cpu1/SLICE_1097&quot; on site &quot;R45C144A&quot;, clk load = 0, ce load = 22, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
     DCC   : 2 out of 6 (33%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.




I/O Usage Summary (final):
   34 out of 524 (6.5%) PIO sites used.
   34 out of 380 (8.9%) bonded PIO sites used.
   Number of PIO comps: 34; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 60  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   1 / 48  (  2%) | 3.3V  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |  19 / 71  ( 26%) | 3.3V  |    OFF / OFF    |               
    6     |  14 / 79  ( 17%) | 3.3V  |    OFF / OFF    |               
    7     |   0 / 56  (  0%) |  OFF  |    OFF / OFF    |               
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 23 secs 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.

0 connections routed; 13322 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 2 mins 15 secs 

Start NBR router at 16:45:15 01/05/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:45:16 01/05/21

Start NBR section for initial routing at 16:45:17 01/05/21
Level 1, iteration 1
0(0.00%) conflict; 10627(79.77%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.404ns/0.000ns; real time: 2 mins 18 secs 
Level 2, iteration 1
0(0.00%) conflict; 10626(79.76%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.426ns/0.000ns; real time: 2 mins 19 secs 
Level 3, iteration 1
2(0.00%) conflicts; 10579(79.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.386ns/0.000ns; real time: 2 mins 19 secs 
Level 4, iteration 1
652(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.462ns/0.000ns; real time: 2 mins 26 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:45:26 01/05/21
Level 1, iteration 1
1(0.00%) conflict; 1028(7.72%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.462ns/0.000ns; real time: 2 mins 27 secs 
Level 4, iteration 1
413(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.118ns/0.000ns; real time: 2 mins 29 secs 
Level 4, iteration 2
180(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.974ns/0.000ns; real time: 2 mins 30 secs 
Level 4, iteration 3
71(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 31 secs 
Level 4, iteration 4
22(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 32 secs 
Level 4, iteration 5
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 32 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 32 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 33 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:45:33 01/05/21

Start NBR section for re-routing at 16:45:37 01/05/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.554ns/0.000ns; real time: 2 mins 37 secs 

Start NBR section for post-routing at 16:45:37 01/05/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 3.554ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 2 mins 38 secs 
Total REAL time: 2 mins 46 secs 
Completely routed.
End of route.  13322 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 3.554
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.203
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 42 secs 
Total REAL time to completion: 2 mins 50 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
