
---------- Begin Simulation Statistics ----------
final_tick                               13761358794738                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93018                       # Simulator instruction rate (inst/s)
host_mem_usage                               17208452                       # Number of bytes of host memory used
host_op_rate                                   160326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4445.92                       # Real time elapsed on the host
host_tick_rate                                9515757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   413551032                       # Number of instructions simulated
sim_ops                                     712794130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042306                       # Number of seconds simulated
sim_ticks                                 42306256728                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2746392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5493356                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          231                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1700185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3388560                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          239                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 69                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                37                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    1      3.70%      3.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     59.26%     62.96% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        7     25.93%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      3.70%     92.59% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      7.41%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       558505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1116938                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          796                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     24.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81754                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     72.41%     72.41% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     24.14%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2782046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        5585491                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2247107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4573928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2791801                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1321319                       # number of cc regfile writes
system.switch_cpus0.committedInsts           77678570                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             85395826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.635532                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.635532                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        142682523                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        64374726                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   9413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1685                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          492817                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.803086                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            50138885                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9556498                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26032334                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     24006134                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9571132                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     85474268                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     40582387                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          834                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    102028753                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        219189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     21798129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2004                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     22052782                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        117619757                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             85434705                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534321                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         62846719                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.672472                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              85435180                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       111188796                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11011231                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.611422                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.611422                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12415601     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           14      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24292761     23.81%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       479412      0.47%     36.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14702128     14.41%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13731262     13.46%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26851892     26.32%     90.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      9556509      9.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     102029587                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       92209465                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    175444027                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     73931013                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     74014561                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11561013                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113310                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         156204      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      1864656     16.13%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1554463     13.45%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2585839     22.37%     53.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      4733743     40.95%     94.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       666108      5.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      21381135                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    167213192                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     11503692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     11538751                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          85474268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        102029587                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        78390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          661                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       132534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    127036371                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.803153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    103941231     81.82%     81.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2474389      1.95%     83.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2507456      1.97%     85.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2068432      1.63%     87.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5527355      4.35%     91.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3503662      2.76%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2687320      2.12%     96.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2028868      1.60%     98.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2297658      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    127036371                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.803093                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       815641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       227379                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     24006134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9571132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       52722874                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               127045784                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         77803752                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        31609445                       # number of cc regfile writes
system.switch_cpus1.committedInsts           51431198                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             88634533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.470209                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.470209                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  16036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1205193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        20573177                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.112641                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            35108245                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7316877                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       70791165                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     31891111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        43131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8240094                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    161182002                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     27791368                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3629769                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    141356306                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        158852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      5994549                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1165494                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6292136                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2925                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       659062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       546131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        147636199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            139657896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655345                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         96752612                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.099272                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             140612628                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       202478603                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      113538680                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.404824                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404824                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        59930      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107778829     74.34%     74.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       147160      0.10%     74.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       372070      0.26%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     29017331     20.01%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7610755      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144986075                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2804761                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019345                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2464959     87.88%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        313760     11.19%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26042      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     147730906                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    420342384                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139657896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    233732138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         161182002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        144986075                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     72547370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       535725                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     77219212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    127029748                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.141355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.321823                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     96057717     75.62%     75.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4725258      3.72%     79.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3157724      2.49%     81.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2155340      1.70%     83.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3210364      2.53%     86.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4168992      3.28%     89.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5042559      3.97%     93.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4556773      3.59%     96.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3955021      3.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    127029748                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.141211                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2991261                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       970803                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     31891111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8240094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       76148644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               127045784                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9303349                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         8825395                       # number of cc regfile writes
system.switch_cpus2.committedInsts           34441207                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             60472987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.688773                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.688773                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         62557200                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        47304797                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 332498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        24874                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1628118                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.498629                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            17535761                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2849157                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10410748                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     14606312                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        22634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3069570                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63760170                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     14686604                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        80385                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63348691                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8447650                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         50306                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8484772                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          575                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        23873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         62629584                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             62914598                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.659678                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         41315378                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.495212                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63140052                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        46826923                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11114416                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.271093                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.271093                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       235037      0.37%      0.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     16286702     25.68%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1014      0.00%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     26.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12837976     20.24%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     46.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        17063      0.03%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     46.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      7503099     11.83%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       794693      1.25%     59.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      8189116     12.91%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1730467      2.73%     75.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       271966      0.43%     75.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     12983308     20.47%     95.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2578227      4.06%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63429081                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       50555639                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    100720523                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     49855679                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     52286201                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             505867                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007975                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          14970      2.96%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         6510      1.29%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          1872      0.37%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42218      8.35%     12.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          249      0.05%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       129000     25.50%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     38.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44187      8.73%     47.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42856      8.47%     55.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       195242     38.60%     94.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28763      5.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      13144272                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    153372791                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13058919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     14761562                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63741375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63429081                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3287055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16004                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1920291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126713286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.500572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.654994                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    113017967     89.19%     89.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2125779      1.68%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1616843      1.28%     92.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1321315      1.04%     93.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1466125      1.16%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1569449      1.24%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1548202      1.22%     96.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1276134      1.01%     97.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2771472      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126713286                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.499262                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1252417                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1380008                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     14606312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3069570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       20785183                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               127045784                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259355828                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245127108                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.508183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.508183                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58184                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 807538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281322                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989358                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.327904                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144444141                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39859942                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13084893                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112097989                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137608                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589984142                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104584199                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034769                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549841963                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            33                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         7411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900265                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         7454                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46223                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633727073                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547004203                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652252                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413349894                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.305568                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548961984                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796819290                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461882156                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.967795                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.967795                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087677      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403182702     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4090962      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106632639     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542078      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58288      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555876740                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169150                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285973                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116240                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120810                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19469668                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035025                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14323755     73.57%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4196727     21.56%     95.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       896828      4.61%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22792      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29566      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574089581                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258821749                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546887963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701601599                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589984142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555876740                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111693382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646336                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144142865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126238246                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403394                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767763                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24299870     19.25%     19.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018198      3.18%     22.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5451301      4.32%     26.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8826634      6.99%     33.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12306387      9.75%     43.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14221655     11.27%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21674753     17.17%     71.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19421887     15.39%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16017561     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126238246                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.375405                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19248116                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     12007964                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112097989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137608                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254190061                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               127045784                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     21938517                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        21938517                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     22801807                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22801807                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2351783                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2351784                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      7762450                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7762451                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 150588028731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 150588028731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 150588028731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 150588028731                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     24290300                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24290301                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     30564257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     30564258                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.253971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253972                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 64031.430081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64031.402855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 19399.548948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19399.546449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     49091263                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1367049                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    35.910390                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2746388                       # number of writebacks
system.cpu0.dcache.writebacks::total          2746388                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2251596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2251596                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2251596                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2251596                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       100187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       100187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2746916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2746916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9606266450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9606266450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 504145729286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 504145729286                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089873                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089873                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 95883.362612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95883.362612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 183531.542022                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 183531.542022                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2746388                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     12685621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12685621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2049627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2049628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 136530550782                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 136530550782                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     14735248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14735249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 66612.388880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66612.356380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2041185                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2041185                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         8442                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8442                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1598109624                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1598109624                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 189304.622601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 189304.622601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      9252896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9252896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       302156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       302156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  14057477949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14057477949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9555052                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9555052                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 46523.908011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46523.908011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       210411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       210411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        91745                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        91745                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8008156826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8008156826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 87287.120017                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87287.120017                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       863290                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       863290                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5410667                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5410667                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6273957                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6273957                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862401                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862401                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2646729                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2646729                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 494539462836                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 494539462836                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 186849.300716                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 186849.300716                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.915888                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25548711                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2746900                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.300925                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.009961                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.905927                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000019                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999816                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        247260964                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       247260964                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      6775383                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6775410                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      6775383                       # number of overall hits
system.cpu0.icache.overall_hits::total        6775410                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5618376                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5618376                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5618376                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5618376                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      6775435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6775464                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      6775435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6775464                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 108045.692308                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       104044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 108045.692308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       104044                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5301027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5301027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5301027                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5301027                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 108184.224490                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 108184.224490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 108184.224490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 108184.224490                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      6775383                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6775410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5618376                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5618376                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      6775435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6775464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 108045.692308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       104044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5301027                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5301027                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 108184.224490                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 108184.224490                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.995879                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6775461                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         132852.176471                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.995879                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         54203763                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        54203763                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2655210                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3576195                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       831751                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         91741                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        91741                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2655223                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8240209                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8240311                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    351570432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           351573696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1661558                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              106339712                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4408526                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000052                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007238                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4408295     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 231      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4408526                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3658380957                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2744153433                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1081467                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1081467                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1081467                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1081467                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1665445                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1665497                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1665445                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1665497                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      5268393                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 496882062891                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 496887331284                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      5268393                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 496882062891                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 496887331284                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2746912                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2746964                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2746912                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2746964                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606297                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606305                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606297                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606305                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 107518.224490                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 298347.926765                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 298341.775028                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 107518.224490                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 298347.926765                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 298341.775028                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1661558                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1661558                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1665445                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1665494                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1665445                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1665494                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      5252076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 496327474035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 496332726111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      5252076                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 496327474035                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 496332726111                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606297                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606304                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606297                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606304                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 107185.224490                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 298014.929364                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 298009.315021                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 107185.224490                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 298014.929364                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 298009.315021                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1661558                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2330206                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2330206                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2330206                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2330206                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       416182                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       416182                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       416182                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       416182                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            4                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            4                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        41743                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        41743                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        49998                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        49998                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7735723200                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7735723200                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        91741                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        91741                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.544991                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.544991                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 154720.652826                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 154720.652826                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        49998                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        49998                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7719073866                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7719073866                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.544991                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.544991                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 154387.652826                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 154387.652826                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1039724                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1039724                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1615447                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1615499                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5268393                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 489146339691                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 489151608084                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2655171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2655223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608415                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608423                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 107518.224490                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 302793.183367                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 302786.698156                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1615447                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1615496                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5252076                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 488608400169                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 488613652245                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608415                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608422                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 107185.224490                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 302460.186047                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 302454.263115                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.108755                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5493343                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1665654                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298010                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.018370                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002556                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.001233                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.056539                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4092.030056                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000249                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000014                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999031                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3523                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89559350                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89559350                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42306246072                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32233.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32233.numOps                      0                       # Number of Ops committed
system.cpu0.thread32233.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     25704626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25704627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     25704626                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25704627                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2365537                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2365539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2365540                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2365542                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 196353056061                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 196353056061                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 196353056061                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 196353056061                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     28070163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28070166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     28070166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28070169                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084272                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084272                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084272                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084272                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 83005.700634                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83005.630455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 83005.595366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83005.525187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1661                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          151                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1687762                       # number of writebacks
system.cpu1.dcache.writebacks::total          1687762                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       664859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       664859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       664859                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       664859                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1700678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1700678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1700680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1700680                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 103734229599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103734229599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 103734423405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103734423405                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060587                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060587                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060587                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060587                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 60995.808495                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60995.808495                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 60995.850721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60995.850721                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1687762                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21009217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21009218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2149401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2149401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 193796490852                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 193796490852                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     23158618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23158619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.092812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.092812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 90163.022559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90163.022559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       664813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       664813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1484588                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1484588                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 101249737911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101249737911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 68200.563329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68200.563329                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4695409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4695409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       216136                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       216138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2556565209                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2556565209                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      4911545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4911547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11828.502466                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11828.393013                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           46                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       216090                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216090                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2484491688                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2484491688                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.043996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11497.485714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11497.485714                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       193806                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       193806                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        96903                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        96903                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.753625                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27414401                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1688274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.238123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052543671                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001611                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.752014                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999516                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999519                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        226249626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       226249626                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21976208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21976221                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21976208                       # number of overall hits
system.cpu1.icache.overall_hits::total       21976221                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          115                       # number of overall misses
system.cpu1.icache.overall_misses::total          117                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12370950                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12370950                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12370950                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12370950                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21976323                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21976338                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21976323                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21976338                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.133333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.133333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 107573.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105734.615385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 107573.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105734.615385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9593730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9593730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9593730                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9593730                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 119921.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 119921.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 119921.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 119921.625000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21976208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21976221                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12370950                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12370950                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21976323                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21976338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 107573.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105734.615385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9593730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9593730                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 119921.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 119921.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.248453                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21976303                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         268003.695122                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.248453                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.152829                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175810786                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175810786                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1484667                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1103384                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1335494                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12439                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12439                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        203689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       203689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1484671                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5089191                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5089355                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    216066240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           216071488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       751117                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               48071488                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2451916                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000141                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.012740                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2451596     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 294      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  26      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2451916                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2252437974                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1690725915                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       933239                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         933239                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       933239                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        933239                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       755037                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       755121                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       755037                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       755121                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9537786                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  98880591429                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  98890129215                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9537786                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  98880591429                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  98890129215                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1688276                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1688360                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1688276                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1688360                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.447224                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.447251                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.447224                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.447251                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 119222.325000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 130961.252798                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 130959.315414                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 119222.325000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 130961.252798                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 130959.315414                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       751117                       # number of writebacks
system.cpu1.l2cache.writebacks::total          751117                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       755036                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       755116                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       755036                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       755116                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9511146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  98629155450                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  98638666596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9511146                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  98629155450                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  98638666596                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.447223                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.447248                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.447223                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.447248                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 118889.325000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 130628.414341                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 130627.170655                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 118889.325000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 130628.414341                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 130627.170655                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               751117                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       934991                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       934991                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       934991                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       934991                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       752732                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       752732                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       752732                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       752732                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12439                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12439                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12439                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12439                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       104695                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       104695                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        98992                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        98994                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1878382737                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1878382737                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       203687                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       203689                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.486001                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.486006                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18975.096341                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18974.712983                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        98991                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        98991                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1845408411                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1845408411                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.485996                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.485991                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18642.183744                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18642.183744                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       828544                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       828544                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       656045                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       656127                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9537786                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  97002208692                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  97011746478                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1484589                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1484671                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.441903                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.441934                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 119222.325000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 147859.077795                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 147855.135481                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       656045                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       656125                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9511146                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  96783747039                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  96793258185                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.441903                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.441933                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 118889.325000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 147526.079825                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 147522.588203                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4078.275807                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3388517                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          755213                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.486836                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.390954                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.021840                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.024460                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.472661                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4077.365892                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000095                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000115                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995451                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995673                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1396                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2504                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54971565                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54971565                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42306246072                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32233.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32233.numOps                      0                       # Number of Ops committed
system.cpu1.thread32233.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     15334861                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15334861                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     15445799                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15445799                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1687456                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1687460                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1735471                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1735475                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 286862203967                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 286862203967                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 286862203967                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 286862203967                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     17022317                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17022321                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     17181270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17181274                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.099132                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099132                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.101009                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.101010                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 169996.849676                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 169996.446711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 165293.573887                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 165293.192911                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1544137                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       282117                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18371                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            416                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    84.052964                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   678.165865                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       557245                       # number of writebacks
system.cpu2.dcache.writebacks::total           557245                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1162256                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1162256                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1162256                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1162256                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       525200                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       525200                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       558846                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       558846                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  82846688369                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  82846688369                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  92523284420                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  92523284420                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030854                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030854                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032526                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032526                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 157743.123323                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 157743.123323                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 165561.325338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165561.325338                       # average overall mshr miss latency
system.cpu2.dcache.replacements                557245                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     13105908                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13105908                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1623439                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1623443                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 282028544811                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 282028544811                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     14729347                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     14729351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.110218                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110218                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 173722.908475                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 173722.480439                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1162253                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1162253                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       461186                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       461186                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  78034570650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  78034570650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031311                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031311                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 169204.118620                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 169204.118620                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2228953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2228953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        64017                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        64017                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4833659156                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4833659156                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2292970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2292970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 75505.868066                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75505.868066                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        64014                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        64014                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4812117719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4812117719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027918                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027918                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 75172.895289                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75172.895289                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       110938                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       110938                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        48015                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        48015                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158953                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158953                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.302070                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.302070                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33646                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33646                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   9676596051                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   9676596051                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211673                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211673                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 287600.191732                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 287600.191732                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.723890                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16004649                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           557757                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.694663                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540341                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004301                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.719589                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999452                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        138007949                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       138007949                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           14                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4184910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4184924                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           14                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4184910                       # number of overall hits
system.cpu2.icache.overall_hits::total        4184924                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          877                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           880                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          877                       # number of overall misses
system.cpu2.icache.overall_misses::total          880                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    239981778                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    239981778                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    239981778                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    239981778                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4185787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4185804                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4185787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4185804                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.176471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000210                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.176471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000210                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 273639.427594                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 272706.565909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 273639.427594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 272706.565909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu2.icache.writebacks::total              164                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          205                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    184735080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    184735080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    184735080                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    184735080                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 274903.392857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 274903.392857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 274903.392857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 274903.392857                       # average overall mshr miss latency
system.cpu2.icache.replacements                   164                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           14                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4184910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4184924                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          877                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          880                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    239981778                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    239981778                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4185787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4185804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 273639.427594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 272706.565909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    184735080                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    184735080                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 274903.392857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 274903.392857                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          319.670663                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4185599                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              675                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6200.887407                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.812525                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   316.858138                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005493                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.618864                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.624357                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         33487107                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        33487107                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         495511                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       241195                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       635336                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1093                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1093                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         62921                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        62921                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       495511                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1514                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1674945                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1676459                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     71360128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            71413824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       319122                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               20423808                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        878648                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000910                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.030161                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              877848     99.91%     99.91% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 800      0.09%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          878648                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       743173412                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         672324                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      557559216                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       235493                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         235493                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       235493                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        235493                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          672                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       322260                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       322939                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          672                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       322260                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       322939                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    184260222                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  91157385695                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  91341645917                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    184260222                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  91157385695                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  91341645917                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          672                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       557753                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       558432                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          672                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       557753                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       558432                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.577783                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.578296                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.577783                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.578296                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 274196.758929                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 282869.067508                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 282844.889954                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 274196.758929                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 282869.067508                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 282844.889954                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       319122                       # number of writebacks
system.cpu2.l2cache.writebacks::total          319122                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       322260                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       322932                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       322260                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       322932                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    184036446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  91050073115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  91234109561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    184036446                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  91050073115                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  91234109561                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.577783                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.578283                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.577783                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.578283                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 273863.758929                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 282536.067508                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 282518.021011                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 273863.758929                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 282536.067508                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 282518.021011                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               319122                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       173494                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       173494                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       173494                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       173494                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       383911                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       383911                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       383911                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       383911                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1093                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1093                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1093                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1093                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        45115                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        45115                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17806                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17806                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4596434631                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4596434631                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        62921                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        62921                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.282990                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.282990                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 258139.651297                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 258139.651297                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17806                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17806                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4590505233                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4590505233                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.282990                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.282990                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 257806.651297                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 257806.651297                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       190378                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       190378                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       304454                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       305133                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    184260222                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  86560951064                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  86745211286                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       494832                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       495511                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.615267                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.615795                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 274196.758929                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 284315.368049                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 284286.561224                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       304454                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       305126                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    184036446                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  86459567882                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  86643604328                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.615267                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.615780                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 273863.758929                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 283982.368049                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 283960.083139                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4081.950270                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1116930                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          323218                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.455655                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.542497                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.019687                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.811433                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.704704                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4070.871949                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001109                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000198                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001393                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.993865                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996570                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3230                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        18194098                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       18194098                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42306246072                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385257                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385261                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130098112                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130098116                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           478                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          555                       # number of overall misses
system.cpu3.dcache.overall_misses::total          559                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    100028205                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    100028205                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    100028205                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    100028205                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385732                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385739                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130098667                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130098675                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.428571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 210585.694737                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 209264.027197                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data       180231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 178941.332737                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          312                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     58029912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58029912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     70263666                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     70263666                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 229367.241107                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 229367.241107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 225204.057692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 225204.057692                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80313807                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80313810                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          375                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          378                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     77909679                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     77909679                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80314182                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80314188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 207759.144000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 206110.261905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          221                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     35966664                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     35966664                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 233549.766234                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 233549.766234                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     22118526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22118526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 221185.260000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 221185.260000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22063248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22063248                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 222861.090909                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 222861.090909                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712855                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712855                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           80                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           81                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12712935                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12712936                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     12233754                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     12233754                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 207351.762712                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 207351.762712                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.552840                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130098432                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411703.898734                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   300.552840                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.587017                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594830                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040789716                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040789716                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45321614                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45321630                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45321614                       # number of overall hits
system.cpu3.icache.overall_hits::total       45321630                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44287                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44289                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44287                       # number of overall misses
system.cpu3.icache.overall_misses::total        44289                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    734048883                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    734048883                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    734048883                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    734048883                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365901                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45365919                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365901                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45365919                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16574.816154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16574.067669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16574.816154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16574.067669                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40463                       # number of writebacks
system.cpu3.icache.writebacks::total            40463                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3314                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3314                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40973                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40973                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40973                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40973                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    560094012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    560094012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    560094012                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    560094012                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13669.831645                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13669.831645                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13669.831645                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13669.831645                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40463                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45321614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45321630                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44287                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44289                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    734048883                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    734048883                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365901                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45365919                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16574.816154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16574.067669                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40973                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40973                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    560094012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    560094012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13669.831645                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13669.831645                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.293219                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45362605                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40975                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.080049                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.081045                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.212174                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000158                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.975024                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975182                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362968327                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362968327                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41192                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40463                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41192                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122413                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123045                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5212032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5232256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41291                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41288     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41291                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54170442                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40932027                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         311688                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39556                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39558                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39556                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39558                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    383925024                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     70039890                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    453964914                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    383925024                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     70039890                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    453964914                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40973                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          312                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41291                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40973                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          312                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41291                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034584                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041970                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034584                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041970                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 270942.148200                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 225935.129032                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 261953.210617                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 270942.148200                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 225935.129032                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 261953.210617                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1727                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1727                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    383453163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     69936660                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    453389823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    383453163                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     69936660                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    453389823                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034584                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041825                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034584                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041825                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 270609.148200                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 225602.129032                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 262530.297047                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 270609.148200                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 225602.129032                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 262530.297047                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40460                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40460                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40460                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40460                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     21997314                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     21997314                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 222195.090909                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 222195.090909                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     21964347                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     21964347                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 221862.090909                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 221862.090909                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39556                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39558                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1634                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    383925024                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     48042576                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    431967600                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40973                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41192                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034584                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990610                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039668                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 270942.148200                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 227689.933649                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 264362.056304                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1628                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    383453163                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     47972313                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    431425476                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034584                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990610                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039522                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 270609.148200                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 227356.933649                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 265003.363636                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1650.143971                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81751                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.173110                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1345.548027                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   298.595945                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328503                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072899                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402867                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309749                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309749                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42306246072                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2578376                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2759507                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1248472                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            969581                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             166896                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            166896                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2578393                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4992308                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2261139                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       964203                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8221116                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    212915904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     96385216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     41040896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                350452928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2247005                       # Total snoops (count)
system.l3bus.snoopTraffic                    81755136                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5050490                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5050490    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5050490                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2802228111                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1112169794                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           502909904                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           215647404                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1153834                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       415812                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2608                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              418425                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       415812                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2608                       # number of overall hits
system.l3cache.overall_hits::total             418425                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1665441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       339224                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          672                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       319652                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2326864                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1665441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       339224                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          672                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       319652                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.l3cache.overall_misses::total          2326864                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      5056272                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 489429292648                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      9176148                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  89689020665                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    181284851                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  89668948526                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    377688253                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     68686245                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 669429153608                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      5056272                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 489429292648                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      9176148                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  89689020665                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    181284851                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  89668948526                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    377688253                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     68686245                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 669429153608                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1665445                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       755036                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          672                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       322260                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1417                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2745289                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1665445                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       755036                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          672                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       322260                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1417                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2745289                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.999998                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.449282                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.991907                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.847584                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.999998                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.449282                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.991907                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.847584                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 103189.224490                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 293873.690301                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 116153.772152                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 264394.679224                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 269769.123512                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 280520.530220                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 266540.757234                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 221568.532258                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 287695.866027                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 103189.224490                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 293873.690301                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 116153.772152                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 264394.679224                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 269769.123512                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 280520.530220                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 266540.757234                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 221568.532258                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 287695.866027                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1277424                       # number of writebacks
system.l3cache.writebacks::total              1277424                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1665441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       339224                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          672                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       319652                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2326844                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1665441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       339224                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          672                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       319652                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2326844                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4729932                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 478337528848                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8650008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  87429808805                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    176809331                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  87540066206                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    368251033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     66621645                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 653932465808                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4729932                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 478337528848                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8650008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  87429808805                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    176809331                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  87540066206                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    368251033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     66621645                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 653932465808                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999998                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449282                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.991907                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.847577                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999998                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449282                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.991907                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.847577                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96529.224490                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 287213.734289                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109493.772152                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 257734.738123                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 263109.123512                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 273860.530220                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 259880.757234                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 214908.532258                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 281038.378941                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96529.224490                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 287213.734289                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109493.772152                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 257734.738123                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 263109.123512                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 273860.530220                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 259880.757234                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 214908.532258                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 281038.378941                       # average overall mshr miss latency
system.l3cache.replacements                   2247005                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1482083                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1482083                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1482083                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1482083                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1248472                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1248472                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1248472                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1248472                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data        98791                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          295                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            99086                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        49998                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          200                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17511                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          67810                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7517745497                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     44559729                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4512801994                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     21564747                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  12096671967                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        49998                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        98991                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17806                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       166896                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.002020                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983433                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.406301                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 150360.924377                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 222798.645000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 257712.409000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 217825.727273                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 178390.679354                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        49998                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          200                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17511                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        67808                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7184758817                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     43227729                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4396178734                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     20905407                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11645070687                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.002020                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983433                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.406289                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 143700.924377                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 216138.645000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 251052.409000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 211165.727273                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 171735.940995                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       317021                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2313                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       319339                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1615443                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       339024                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       302141                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2259054                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5056272                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 481911547151                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9176148                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  89644460936                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    181284851                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85156146532                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    377688253                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     47121498                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 657332481641                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1615447                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       656045                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       304454                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1417                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          211                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2578393                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999998                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.516769                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992403                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.876148                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103189.224490                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 298315.413884                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 116153.772152                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 264419.217920                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 269769.123512                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 281842.406466                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 266540.757234                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 223324.635071                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 290976.878659                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1615443                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       339024                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          672                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       302141                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2259036                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4729932                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 471152770031                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8650008                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  87386581076                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    176809331                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  83143887472                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    368251033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     45716238                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 642287395121                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999998                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.516769                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992403                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.876141                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 96529.224490                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 291655.459234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109493.772152                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 257759.276854                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 263109.123512                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 275182.406466                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 259880.757234                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 216664.635071                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 284319.238437                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64222.661685                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3148980                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2730555                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.153238                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719102827004                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64222.661685                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979960                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979960                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65125                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          629                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6093                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        50829                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7574                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.993729                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             90344059                       # Number of tag accesses
system.l3cache.tags.data_accesses            90344059                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1277420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1665441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    339219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    319649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090835984                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79825                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79826                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2787127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1228340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2326841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1277420                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2326841                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1277420                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      81.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        69                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2326841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1277420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   83039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  104713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  111303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  127579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  136967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  146494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 155434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 158273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 155265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 147813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 135966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 105555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  82452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  66424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  51222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  33513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  21031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  12645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   6897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   4004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  22227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  27312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  33133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  39411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  46184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  52385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  57666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  59605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  35305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  31078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  27653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  24596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  21807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  19894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  18194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  15423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  14682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  13669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  13072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  12577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  11987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  10792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  10908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  10938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  11555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  11972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  13975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  14941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  16195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  19416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  21375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  23559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 25520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 27154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 28894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 28782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  9400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   102                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        79826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.148849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.257743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.996867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        79825    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.077199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79755     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79825                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               148917824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81754880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3520.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1932.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42306037281                       # Total gap between requests
system.mem_ctrls.avgGap                      11737.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    106588224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     21710016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     20457536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     81750400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74126.151603586986                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2519443511.282235145569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 119509.509728232078                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 513163245.322799444199                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1016587.221992050065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 483558168.039489328861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2143607.282087403350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 468961.367287999310                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1932347750.017180442810                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1665441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       339221                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       319652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1277420                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2893136                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 415697017799                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5689780                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  74676650112                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    151552673                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  75521030683                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    315025191                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     54995099                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3392772963610                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     59043.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    249601.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     72022.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    220141.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    225524.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    236260.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    222318.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    177403.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2655957.29                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1813300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10732                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    33149                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 113031                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    106587904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     21710144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     20457728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     148918784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     81754880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     81754880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1665436                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       339221                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       319652                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2326856                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1277420                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1277420                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2519435947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       119510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    513166271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1016587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    483562706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2143607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       468961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3520017972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       119510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1016587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2143607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3367445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1932453645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1932453645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1932453645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2519435947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       119510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    513166271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1016587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    483562706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2143607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       468961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5452471616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2326836                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1277350                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        70576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        72581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        78019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        73686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        68499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        68970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        75505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        75006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        74812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        69276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        69956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        77543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        73003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        71096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        69764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        74848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        75323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        73423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        69548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        68938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        78591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        73189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        73024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        70738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        70794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        76710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        73273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        69712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        70182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        76045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        70980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        73226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        39420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        40178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        43931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        40046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        35352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        41008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        40582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        41290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        39347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        38060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        40496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        42813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        39541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        37076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        41308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        39849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        42552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        38549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        37563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        40778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        42322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        39832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        37474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        39852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        39152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        43133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        38331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        35929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        41212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        41398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        41128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        37848                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            525723839161                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7753017552                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       566424854473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               225939.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          243431.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1533993                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             256828                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1813348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.203736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.115920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.048744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1260118     69.49%     69.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       369908     20.40%     89.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        74017      4.08%     93.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32717      1.80%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18932      1.04%     96.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12884      0.71%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9727      0.54%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7373      0.41%     98.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        27672      1.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1813348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             148917504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           81750400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3519.987716                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1932.347750                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5655432601.727969                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7518750504.316809                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   9787409357.644840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4800907348.607994                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15082606227.323032                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35673822704.822266                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 207075056.832013                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  78726003801.278442                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1860.859596                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3810450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38495723145                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2259040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1277420                       # Transaction distribution
system.membus.trans_dist::CleanEvict           969578                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67810                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2259051                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      6900709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      6900709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                6900709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    230673280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    230673280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               230673280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2326861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2326861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2326861                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3224681240                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4258987013                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         494288                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       494274                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1686                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       173021                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         173017                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.997688                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        78902                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1685                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    127025212                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.672275                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.005268                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    108269723     85.23%     85.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5362600      4.22%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2280658      1.80%     91.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1473929      1.16%     92.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       910614      0.72%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       448583      0.35%     93.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       407162      0.32%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       253764      0.20%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      7618179      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    127025212                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     77678570                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      85395826                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           33512508                       # Number of memory references committed
system.switch_cpus0.commit.loads             23957456                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            492737                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          73923128                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           38573041                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     12411548     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24290307     28.44%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       479412      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14702051     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      6412165      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     17545291     20.55%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      9555052     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     85395826                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      7618179                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1443084                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    114746292                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          7726476                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3118441                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2004                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       171558                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      85486352                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           24004698                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9556498                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                25488                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  554                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         6808                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              77845348                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             494288                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       173024                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            127027558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4010                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          6775435                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    127036371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.673634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.035429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       112728215     88.74%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          814807      0.64%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          585936      0.46%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          858362      0.68%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1554189      1.22%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1939227      1.53%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1158860      0.91%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1025950      0.81%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6370825      5.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    127036371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.003891                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.612735                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            6775435                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2995470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          48645                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         16069                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1364660                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42306256728                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2004                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2794244                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48627030                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          9439477                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     66173542                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      85478020                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6440334                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      51724455                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11851133                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     76735300                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          259747518                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        78070822                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        142721794                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     76666445                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           68810                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         16507566                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               204881761                       # The number of ROB reads
system.switch_cpus0.rob.writes              170960668                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         77678570                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           85395826                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29403832                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19517777                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1163043                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10267967                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10253279                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.856953                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4076626                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3831271                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3791044                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        40227                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8265                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     72551451                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1163008                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116791251                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.758914                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.020487                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     95412654     81.70%     81.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6008962      5.15%     86.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2597843      2.22%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2746968      2.35%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1743912      1.49%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       781425      0.67%     93.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       433798      0.37%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       822092      0.70%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6243597      5.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116791251                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     51431198                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      88634533                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           22531222                       # Number of memory references committed
system.switch_cpus1.commit.loads             17619675                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13254639                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           88529295                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1709588                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        54093      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     65577347     73.99%     74.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       113766      0.13%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       358105      0.40%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17619675     19.88%     94.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4911547      5.54%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     88634533                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6243597                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3659953                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     95053399                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23879274                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3271620                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1165494                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9544277                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     178640017                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          181                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           27791344                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7316877                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               310540                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                56652                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       965298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             110796411                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29403832                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18120949                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124898921                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2331058                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21976323                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    127029748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.511253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.751623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        91597814     72.11%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2849918      2.24%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2517904      1.98%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4455565      3.51%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4374881      3.44%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2481870      1.95%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2379725      1.87%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4442065      3.50%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        11930006      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    127029748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.231443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.872098                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21976323                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4632310                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14271410                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        83603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2925                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3328537                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          385                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42306256728                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1165494                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5122965                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       81228525                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         25306265                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14206486                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     172479803                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       679962                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6086539                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11336050                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        103545                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    179980419                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          461049219                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       257524701                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     93400451                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        86579843                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9272183                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               271733638                       # The number of ROB reads
system.switch_cpus1.rob.writes              332671168                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         51431198                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           88634533                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1704391                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1673097                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        24557                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1591891                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1590107                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.887932                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26085                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2307                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1789                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          518                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2756812                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        24772                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126344083                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.478637                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.797548                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    115812239     91.66%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      1821745      1.44%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       810978      0.64%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       626657      0.50%     94.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       338468      0.27%     94.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       313708      0.25%     94.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       276905      0.22%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       181591      0.14%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6161792      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126344083                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     34441207                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      60472987                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           16087351                       # Number of memory references committed
system.switch_cpus2.commit.loads             13796006                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1550964                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          48594929                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           26323562                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        25436      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     15473770     25.59%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1009      0.00%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12529659     20.72%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        16972      0.03%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     46.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      7473656     12.36%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       793543      1.31%     60.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      8071178     13.35%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1524563      2.52%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        82449      0.14%     76.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     12271443     20.29%     96.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2208896      3.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     60472987                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6161792                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          841705                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    116786896                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          7486787                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1547583                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         50306                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1570531                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      64455405                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          910                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           14914985                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2850785                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24692                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  368                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        90258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              37321277                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1704391                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1617981                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126569570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         101006                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          413                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2542                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4185787                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126713286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.521862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.860710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       116077301     91.61%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          567456      0.45%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          732343      0.58%     92.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          909520      0.72%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          776449      0.61%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          441852      0.35%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          485827      0.38%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          644211      0.51%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6078327      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126713286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.013416                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.293762                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4186205                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  448                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              26608                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         810277                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          575                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        778217                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18683                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42306256728                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         50306                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1427156                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       27777551                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          8392372                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     89065892                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      64024434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4052201                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8039401                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      77057299                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10919351                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     67937896                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          141333330                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        47362338                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         63545853                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     64893531                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3044217                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8087612                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               183086362                       # The number of ROB reads
system.switch_cpus2.rob.writes              126828944                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         34441207                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           60472987                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61404447                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51882307                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969398                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35762322                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35654172                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.697587                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212190                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       173553                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       165216                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         8337                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111693405                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862565                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111261501                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298798                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231468                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18748408     16.85%     16.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17230715     15.49%     32.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5626710      5.06%     37.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11948812     10.74%     48.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3984237      3.58%     51.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930456      5.33%     57.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4711059      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4544303      4.08%     65.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38536801     34.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111261501                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290682                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129191                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057745                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560199                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927659                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981739     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980940      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000761     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014294      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290682                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38536801                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9671033                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22176815                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84032966                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8457161                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900265                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34293280                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109349                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622484417                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444326                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584895                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860050                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2208922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338875190                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61404447                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36031578                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122022226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014196                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365901                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126238246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.143166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.086950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17920097     14.20%     14.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8696308      6.89%     21.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749447      3.76%     24.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10901524      8.64%     33.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913796      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767443      6.15%     45.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876952      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8691009      6.88%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53721670     42.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126238246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483325                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.667347                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365901                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761358794738                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11557674                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25040225                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46223                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8066162                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42306256728                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900265                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13639504                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13121106                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88253023                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9324342                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610822248                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41365                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2452133                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5045808                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         60934                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788670468                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499446249                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905492104                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59268                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822803                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171847524                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29214448                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662708787                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194977774                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290682                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
