==20440== Cachegrind, a cache and branch-prediction profiler
==20440== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20440== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20440== Command: ./srr-large
==20440== 
--20440-- warning: L3 cache found, using its data for the LL simulation.
--20440-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20440-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20440== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20440== (see section Limitations in user manual)
==20440== NOTE: further instances of this message will not be shown
==20440== 
==20440== I   refs:      919,217,731,559
==20440== I1  misses:            161,991
==20440== LLi misses:              1,839
==20440== I1  miss rate:            0.00%
==20440== LLi miss rate:            0.00%
==20440== 
==20440== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20440== D1  misses:     20,316,362,897  ( 19,442,620,472 rd   +     873,742,425 wr)
==20440== LLd misses:            806,277  (        250,999 rd   +         555,278 wr)
==20440== D1  miss rate:             5.7% (            8.1%     +             0.8%  )
==20440== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20440== 
==20440== LL refs:        20,316,524,888  ( 19,442,782,463 rd   +     873,742,425 wr)
==20440== LL misses:             808,116  (        252,838 rd   +         555,278 wr)
==20440== LL miss rate:              0.0% (            0.0%     +             0.0%  )
