// Seed: 759136858
module module_0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8,
    output wire id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri id_12,
    input tri0 id_13,
    input wand id_14
);
  always id_0 <= 1;
  specify
    $setup(posedge id_16, posedge id_17, 1'h0);
  endspecify
  assign id_9 = id_3;
  assign id_9 = 1;
  always id_17 <= -1;
  module_0 modCall_1 ();
  assign id_11 = id_17;
  id_18[-1] (
      1, 1, id_1, 1 < id_5
  );
  logic id_19;
endmodule
