// Seed: 2701366521
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output wire id_5,
    input tri0 id_6,
    input supply1 id_7
);
  logic id_9[1 : -1 'b0] = id_7 - 1;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_0 = id_2 | id_4;
  wire id_7[-1 : ""];
  ;
  wire id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_5,
      id_1,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
