
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle" "*.svh"]] 
# }
# synth_design -top aes_cipher_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aes_cipher_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30985
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 266097 ; free virtual = 441424
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_cipher_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand_128' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_key_expand_128.v:46]
INFO: [Synth 8-6157] synthesizing module 'aes_rcon' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_rcon.v:43]
INFO: [Synth 8-6155] done synthesizing module 'aes_rcon' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_rcon.v:43]
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_sbox.v:43]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_sbox.v:43]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand_128' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_key_expand_128.v:46]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_top' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/aes_cipher_top.v:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 266133 ; free virtual = 441459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 266069 ; free virtual = 441396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.746 ; gain = 7.875 ; free physical = 266062 ; free virtual = 441389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265805 ; free virtual = 441134
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 12    
	   2 Input     32 Bit         XORs := 50    
	   5 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 390   
	   4 Input      8 Bit         XORs := 140   
	   5 Input      8 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:07 . Memory (MB): peak = 3086.691 ; gain = 368.820 ; free physical = 264652 ; free virtual = 440053
---------------------------------------------------------------------------------
BDDBase::bddAssert: Unexpected error in File /wrk/wall1/workspaces/wall10/sub/HEAD/src/shared/synth/rtx/syn/nlopt/HARTNlOptBdd.cxx Line number 535
An unrecoverable error has occurred, synthesis cancelled.
Abnormal program termination (6)
Please check '/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_1stage_1cycle/hs_err_pid30829.log' for details
TclStackFree: incorrect freePtr. Call out of sequence?
real 265.07
user 251.95
sys 15.04
Parent process (pid 30829) has died. This helper process will now exit
