Source Block: oh/elink/dv/elink_e16_model.v@3839:3849@HdlIdDef
  
   // ##########
   // # REGS
   // #########
   reg [LW-1:0]    even_byte;
   reg [2*LW-1:0] fifo_mem[MD-1:0];
 
   reg [FAD:0] 	 rd_gray_pointer_tlc;
   reg [FAD:0]   rd_binary_pointer_tlc;
   reg [FAD:0]   rd_addr_traninfo0_tlc;


Diff Content:
- 3844    reg [2*LW-1:0] fifo_mem[MD-1:0];

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@3842:3852
   // #########
   reg [LW-1:0]    even_byte;
   reg [2*LW-1:0] fifo_mem[MD-1:0];
 
   reg [FAD:0] 	 rd_gray_pointer_tlc;
   reg [FAD:0]   rd_binary_pointer_tlc;
   reg [FAD:0]   rd_addr_traninfo0_tlc;

   reg 		 frame_del;
   reg [FAD:0] 	 wr_binary_pointer;
   reg 		 wr_fifo_full;

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@3843:3853
   reg [LW-1:0]    even_byte;
   reg [2*LW-1:0] fifo_mem[MD-1:0];
 
   reg [FAD:0] 	 rd_gray_pointer_tlc;
   reg [FAD:0]   rd_binary_pointer_tlc;
   reg [FAD:0]   rd_addr_traninfo0_tlc;

   reg 		 frame_del;
   reg [FAD:0] 	 wr_binary_pointer;
   reg 		 wr_fifo_full;


Clone Blocks 3:
oh/elink/dv/elink_e16_model.v@3841:3851
   // # REGS
   // #########
   reg [LW-1:0]    even_byte;
   reg [2*LW-1:0] fifo_mem[MD-1:0];
 
   reg [FAD:0] 	 rd_gray_pointer_tlc;
   reg [FAD:0]   rd_binary_pointer_tlc;
   reg [FAD:0]   rd_addr_traninfo0_tlc;

   reg 		 frame_del;
   reg [FAD:0] 	 wr_binary_pointer;

Clone Blocks 4:
oh/elink/dv/elink_e16_model.v@3838:3848
   /*AUTOWIRE*/
  
   // ##########
   // # REGS
   // #########
   reg [LW-1:0]    even_byte;
   reg [2*LW-1:0] fifo_mem[MD-1:0];
 
   reg [FAD:0] 	 rd_gray_pointer_tlc;
   reg [FAD:0]   rd_binary_pointer_tlc;
   reg [FAD:0]   rd_addr_traninfo0_tlc;

