{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635059977258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635059977258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 12:49:37 2021 " "Processing started: Sun Oct 24 12:49:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635059977258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059977258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Endsem -c timer_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Endsem -c timer_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059977258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635059977544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635059977544 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement timer_controller_tb.vhd(9) " "VHDL syntax error at timer_controller_tb.vhd(9) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller_tb.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file timer_controller_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-bhv " "Found design unit 1: timer_controller-bhv" {  } { { "timer_controller.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985023 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rch " "Found design unit 1: fsm-rch" {  } { { "fsm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985026 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ckt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_ckt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-arch " "Found design unit 1: timer_ckt-arch" {  } { { "timer_ckt.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985028 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer_ckt.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 12:49:45 2021 " "Processing ended: Sun Oct 24 12:49:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635059977258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635059977258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 12:49:37 2021 " "Processing started: Sun Oct 24 12:49:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635059977258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059977258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Endsem -c timer_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Endsem -c timer_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059977258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635059977544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635059977544 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement timer_controller_tb.vhd(9) " "VHDL syntax error at timer_controller_tb.vhd(9) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller_tb.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file timer_controller_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-bhv " "Found design unit 1: timer_controller-bhv" {  } { { "timer_controller.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985023 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rch " "Found design unit 1: fsm-rch" {  } { { "fsm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985026 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ckt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_ckt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-arch " "Found design unit 1: timer_ckt-arch" {  } { { "timer_ckt.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985028 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer_ckt.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635059985028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 12:49:45 2021 " "Processing ended: Sun Oct 24 12:49:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635059985079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635059985079 ""}
