TimeQuest Timing Analyzer report for processor
Mon Aug 12 12:05:43 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 13. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 14. Slow Model Hold: 'clk'
 15. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 16. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 17. Slow Model Recovery: 'clk'
 18. Slow Model Removal: 'clk'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 21. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clk'
 30. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 31. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 32. Fast Model Hold: 'clk'
 33. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 34. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 35. Fast Model Recovery: 'clk'
 36. Fast Model Removal: 'clk'
 37. Fast Model Minimum Pulse Width: 'clk'
 38. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff1|q'
 39. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; clk                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                              ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff0|q } ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff1|q } ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 225.84 MHz ; 225.84 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -4.901 ; -305.759      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -2.648 ; -38.034       ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; -2.090 ; -59.671       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.818 ; -30.076       ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.130 ; -0.182        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.428  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.668 ; -26.688       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.317 ; -21.072       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -305.406      ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500 ; -32.000       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -16.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -4.901 ; operational:operationalunit|regfile:reg|Rq_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.914     ; 3.523      ;
; -4.810 ; operational:operationalunit|regfile:reg|Rq_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.914     ; 3.432      ;
; -4.718 ; operational:operationalunit|regfile:reg|Rq_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.914     ; 3.340      ;
; -4.678 ; operational:operationalunit|regfile:reg|Rq_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 3.305      ;
; -4.673 ; operational:operationalunit|regfile:reg|Rq_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.256     ; 3.953      ;
; -4.608 ; operational:operationalunit|regfile:reg|Rq_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 3.235      ;
; -4.596 ; operational:operationalunit|regfile:reg|Rp_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.612      ;
; -4.582 ; operational:operationalunit|regfile:reg|Rq_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.256     ; 3.862      ;
; -4.563 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.579      ;
; -4.492 ; operational:operationalunit|regfile:reg|Rp_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.508      ;
; -4.490 ; operational:operationalunit|regfile:reg|Rq_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.256     ; 3.770      ;
; -4.459 ; operational:operationalunit|regfile:reg|Rq_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 3.086      ;
; -4.450 ; operational:operationalunit|regfile:reg|Rq_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.735      ;
; -4.383 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.399      ;
; -4.380 ; operational:operationalunit|regfile:reg|Rq_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.665      ;
; -4.368 ; operational:operationalunit|regfile:reg|Rp_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 4.042      ;
; -4.335 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 4.009      ;
; -4.322 ; operational:operationalunit|regfile:reg|Rq_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.949      ;
; -4.299 ; operational:operationalunit|regfile:reg|Rp_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.315      ;
; -4.282 ; operational:operationalunit|regfile:reg|Rq_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.909      ;
; -4.264 ; operational:operationalunit|regfile:reg|Rp_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.938      ;
; -4.238 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.517     ; 3.257      ;
; -4.237 ; operational:operationalunit|regfile:reg|Rp_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.253      ;
; -4.231 ; operational:operationalunit|regfile:reg|Rq_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.516      ;
; -4.169 ; operational:operationalunit|regfile:reg|Rq_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.796      ;
; -4.155 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.829      ;
; -4.136 ; operational:operationalunit|regfile:reg|Rp_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.152      ;
; -4.131 ; operational:operationalunit|regfile:reg|Rp_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 3.147      ;
; -4.094 ; operational:operationalunit|regfile:reg|Rq_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.379      ;
; -4.075 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.859     ; 3.752      ;
; -4.071 ; operational:operationalunit|regfile:reg|Rp_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.745      ;
; -4.058 ; operational:operationalunit|regfile:reg|Rq_data[8]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.685      ;
; -4.054 ; operational:operationalunit|regfile:reg|Rq_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.339      ;
; -4.009 ; operational:operationalunit|regfile:reg|Rp_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.683      ;
; -3.994 ; operational:operationalunit|regfile:reg|Rq_data[13]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.914     ; 2.616      ;
; -3.947 ; operational:operationalunit|regfile:reg|Rq_data[12]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.574      ;
; -3.941 ; operational:operationalunit|regfile:reg|Rq_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.226      ;
; -3.921 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.859     ; 3.598      ;
; -3.908 ; operational:operationalunit|regfile:reg|Rp_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.582      ;
; -3.903 ; operational:operationalunit|regfile:reg|Rq_data[10]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.530      ;
; -3.903 ; operational:operationalunit|regfile:reg|Rp_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.577      ;
; -3.830 ; operational:operationalunit|regfile:reg|Rq_data[8]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.115      ;
; -3.802 ; operational:operationalunit|regfile:reg|Rq_data[11]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.429      ;
; -3.770 ; operational:operationalunit|regfile:reg|Rp_data[11]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.517     ; 2.789      ;
; -3.766 ; operational:operationalunit|regfile:reg|Rq_data[13]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.256     ; 3.046      ;
; -3.719 ; operational:operationalunit|regfile:reg|Rq_data[12]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 3.004      ;
; -3.675 ; operational:operationalunit|regfile:reg|Rq_data[10]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 2.960      ;
; -3.675 ; operational:operationalunit|regfile:reg|Rp_data[8]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.517     ; 2.694      ;
; -3.653 ; operational:operationalunit|regfile:reg|Rp_data[12]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 2.669      ;
; -3.607 ; operational:operationalunit|regfile:reg|Rp_data[11]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.859     ; 3.284      ;
; -3.580 ; operational:operationalunit|regfile:reg|Rp_data[14]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 2.596      ;
; -3.578 ; operational:operationalunit|regfile:reg|Rq_data[14]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.909     ; 2.205      ;
; -3.574 ; operational:operationalunit|regfile:reg|Rq_data[11]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.251     ; 2.859      ;
; -3.552 ; operational:operationalunit|regfile:reg|Rp_data[10]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.517     ; 2.571      ;
; -3.548 ; operational:operationalunit|regfile:reg|Rp_data[13]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.520     ; 2.564      ;
; -3.512 ; operational:operationalunit|regfile:reg|Rp_data[8]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.859     ; 3.189      ;
; -3.503 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.177      ;
; -3.463 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.137      ;
; -3.453 ; operational:operationalunit|regfile:reg|Rp_data[11]                                                        ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.859     ; 3.130      ;
; -3.451 ; operational:operationalunit|regfile:reg|Rq_data[15]                                                        ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -1.914     ; 2.073      ;
; -3.428 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.002      ; 4.395      ;
; -3.428 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.002      ; 4.395      ;
; -3.428 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.002      ; 4.395      ;
; -3.428 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.002      ; 4.395      ;
; -3.428 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.002      ; 4.395      ;
; -3.425 ; operational:operationalunit|regfile:reg|Rp_data[12]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.099      ;
; -3.425 ; operational:operationalunit|regfile:reg|Rp_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.099      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.378      ;
; -3.417 ; operational:operationalunit|regfile:reg|Rp_data[14]                                                        ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.862     ; 3.091      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.402 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.363      ;
; -3.400 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.361      ;
; -3.400 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.361      ;
; -3.400 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.361      ;
; -3.400 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.361      ;
; -3.400 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.361      ;
; -3.395 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.356      ;
; -3.395 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.356      ;
; -3.395 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.356      ;
; -3.395 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.356      ;
; -3.395 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.356      ;
; -3.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.355      ;
; -3.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 4.355      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.648 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.439      ;
; -2.648 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.439      ;
; -2.603 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.394      ;
; -2.603 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.394      ;
; -2.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.371      ;
; -2.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.371      ;
; -2.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.371      ;
; -2.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.371      ;
; -2.572 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.363      ;
; -2.572 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.363      ;
; -2.552 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.343      ;
; -2.552 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.343      ;
; -2.489 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.280      ;
; -2.489 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.280      ;
; -2.466 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.257      ;
; -2.466 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.257      ;
; -2.380 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.171      ;
; -2.380 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.171      ;
; -2.359 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.150      ;
; -2.359 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.150      ;
; -2.338 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.129      ;
; -2.338 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.755      ; 4.129      ;
; -2.298 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 4.094      ;
; -2.298 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 4.094      ;
; -2.056 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.852      ;
; -2.056 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.852      ;
; -2.055 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.851      ;
; -2.055 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.851      ;
; -2.052 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.848      ;
; -2.052 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.848      ;
; -2.006 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.802      ;
; -2.006 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.760      ; 3.802      ;
; -1.346 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 3.233      ;
; -1.174 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 3.061      ;
; -1.173 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 3.060      ;
; -1.171 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 3.058      ;
; -1.170 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 3.057      ;
; -1.126 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 3.008      ;
; -1.124 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 3.006      ;
; -1.123 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 3.005      ;
; -1.120 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 3.002      ;
; -1.118 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 3.000      ;
; -1.114 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.996      ;
; -1.112 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.994      ;
; -1.073 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.860      ; 2.969      ;
; -0.953 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.835      ;
; -0.949 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.831      ;
; -0.947 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.829      ;
; -0.943 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.846      ; 2.825      ;
; -0.901 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.860      ; 2.797      ;
; -0.900 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.860      ; 2.796      ;
; -0.898 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.860      ; 2.794      ;
; -0.897 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.860      ; 2.793      ;
; -0.853 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.744      ;
; -0.851 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.742      ;
; -0.850 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.741      ;
; -0.847 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.738      ;
; -0.845 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.736      ;
; -0.841 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.732      ;
; -0.839 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.730      ;
; -0.680 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.571      ;
; -0.676 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.567      ;
; -0.674 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.565      ;
; -0.670 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.855      ; 2.561      ;
; -0.608 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.495      ;
; -0.607 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.494      ;
; -0.607 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.494      ;
; -0.607 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.494      ;
; -0.606 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.493      ;
; -0.598 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.485      ;
; -0.597 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.484      ;
; -0.595 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.487      ;
; -0.593 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.480      ;
; -0.497 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.389      ;
; -0.485 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.372      ;
; -0.423 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.315      ;
; -0.422 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.314      ;
; -0.420 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.312      ;
; -0.419 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.311      ;
; -0.375 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.262      ;
; -0.373 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.260      ;
; -0.372 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.259      ;
; -0.369 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.256      ;
; -0.367 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.254      ;
; -0.363 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.250      ;
; -0.361 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.248      ;
; -0.325 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.217      ;
; -0.324 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.216      ;
; -0.322 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.214      ;
; -0.321 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.856      ; 2.213      ;
; -0.277 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.164      ;
; -0.275 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.162      ;
; -0.274 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.161      ;
; -0.271 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.158      ;
; -0.269 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.156      ;
; -0.265 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.152      ;
; -0.263 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.150      ;
; -0.255 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.843      ; 2.134      ;
; -0.213 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.100      ;
; -0.212 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.851      ; 2.099      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.090 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.439      ;
; -2.090 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.439      ;
; -2.045 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.394      ;
; -2.045 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.394      ;
; -2.024 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.987      ;
; -2.024 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.987      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.988      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.988      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.371      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.371      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.988      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.988      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.371      ;
; -2.022 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.371      ;
; -2.014 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.363      ;
; -2.014 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.363      ;
; -1.994 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.343      ;
; -1.994 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.343      ;
; -1.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.280      ;
; -1.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.280      ;
; -1.908 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.257      ;
; -1.908 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.257      ;
; -1.895 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.861      ;
; -1.895 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.861      ;
; -1.893 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.856      ;
; -1.893 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.856      ;
; -1.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.858      ;
; -1.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.858      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.889 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.855      ;
; -1.888 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.854      ;
; -1.888 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.854      ;
; -1.887 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.853      ;
; -1.887 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.853      ;
; -1.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.852      ;
; -1.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.852      ;
; -1.885 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.848      ;
; -1.885 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.848      ;
; -1.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.847      ;
; -1.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.427      ; 3.847      ;
; -1.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.848      ;
; -1.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.848      ;
; -1.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.804      ;
; -1.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.430      ; 3.804      ;
; -1.822 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.171      ;
; -1.822 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.171      ;
; -1.801 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.150      ;
; -1.801 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.150      ;
; -1.780 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.129      ;
; -1.780 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.813      ; 4.129      ;
; -1.740 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 4.094      ;
; -1.740 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 4.094      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.852      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.852      ;
; -1.497 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.851      ;
; -1.497 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.851      ;
; -1.494 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.848      ;
; -1.494 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.848      ;
; -1.448 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.802      ;
; -1.448 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.818      ; 3.802      ;
; -0.989 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.521      ; 3.046      ;
; -0.988 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.521      ; 3.045      ;
; -0.912 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.517      ; 2.965      ;
; -0.911 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.517      ; 2.964      ;
; -0.884 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.944      ;
; -0.884 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.944      ;
; -0.882 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.942      ;
; -0.877 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.937      ;
; -0.876 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.936      ;
; -0.875 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.935      ;
; -0.875 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.935      ;
; -0.874 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.934      ;
; -0.873 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.933      ;
; -0.873 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.517      ; 2.926      ;
; -0.872 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.524      ; 2.932      ;
; -0.872 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.517      ; 2.925      ;
; -0.807 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.863      ;
; -0.807 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.863      ;
; -0.805 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.521      ; 2.862      ;
; -0.805 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.861      ;
; -0.800 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.856      ;
; -0.799 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.855      ;
; -0.798 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.854      ;
; -0.798 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.854      ;
; -0.797 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.853      ;
; -0.796 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.852      ;
; -0.795 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.851      ;
; -0.788 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.909      ; 3.233      ;
; -0.768 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.824      ;
; -0.768 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.824      ;
; -0.766 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.822      ;
; -0.761 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.817      ;
; -0.760 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.816      ;
; -0.759 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.815      ;
; -0.759 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.815      ;
; -0.758 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 1.520      ; 2.814      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.818 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.343      ; 1.041      ;
; -2.318 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.343      ; 1.041      ;
; -1.916 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 3.343      ; 1.943      ;
; -1.895 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 3.343      ; 1.964      ;
; -1.892 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.343      ; 1.967      ;
; -1.440 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.685      ; 1.761      ;
; -1.416 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 3.343      ; 1.943      ;
; -1.395 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 3.343      ; 1.964      ;
; -1.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.343      ; 1.967      ;
; -1.288 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.690      ; 1.918      ;
; -1.266 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 1.931      ;
; -1.266 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 1.931      ;
; -1.266 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 1.931      ;
; -1.090 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.111      ;
; -1.035 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.690      ; 2.171      ;
; -1.011 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.681      ; 2.186      ;
; -1.011 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.681      ; 2.186      ;
; -1.011 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.681      ; 2.186      ;
; -0.997 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.199      ;
; -0.992 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.204      ;
; -0.940 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.685      ; 1.761      ;
; -0.931 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.265      ;
; -0.930 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.266      ;
; -0.929 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.267      ;
; -0.929 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.267      ;
; -0.927 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.269      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.690      ; 2.330      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.690      ; 2.330      ;
; -0.808 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.393      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.775      ; 2.459      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.775      ; 2.459      ;
; -0.788 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.690      ; 1.918      ;
; -0.766 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 1.931      ;
; -0.766 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 1.931      ;
; -0.766 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 1.931      ;
; -0.720 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.753      ; 2.517      ;
; -0.660 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.747      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.625 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.571      ;
; -0.623 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.690      ; 2.583      ;
; -0.623 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.690      ; 2.583      ;
; -0.590 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.685      ; 2.111      ;
; -0.553 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.685      ; 2.648      ;
; -0.545 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.775      ; 2.714      ;
; -0.545 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.775      ; 2.714      ;
; -0.545 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.651      ;
; -0.544 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.652      ;
; -0.543 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.653      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.655      ;
; -0.535 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.690      ; 2.171      ;
; -0.511 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.681      ; 2.186      ;
; -0.511 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.681      ; 2.186      ;
; -0.511 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.681      ; 2.186      ;
; -0.508 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.781      ; 2.757      ;
; -0.508 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.781      ; 2.757      ;
; -0.497 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.199      ;
; -0.492 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.204      ;
; -0.474 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.722      ;
; -0.473 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.723      ;
; -0.472 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.724      ;
; -0.470 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.726      ;
; -0.467 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.753      ; 2.770      ;
; -0.431 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.265      ;
; -0.430 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.266      ;
; -0.429 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.267      ;
; -0.429 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.267      ;
; -0.427 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.269      ;
; -0.408 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.788      ;
; -0.407 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.747      ; 2.824      ;
; -0.376 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.690      ; 2.330      ;
; -0.376 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.690      ; 2.330      ;
; -0.308 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.685      ; 2.393      ;
; -0.300 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.775      ; 2.459      ;
; -0.300 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.775      ; 2.459      ;
; -0.253 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.781      ; 3.012      ;
; -0.253 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.781      ; 3.012      ;
; -0.220 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.753      ; 2.517      ;
; -0.160 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.747      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
; -0.125 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.571      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.130 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.904      ; 1.540      ;
; -0.045 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.904      ; 1.625      ;
; -0.007 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.906      ; 1.665      ;
; 0.017  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.295      ;
; 0.103  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.906      ; 1.775      ;
; 0.108  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.904      ; 1.778      ;
; 0.117  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 1.784      ;
; 0.118  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.396      ;
; 0.127  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.906      ; 1.799      ;
; 0.128  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 1.795      ;
; 0.133  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.906      ; 1.805      ;
; 0.136  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 1.803      ;
; 0.137  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 1.804      ;
; 0.146  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.906      ; 1.818      ;
; 0.158  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 1.838      ;
; 0.159  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 1.839      ;
; 0.159  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 1.839      ;
; 0.163  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 1.843      ;
; 0.163  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 1.843      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.515      ;
; 0.248  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.526      ;
; 0.258  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.536      ;
; 0.269  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.547      ;
; 0.277  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.555      ;
; 0.279  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.557      ;
; 0.279  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.557      ;
; 0.296  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.574      ;
; 0.298  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.576      ;
; 0.306  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 1.981      ;
; 0.310  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 1.985      ;
; 0.312  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 1.987      ;
; 0.316  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 1.991      ;
; 0.355  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.633      ;
; 0.396  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.904      ; 2.066      ;
; 0.402  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 2.069      ;
; 0.404  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.079      ;
; 0.408  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.083      ;
; 0.410  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.085      ;
; 0.414  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.089      ;
; 0.416  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 2.083      ;
; 0.424  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.099      ;
; 0.425  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.100      ;
; 0.467  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.901      ; 2.134      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.150      ;
; 0.477  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.152      ;
; 0.481  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.156      ;
; 0.483  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.158      ;
; 0.486  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.161      ;
; 0.487  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.162      ;
; 0.489  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.164      ;
; 0.533  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.213      ;
; 0.534  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.214      ;
; 0.536  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.216      ;
; 0.537  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.217      ;
; 0.573  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.248      ;
; 0.575  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.250      ;
; 0.579  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.254      ;
; 0.581  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.256      ;
; 0.584  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.259      ;
; 0.585  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.260      ;
; 0.587  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.262      ;
; 0.631  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.311      ;
; 0.632  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.312      ;
; 0.634  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.314      ;
; 0.635  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.315      ;
; 0.643  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 1.921      ;
; 0.690  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.517      ; 1.973      ;
; 0.692  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 1.978      ;
; 0.693  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 1.979      ;
; 0.697  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.372      ;
; 0.709  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.389      ;
; 0.754  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 2.032      ;
; 0.760  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 2.038      ;
; 0.774  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.512      ; 2.052      ;
; 0.805  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.480      ;
; 0.807  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.914      ; 2.487      ;
; 0.809  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.484      ;
; 0.810  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.485      ;
; 0.812  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.517      ; 2.095      ;
; 0.818  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.493      ;
; 0.819  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.494      ;
; 0.819  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.494      ;
; 0.819  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.494      ;
; 0.820  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.909      ; 2.495      ;
; 0.879  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.165      ;
; 0.880  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.166      ;
; 0.881  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.167      ;
; 0.882  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.168      ;
; 0.882  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.913      ; 2.561      ;
; 0.882  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.168      ;
; 0.883  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.169      ;
; 0.884  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.170      ;
; 0.886  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.913      ; 2.565      ;
; 0.888  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.913      ; 2.567      ;
; 0.889  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.175      ;
; 0.891  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.177      ;
; 0.891  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.520      ; 2.177      ;
; 0.892  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.913      ; 2.571      ;
; 0.995  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.517      ; 2.278      ;
; 0.996  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 1.517      ; 2.279      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.428 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 1.540      ;
; 0.513 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 1.625      ;
; 0.551 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.848      ; 1.665      ;
; 0.661 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.848      ; 1.775      ;
; 0.666 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 1.778      ;
; 0.675 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 1.784      ;
; 0.685 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.848      ; 1.799      ;
; 0.686 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 1.795      ;
; 0.691 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.848      ; 1.805      ;
; 0.694 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 1.803      ;
; 0.695 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 1.804      ;
; 0.704 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.848      ; 1.818      ;
; 0.716 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 1.838      ;
; 0.717 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 1.839      ;
; 0.717 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 1.839      ;
; 0.721 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 1.843      ;
; 0.721 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 1.843      ;
; 0.864 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 1.981      ;
; 0.868 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 1.985      ;
; 0.870 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 1.987      ;
; 0.874 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 1.991      ;
; 0.954 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.066      ;
; 0.960 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 2.069      ;
; 0.962 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.079      ;
; 0.966 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.083      ;
; 0.968 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.085      ;
; 0.972 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.089      ;
; 0.974 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 2.083      ;
; 0.982 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.099      ;
; 0.983 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.100      ;
; 1.025 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.843      ; 2.134      ;
; 1.033 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.150      ;
; 1.035 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.152      ;
; 1.039 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.156      ;
; 1.041 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.158      ;
; 1.044 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.161      ;
; 1.045 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.162      ;
; 1.047 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.164      ;
; 1.091 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.213      ;
; 1.092 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.214      ;
; 1.094 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.216      ;
; 1.095 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.217      ;
; 1.131 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.248      ;
; 1.133 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.250      ;
; 1.137 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.254      ;
; 1.139 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.256      ;
; 1.142 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.259      ;
; 1.143 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.260      ;
; 1.145 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.262      ;
; 1.189 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.311      ;
; 1.190 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.312      ;
; 1.192 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.314      ;
; 1.193 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.315      ;
; 1.255 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.372      ;
; 1.267 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.389      ;
; 1.363 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.480      ;
; 1.365 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.856      ; 2.487      ;
; 1.367 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.484      ;
; 1.368 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.485      ;
; 1.376 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.493      ;
; 1.377 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.494      ;
; 1.377 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.494      ;
; 1.377 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.494      ;
; 1.378 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 2.495      ;
; 1.440 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.561      ;
; 1.444 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.565      ;
; 1.446 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.567      ;
; 1.450 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.571      ;
; 1.609 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.730      ;
; 1.611 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.732      ;
; 1.615 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.736      ;
; 1.617 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.738      ;
; 1.620 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.741      ;
; 1.621 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.742      ;
; 1.623 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.855      ; 2.744      ;
; 1.667 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.860      ; 2.793      ;
; 1.668 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.860      ; 2.794      ;
; 1.670 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.860      ; 2.796      ;
; 1.671 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.860      ; 2.797      ;
; 1.713 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.825      ;
; 1.717 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.829      ;
; 1.719 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.831      ;
; 1.723 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.835      ;
; 1.843 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.860      ; 2.969      ;
; 1.882 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.994      ;
; 1.884 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 2.996      ;
; 1.888 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 3.000      ;
; 1.890 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 3.002      ;
; 1.893 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 3.005      ;
; 1.894 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 3.006      ;
; 1.896 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.846      ; 3.008      ;
; 1.940 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 3.057      ;
; 1.941 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 3.058      ;
; 1.943 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 3.060      ;
; 1.944 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 3.061      ;
; 2.116 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.851      ; 3.233      ;
; 2.776 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.760      ; 3.802      ;
; 2.776 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.760      ; 3.802      ;
; 2.822 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.760      ; 3.848      ;
; 2.822 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.760      ; 3.848      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; -1.668 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.663     ; 2.041      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 0.831  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.331  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 2.680      ; 2.635      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 1.587  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
; 2.087  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 1.879      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.879      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; -0.061 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 2.680      ; 2.635      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
; 2.438  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.663     ; 2.041      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|comb|n3|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|comb|n3|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|statereg|ff1|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|statereg|ff1|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[9]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.427 ; 10.427 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.046 ; 10.046 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.843  ; 9.843  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.278 ; 10.278 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.071 ; 10.071 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.103 ; 10.103 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.427 ; 10.427 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.089 ; 10.089 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 9.602  ; 9.602  ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.606  ; 9.606  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.818  ; 9.818  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 9.603  ; 9.603  ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.070 ; 10.070 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.627  ; 9.627  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.015 ; 10.015 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 9.350  ; 9.350  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.901  ; 6.901  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.188  ; 7.188  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.191  ; 7.191  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.673  ; 6.673  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.102  ; 7.102  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.231  ; 7.231  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.438  ; 7.438  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.918  ; 6.918  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.125  ; 7.125  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.363  ; 7.363  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.410  ; 7.410  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.863  ; 6.863  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.939  ; 6.939  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.166  ; 7.166  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.198  ; 7.198  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.438  ; 7.438  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.419  ; 7.419  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.117  ; 7.117  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.119  ; 7.119  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.685  ; 8.685  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.426  ; 8.426  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.320  ; 8.320  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.540  ; 8.540  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.466  ; 8.466  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.685  ; 8.685  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.468  ; 8.468  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.463  ; 8.463  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.684  ; 8.684  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.425  ; 8.425  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.308  ; 8.308  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.180  ; 8.180  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.201  ; 8.201  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.198  ; 8.198  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.670  ; 8.670  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.662  ; 8.662  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.436  ; 8.436  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 9.350  ; 9.350  ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.046 ; 10.046 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.843  ; 9.843  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.278 ; 10.278 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.071 ; 10.071 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.103 ; 10.103 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.427 ; 10.427 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.089 ; 10.089 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 9.602  ; 9.602  ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.606  ; 9.606  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.818  ; 9.818  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 9.603  ; 9.603  ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.070 ; 10.070 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.627  ; 9.627  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.015 ; 10.015 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 9.350  ; 9.350  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 6.673  ; 6.673  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.901  ; 6.901  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.188  ; 7.188  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.191  ; 7.191  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.673  ; 6.673  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.102  ; 7.102  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.231  ; 7.231  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.918  ; 6.918  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.125  ; 7.125  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.363  ; 7.363  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.410  ; 7.410  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.863  ; 6.863  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.939  ; 6.939  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.166  ; 7.166  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.198  ; 7.198  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.438  ; 7.438  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.419  ; 7.419  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.117  ; 7.117  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.119  ; 7.119  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.180  ; 8.180  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.426  ; 8.426  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.320  ; 8.320  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.540  ; 8.540  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.466  ; 8.466  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.685  ; 8.685  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.468  ; 8.468  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.463  ; 8.463  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.684  ; 8.684  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.425  ; 8.425  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.308  ; 8.308  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.180  ; 8.180  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.201  ; 8.201  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.198  ; 8.198  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.670  ; 8.670  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.662  ; 8.662  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.436  ; 8.436  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.911 ; -142.648      ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; -1.372 ; -39.909       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.353 ; -19.535       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.583 ; -28.107       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.281  ; 0.000         ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.300  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.189 ; -3.024        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.956 ; -15.296       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -305.406      ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500 ; -32.000       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -16.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.911 ; operational:operationalunit|regfile:reg|Rq_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.630     ; 1.813      ;
; -1.896 ; operational:operationalunit|regfile:reg|Rq_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.786     ; 1.642      ;
; -1.877 ; operational:operationalunit|regfile:reg|Rq_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.630     ; 1.779      ;
; -1.862 ; operational:operationalunit|regfile:reg|Rq_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.786     ; 1.608      ;
; -1.809 ; operational:operationalunit|regfile:reg|Rq_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.625     ; 1.716      ;
; -1.805 ; operational:operationalunit|regfile:reg|Rq_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.630     ; 1.707      ;
; -1.801 ; operational:operationalunit|regfile:reg|Rp_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.861      ;
; -1.794 ; operational:operationalunit|regfile:reg|Rq_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.781     ; 1.545      ;
; -1.790 ; operational:operationalunit|regfile:reg|Rq_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.786     ; 1.536      ;
; -1.786 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.846      ;
; -1.786 ; operational:operationalunit|regfile:reg|Rp_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.690      ;
; -1.771 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.675      ;
; -1.768 ; operational:operationalunit|regfile:reg|Rp_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.828      ;
; -1.762 ; operational:operationalunit|regfile:reg|Rq_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.625     ; 1.669      ;
; -1.753 ; operational:operationalunit|regfile:reg|Rp_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.657      ;
; -1.747 ; operational:operationalunit|regfile:reg|Rq_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.781     ; 1.498      ;
; -1.699 ; operational:operationalunit|regfile:reg|Rq_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.625     ; 1.606      ;
; -1.691 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.751      ;
; -1.684 ; operational:operationalunit|regfile:reg|Rq_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.781     ; 1.435      ;
; -1.676 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.580      ;
; -1.654 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.468     ; 1.718      ;
; -1.650 ; operational:operationalunit|regfile:reg|Rp_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.710      ;
; -1.635 ; operational:operationalunit|regfile:reg|Rp_data[4]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.539      ;
; -1.633 ; operational:operationalunit|regfile:reg|Rq_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.625     ; 1.540      ;
; -1.624 ; operational:operationalunit|regfile:reg|Rp_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.684      ;
; -1.618 ; operational:operationalunit|regfile:reg|Rq_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.781     ; 1.369      ;
; -1.609 ; operational:operationalunit|regfile:reg|Rp_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.628     ; 1.513      ;
; -1.608 ; operational:operationalunit|regfile:reg|Rq_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.625     ; 1.515      ;
; -1.593 ; operational:operationalunit|regfile:reg|Rq_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.781     ; 1.344      ;
; -1.592 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.001      ; 2.592      ;
; -1.592 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.001      ; 2.592      ;
; -1.592 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.001      ; 2.592      ;
; -1.592 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.001      ; 2.592      ;
; -1.592 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; 0.001      ; 2.592      ;
; -1.583 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.578      ;
; -1.583 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.578      ;
; -1.583 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.578      ;
; -1.583 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.578      ;
; -1.583 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.578      ;
; -1.581 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.576      ;
; -1.581 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.576      ;
; -1.581 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.576      ;
; -1.581 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.576      ;
; -1.581 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.576      ;
; -1.581 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.624     ; 1.489      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.577 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.543      ;
; -1.576 ; operational:operationalunit|regfile:reg|Rp_data[9]                                                         ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.468     ; 1.640      ;
; -1.574 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.569      ;
; -1.574 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.569      ;
; -1.574 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.569      ;
; -1.574 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.569      ;
; -1.574 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.569      ;
; -1.573 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.568      ;
; -1.573 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.568      ;
; -1.573 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.568      ;
; -1.573 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.568      ;
; -1.573 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.568      ;
; -1.573 ; operational:operationalunit|regfile:reg|Rp_data[6]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.633      ;
; -1.572 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.538      ;
; -1.572 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.538      ;
; -1.572 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.538      ;
; -1.572 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.538      ;
; -1.572 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; clk                                              ; clk         ; 1.000        ; -0.066     ; 2.538      ;
; -1.571 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.571 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.566      ;
; -1.570 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.565      ;
; -1.570 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.565      ;
; -1.570 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.565      ;
; -1.570 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.565      ;
; -1.570 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.565      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.567 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.562      ;
; -1.566 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.561      ;
; -1.566 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.561      ;
; -1.566 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.561      ;
; -1.566 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.561      ;
; -1.566 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.561      ;
; -1.566 ; operational:operationalunit|regfile:reg|Rp_data[7]                                                         ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; -0.472     ; 1.626      ;
; -1.564 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.559      ;
; -1.564 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_4c61:auto_generated|ram_block1a0~porta_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.004     ; 2.559      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.608      ;
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.608      ;
; -1.346 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.582      ;
; -1.346 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.582      ;
; -1.331 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.567      ;
; -1.331 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.567      ;
; -1.329 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.565      ;
; -1.329 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.565      ;
; -1.325 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.561      ;
; -1.325 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.561      ;
; -1.324 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.560      ;
; -1.324 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.560      ;
; -1.311 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.399      ;
; -1.311 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.399      ;
; -1.298 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.382      ;
; -1.298 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.382      ;
; -1.295 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.383      ;
; -1.295 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.383      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.518      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.518      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.515      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.515      ;
; -1.249 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.337      ;
; -1.249 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.333      ;
; -1.249 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.337      ;
; -1.249 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.333      ;
; -1.247 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.335      ;
; -1.247 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.483      ;
; -1.247 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.335      ;
; -1.247 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.483      ;
; -1.246 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.334      ;
; -1.246 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.334      ;
; -1.245 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.333      ;
; -1.245 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.333      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.332      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.332      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.328      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.332      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.332      ;
; -1.244 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.328      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.331      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.331      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.327      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.331      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.331      ;
; -1.243 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.552      ; 2.327      ;
; -1.241 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.329      ;
; -1.241 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.329      ;
; -1.233 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.469      ;
; -1.233 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.469      ;
; -1.233 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.469      ;
; -1.233 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.704      ; 2.469      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.316      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.556      ; 2.316      ;
; -1.200 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.441      ;
; -1.200 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.441      ;
; -1.089 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.330      ;
; -1.089 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.330      ;
; -1.088 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.329      ;
; -1.088 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.329      ;
; -1.087 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.328      ;
; -1.087 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.328      ;
; -1.074 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.315      ;
; -1.074 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.709      ; 2.315      ;
; -0.205 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.627      ; 1.364      ;
; -0.204 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.627      ; 1.363      ;
; -0.186 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.781      ; 1.499      ;
; -0.180 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.343      ;
; -0.180 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.343      ;
; -0.179 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.342      ;
; -0.174 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.337      ;
; -0.174 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.337      ;
; -0.173 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.336      ;
; -0.172 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.335      ;
; -0.172 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.335      ;
; -0.171 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.334      ;
; -0.171 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.631      ; 1.334      ;
; -0.171 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.624      ; 1.327      ;
; -0.170 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.624      ; 1.326      ;
; -0.156 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.624      ; 1.312      ;
; -0.155 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.624      ; 1.311      ;
; -0.146 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.306      ;
; -0.146 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.306      ;
; -0.145 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.305      ;
; -0.140 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.300      ;
; -0.140 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.300      ;
; -0.139 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.299      ;
; -0.138 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.298      ;
; -0.138 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.298      ;
; -0.137 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.297      ;
; -0.137 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.297      ;
; -0.131 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.291      ;
; -0.131 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.291      ;
; -0.130 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.290      ;
; -0.125 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.285      ;
; -0.125 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.285      ;
; -0.124 ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.627      ; 1.283      ;
; -0.124 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.284      ;
; -0.123 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.283      ;
; -0.123 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0.500        ; 0.628      ; 1.283      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.353 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.608      ;
; -1.353 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.608      ;
; -1.327 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.582      ;
; -1.327 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.582      ;
; -1.312 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.567      ;
; -1.312 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.567      ;
; -1.310 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.565      ;
; -1.310 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.565      ;
; -1.306 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.561      ;
; -1.306 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.561      ;
; -1.305 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.560      ;
; -1.305 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.560      ;
; -1.263 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.518      ;
; -1.263 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.518      ;
; -1.260 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.515      ;
; -1.260 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.515      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.483      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.483      ;
; -1.214 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.469      ;
; -1.214 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.469      ;
; -1.214 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.469      ;
; -1.214 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.223      ; 2.469      ;
; -1.181 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.441      ;
; -1.181 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.441      ;
; -1.070 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.330      ;
; -1.070 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.330      ;
; -1.069 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.329      ;
; -1.069 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.329      ;
; -1.068 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.328      ;
; -1.068 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.328      ;
; -1.055 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.315      ;
; -1.055 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.228      ; 2.315      ;
; -0.167 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.499      ;
; -0.089 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.421      ;
; -0.089 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.421      ;
; -0.087 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.419      ;
; -0.086 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.418      ;
; -0.064 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.391      ;
; -0.063 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.390      ;
; -0.062 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.389      ;
; -0.059 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.386      ;
; -0.056 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.383      ;
; -0.053 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.380      ;
; -0.052 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.379      ;
; -0.032 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.308      ; 1.372      ;
; 0.016  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.311      ;
; 0.019  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.308      ;
; 0.022  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.305      ;
; 0.025  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.295      ; 1.302      ;
; 0.046  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.308      ; 1.294      ;
; 0.046  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.308      ; 1.294      ;
; 0.048  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.308      ; 1.292      ;
; 0.049  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.308      ; 1.291      ;
; 0.071  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.264      ;
; 0.072  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.263      ;
; 0.073  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.262      ;
; 0.076  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.259      ;
; 0.079  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.256      ;
; 0.082  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.253      ;
; 0.083  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.252      ;
; 0.151  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.184      ;
; 0.154  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.178      ;
; 0.154  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.178      ;
; 0.154  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.178      ;
; 0.154  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.181      ;
; 0.155  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.177      ;
; 0.155  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.177      ;
; 0.156  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.176      ;
; 0.157  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.178      ;
; 0.158  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.174      ;
; 0.160  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.303      ; 1.175      ;
; 0.161  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.171      ;
; 0.161  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.176      ;
; 0.217  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.115      ;
; 0.227  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.110      ;
; 0.239  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.098      ;
; 0.239  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.098      ;
; 0.241  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.096      ;
; 0.242  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.095      ;
; 0.264  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.068      ;
; 0.265  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.067      ;
; 0.266  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.066      ;
; 0.269  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.063      ;
; 0.272  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.060      ;
; 0.275  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.057      ;
; 0.276  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.056      ;
; 0.305  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.032      ;
; 0.305  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.032      ;
; 0.307  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.030      ;
; 0.308  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.305      ; 1.029      ;
; 0.312  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.291      ; 1.011      ;
; 0.330  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.002      ;
; 0.331  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.001      ;
; 0.332  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 1.000      ;
; 0.335  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.997      ;
; 0.338  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.994      ;
; 0.338  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.994      ;
; 0.338  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.994      ;
; 0.341  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.991      ;
; 0.342  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.300      ; 0.990      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.583 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.814      ; 0.524      ;
; -1.205 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.814      ; 0.902      ;
; -1.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.814      ; 0.903      ;
; -1.192 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.814      ; 0.915      ;
; -1.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.658      ; 0.815      ;
; -1.083 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.814      ; 0.524      ;
; -1.072 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.663      ; 0.884      ;
; -0.997 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.954      ;
; -0.972 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.976      ;
; -0.972 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.976      ;
; -0.972 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.976      ;
; -0.938 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.663      ; 1.018      ;
; -0.937 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.010      ;
; -0.908 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.039      ;
; -0.905 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.042      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.043      ;
; -0.903 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.044      ;
; -0.901 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.046      ;
; -0.900 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.047      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.730      ; 1.156      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.730      ; 1.156      ;
; -0.845 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.655      ; 1.103      ;
; -0.845 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.655      ; 1.103      ;
; -0.845 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.655      ; 1.103      ;
; -0.844 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.731      ; 1.166      ;
; -0.818 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.726      ; 1.187      ;
; -0.803 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.663      ; 1.153      ;
; -0.803 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.663      ; 1.153      ;
; -0.773 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.178      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.182      ;
; -0.764 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.183      ;
; -0.764 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.183      ;
; -0.760 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.187      ;
; -0.730 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.217      ;
; -0.729 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.218      ;
; -0.729 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.218      ;
; -0.726 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.730      ; 1.283      ;
; -0.726 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.730      ; 1.283      ;
; -0.725 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.222      ;
; -0.715 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.735      ; 1.299      ;
; -0.715 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.735      ; 1.299      ;
; -0.710 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.731      ; 1.300      ;
; -0.705 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.814      ; 0.902      ;
; -0.704 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.814      ; 0.903      ;
; -0.694 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.253      ;
; -0.692 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.814      ; 0.915      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.257      ;
; -0.684 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.726      ; 1.321      ;
; -0.669 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.663      ; 1.287      ;
; -0.669 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.663      ; 1.287      ;
; -0.646 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.658      ; 1.305      ;
; -0.636 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.658      ; 0.815      ;
; -0.588 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.735      ; 1.426      ;
; -0.588 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.735      ; 1.426      ;
; -0.572 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.663      ; 0.884      ;
; -0.497 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.954      ;
; -0.472 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.976      ;
; -0.472 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.976      ;
; -0.472 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.976      ;
; -0.438 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.663      ; 1.018      ;
; -0.437 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.010      ;
; -0.408 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.039      ;
; -0.405 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.042      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.043      ;
; -0.403 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.044      ;
; -0.401 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.046      ;
; -0.400 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.047      ;
; -0.353 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.730      ; 1.156      ;
; -0.353 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.730      ; 1.156      ;
; -0.345 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.655      ; 1.103      ;
; -0.345 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.655      ; 1.103      ;
; -0.345 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.655      ; 1.103      ;
; -0.344 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.731      ; 1.166      ;
; -0.318 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.726      ; 1.187      ;
; -0.303 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.663      ; 1.153      ;
; -0.303 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.663      ; 1.153      ;
; -0.273 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 1.178      ;
; -0.265 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.182      ;
; -0.264 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.183      ;
; -0.264 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.183      ;
; -0.260 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.187      ;
; -0.230 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.217      ;
; -0.229 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.218      ;
; -0.229 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.218      ;
; -0.226 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.730      ; 1.283      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.281 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 0.728      ;
; 0.321 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 0.768      ;
; 0.340 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.296      ; 0.788      ;
; 0.385 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 0.832      ;
; 0.391 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.296      ; 0.839      ;
; 0.396 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.296      ; 0.844      ;
; 0.396 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.296      ; 0.844      ;
; 0.401 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.844      ;
; 0.402 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.845      ;
; 0.405 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.296      ; 0.853      ;
; 0.407 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.850      ;
; 0.410 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.853      ;
; 0.414 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 0.871      ;
; 0.415 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 0.872      ;
; 0.416 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 0.873      ;
; 0.420 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 0.877      ;
; 0.421 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 0.878      ;
; 0.461 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.913      ;
; 0.464 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.916      ;
; 0.467 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.919      ;
; 0.470 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.922      ;
; 0.523 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 0.970      ;
; 0.527 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.979      ;
; 0.530 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.973      ;
; 0.530 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.982      ;
; 0.533 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.985      ;
; 0.535 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 0.978      ;
; 0.536 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.988      ;
; 0.538 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.990      ;
; 0.539 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.991      ;
; 0.542 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.994      ;
; 0.542 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.994      ;
; 0.542 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.994      ;
; 0.545 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 0.997      ;
; 0.548 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.000      ;
; 0.549 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.001      ;
; 0.550 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.002      ;
; 0.568 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.291      ; 1.011      ;
; 0.572 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.029      ;
; 0.573 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.030      ;
; 0.575 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.032      ;
; 0.575 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.032      ;
; 0.604 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.056      ;
; 0.605 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.057      ;
; 0.608 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.060      ;
; 0.611 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.063      ;
; 0.614 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.066      ;
; 0.615 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.067      ;
; 0.616 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.068      ;
; 0.638 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.095      ;
; 0.639 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.096      ;
; 0.641 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.098      ;
; 0.641 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.098      ;
; 0.653 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.110      ;
; 0.663 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.115      ;
; 0.719 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.171      ;
; 0.719 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.305      ; 1.176      ;
; 0.720 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.175      ;
; 0.722 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.174      ;
; 0.723 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.178      ;
; 0.724 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.176      ;
; 0.725 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.177      ;
; 0.725 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.177      ;
; 0.726 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.178      ;
; 0.726 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.181      ;
; 0.726 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.178      ;
; 0.726 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.178      ;
; 0.729 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.184      ;
; 0.797 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.252      ;
; 0.798 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.253      ;
; 0.801 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.256      ;
; 0.804 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.259      ;
; 0.807 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.262      ;
; 0.808 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.263      ;
; 0.809 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.303      ; 1.264      ;
; 0.831 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.308      ; 1.291      ;
; 0.832 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.308      ; 1.292      ;
; 0.834 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.308      ; 1.294      ;
; 0.834 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.308      ; 1.294      ;
; 0.855 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.302      ;
; 0.858 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.305      ;
; 0.861 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.308      ;
; 0.864 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.311      ;
; 0.912 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.308      ; 1.372      ;
; 0.932 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.379      ;
; 0.933 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.380      ;
; 0.936 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.383      ;
; 0.939 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.386      ;
; 0.942 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.389      ;
; 0.943 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.390      ;
; 0.944 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.295      ; 1.391      ;
; 0.966 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.418      ;
; 0.967 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.419      ;
; 0.969 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.421      ;
; 0.969 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.421      ;
; 1.047 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.300      ; 1.499      ;
; 1.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.228      ; 2.315      ;
; 1.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.228      ; 2.315      ;
; 1.948 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.228      ; 2.328      ;
; 1.948 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.228      ; 2.328      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.300 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.776      ; 0.728      ;
; 0.340 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.776      ; 0.768      ;
; 0.349 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.620      ;
; 0.359 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.777      ; 0.788      ;
; 0.386 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.657      ;
; 0.404 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.776      ; 0.832      ;
; 0.410 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.777      ; 0.839      ;
; 0.415 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.777      ; 0.844      ;
; 0.415 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.777      ; 0.844      ;
; 0.420 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.844      ;
; 0.421 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.845      ;
; 0.424 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.777      ; 0.853      ;
; 0.426 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.850      ;
; 0.429 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.853      ;
; 0.433 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 0.871      ;
; 0.434 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 0.872      ;
; 0.435 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 0.873      ;
; 0.439 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 0.877      ;
; 0.440 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 0.878      ;
; 0.446 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.717      ;
; 0.450 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.721      ;
; 0.451 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.722      ;
; 0.455 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.726      ;
; 0.457 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.728      ;
; 0.458 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.729      ;
; 0.463 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.734      ;
; 0.464 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.735      ;
; 0.468 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.739      ;
; 0.480 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.913      ;
; 0.483 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.916      ;
; 0.486 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.919      ;
; 0.489 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.922      ;
; 0.501 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.772      ;
; 0.542 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.776      ; 0.970      ;
; 0.546 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.979      ;
; 0.549 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.973      ;
; 0.549 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.982      ;
; 0.552 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.985      ;
; 0.554 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 0.978      ;
; 0.555 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.988      ;
; 0.557 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.990      ;
; 0.558 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.991      ;
; 0.561 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.994      ;
; 0.561 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.994      ;
; 0.561 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.994      ;
; 0.564 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 0.997      ;
; 0.567 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.000      ;
; 0.568 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.001      ;
; 0.569 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.002      ;
; 0.587 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.772      ; 1.011      ;
; 0.591 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.029      ;
; 0.592 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.030      ;
; 0.594 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.032      ;
; 0.594 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.032      ;
; 0.623 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.056      ;
; 0.624 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.057      ;
; 0.627 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.060      ;
; 0.628 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.899      ;
; 0.629 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.624      ; 0.905      ;
; 0.630 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.063      ;
; 0.633 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.066      ;
; 0.634 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 0.914      ;
; 0.634 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 0.914      ;
; 0.634 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.067      ;
; 0.635 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.068      ;
; 0.657 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.095      ;
; 0.658 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.096      ;
; 0.660 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.098      ;
; 0.660 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.098      ;
; 0.672 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.110      ;
; 0.675 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.946      ;
; 0.676 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.624      ; 0.952      ;
; 0.682 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.115      ;
; 0.683 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.954      ;
; 0.691 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.619      ; 0.962      ;
; 0.723 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.003      ;
; 0.723 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.003      ;
; 0.724 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.004      ;
; 0.724 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.004      ;
; 0.725 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.005      ;
; 0.726 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.006      ;
; 0.726 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.006      ;
; 0.731 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.011      ;
; 0.732 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.012      ;
; 0.732 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.628      ; 1.012      ;
; 0.738 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.171      ;
; 0.738 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.786      ; 1.176      ;
; 0.739 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.784      ; 1.175      ;
; 0.741 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.174      ;
; 0.742 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.784      ; 1.178      ;
; 0.743 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.176      ;
; 0.744 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.177      ;
; 0.744 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.177      ;
; 0.745 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.178      ;
; 0.745 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.784      ; 1.181      ;
; 0.745 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.178      ;
; 0.745 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.781      ; 1.178      ;
; 0.748 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q   ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.784      ; 1.184      ;
; 0.756 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.624      ; 1.032      ;
; 0.757 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff1|q ; -0.500       ; 0.624      ; 1.033      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; -0.189 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.160     ; 1.061      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 0.972  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.500        ; 1.654      ; 1.355      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.336  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 0.991      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.472  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 1.000        ; 1.654      ; 1.355      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
; 1.836  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 0.991      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.956 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 0.991      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.592 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; 0.000        ; 1.654      ; 1.355      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 0.991      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; -0.092 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk         ; -0.500       ; 1.654      ; 1.355      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
; 1.069  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.160     ; 1.061      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff1|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|comb|n3|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|comb|n3|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; controlunit|comb|n3~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|statereg|ff1|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Rise       ; controlunit|statereg|ff1|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; Fall       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datad                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rq_data[9]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 6.108 ; 6.108 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.906 ; 5.906 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.014 ; 6.014 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.925 ; 5.925 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.946 ; 5.946 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.858 ; 5.858 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.108 ; 6.108 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.936 ; 5.936 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.711 ; 5.711 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.721 ; 5.721 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.801 ; 5.801 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.719 ; 5.719 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.956 ; 5.956 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.739 ; 5.739 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.894 ; 5.894 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.587 ; 5.587 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.902 ; 3.902 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.790 ; 3.790 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.011 ; 4.011 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.095 ; 4.095 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.911 ; 3.911 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.131 ; 4.131 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.858 ; 3.858 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.873 ; 3.873 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.972 ; 3.972 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.008 ; 4.008 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.138 ; 4.138 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.040 ; 4.040 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.136 ; 4.136 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.856 ; 3.856 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.985 ; 3.985 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.986 ; 3.986 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.654 ; 4.654 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.523 ; 4.523 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.488 ; 4.488 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.605 ; 4.605 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.553 ; 4.553 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.651 ; 4.651 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.563 ; 4.563 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.552 ; 4.552 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.654 ; 4.654 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.527 ; 4.527 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.478 ; 4.478 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.411 ; 4.411 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.428 ; 4.428 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.416 ; 4.416 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.646 ; 4.646 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.637 ; 4.637 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.528 ; 4.528 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.587 ; 5.587 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.906 ; 5.906 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.014 ; 6.014 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.925 ; 5.925 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.946 ; 5.946 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.858 ; 5.858 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.108 ; 6.108 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.936 ; 5.936 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.711 ; 5.711 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.721 ; 5.721 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.801 ; 5.801 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.719 ; 5.719 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.956 ; 5.956 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.739 ; 5.739 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.894 ; 5.894 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.587 ; 5.587 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.790 ; 3.790 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.902 ; 3.902 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.790 ; 3.790 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.011 ; 4.011 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.095 ; 4.095 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.856 ; 3.856 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.911 ; 3.911 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.131 ; 4.131 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.858 ; 3.858 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.873 ; 3.873 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.972 ; 3.972 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.008 ; 4.008 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.138 ; 4.138 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.040 ; 4.040 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.136 ; 4.136 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.856 ; 3.856 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.985 ; 3.985 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.986 ; 3.986 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.411 ; 4.411 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.523 ; 4.523 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.488 ; 4.488 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.605 ; 4.605 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.553 ; 4.553 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.651 ; 4.651 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.563 ; 4.563 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.552 ; 4.552 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.654 ; 4.654 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.527 ; 4.527 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.478 ; 4.478 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.411 ; 4.411 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.428 ; 4.428 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.416 ; 4.416 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.646 ; 4.646 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.637 ; 4.637 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.528 ; 4.528 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.901   ; -2.818  ; -1.668   ; -1.317  ; -1.627              ;
;  clk                                              ; -4.901   ; -2.818  ; -1.668   ; -1.317  ; -1.627              ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -2.648   ; 0.281   ; N/A      ; N/A     ; -0.500              ;
;  control:controlunit|reg4:statereg|flipflop:ff1|q ; -2.090   ; -0.130  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -403.464 ; -30.258 ; -26.688  ; -21.072 ; -353.406            ;
;  clk                                              ; -305.759 ; -30.076 ; -26.688  ; -21.072 ; -305.406            ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -38.034  ; 0.000   ; N/A      ; N/A     ; -16.000             ;
;  control:controlunit|reg4:statereg|flipflop:ff1|q ; -59.671  ; -0.182  ; N/A      ; N/A     ; -32.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.427 ; 10.427 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.046 ; 10.046 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.843  ; 9.843  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.278 ; 10.278 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.071 ; 10.071 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.103 ; 10.103 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.427 ; 10.427 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.089 ; 10.089 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 9.602  ; 9.602  ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.606  ; 9.606  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.818  ; 9.818  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 9.603  ; 9.603  ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.070 ; 10.070 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.627  ; 9.627  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.015 ; 10.015 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 9.350  ; 9.350  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.901  ; 6.901  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.188  ; 7.188  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.191  ; 7.191  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.673  ; 6.673  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.102  ; 7.102  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.231  ; 7.231  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.438  ; 7.438  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.918  ; 6.918  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.125  ; 7.125  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.363  ; 7.363  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.410  ; 7.410  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.863  ; 6.863  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.939  ; 6.939  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.166  ; 7.166  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.198  ; 7.198  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.438  ; 7.438  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.419  ; 7.419  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.117  ; 7.117  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.119  ; 7.119  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.685  ; 8.685  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.426  ; 8.426  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.320  ; 8.320  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.540  ; 8.540  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.466  ; 8.466  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.685  ; 8.685  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.468  ; 8.468  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.463  ; 8.463  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.684  ; 8.684  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.425  ; 8.425  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.308  ; 8.308  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.180  ; 8.180  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.201  ; 8.201  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.198  ; 8.198  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.670  ; 8.670  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.662  ; 8.662  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 8.436  ; 8.436  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.587 ; 5.587 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.906 ; 5.906 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.014 ; 6.014 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.925 ; 5.925 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.946 ; 5.946 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.858 ; 5.858 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.108 ; 6.108 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.936 ; 5.936 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.711 ; 5.711 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.721 ; 5.721 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.801 ; 5.801 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.719 ; 5.719 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.956 ; 5.956 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.739 ; 5.739 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.894 ; 5.894 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.587 ; 5.587 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.790 ; 3.790 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.902 ; 3.902 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.790 ; 3.790 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.011 ; 4.011 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.095 ; 4.095 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.856 ; 3.856 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.911 ; 3.911 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.131 ; 4.131 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.858 ; 3.858 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.873 ; 3.873 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.972 ; 3.972 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.008 ; 4.008 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.138 ; 4.138 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.040 ; 4.040 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.136 ; 4.136 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.856 ; 3.856 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.985 ; 3.985 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.986 ; 3.986 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.411 ; 4.411 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.523 ; 4.523 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.488 ; 4.488 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.605 ; 4.605 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.553 ; 4.553 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.651 ; 4.651 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.563 ; 4.563 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.552 ; 4.552 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.654 ; 4.654 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.527 ; 4.527 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.478 ; 4.478 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.411 ; 4.411 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.428 ; 4.428 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.416 ; 4.416 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.646 ; 4.646 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.637 ; 4.637 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 4.528 ; 4.528 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff1|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 627      ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 85       ; 53       ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk                                              ; 119      ; 247      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 128      ; 0        ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0        ; 0        ; 272      ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 627      ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 85       ; 53       ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk                                              ; 119      ; 247      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 128      ; 0        ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff1|q ; 0        ; 0        ; 272      ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 16       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 16       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff1|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 12 12:05:42 2024
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff0|q control:controlunit|reg4:statereg|flipflop:ff0|q
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff1|q control:controlunit|reg4:statereg|flipflop:ff1|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.901      -305.759 clk 
    Info (332119):    -2.648       -38.034 control:controlunit|reg4:statereg|flipflop:ff0|q 
    Info (332119):    -2.090       -59.671 control:controlunit|reg4:statereg|flipflop:ff1|q 
Info (332146): Worst-case hold slack is -2.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.818       -30.076 clk 
    Info (332119):    -0.130        -0.182 control:controlunit|reg4:statereg|flipflop:ff1|q 
    Info (332119):     0.428         0.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -1.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.668       -26.688 clk 
Info (332146): Worst-case removal slack is -1.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.317       -21.072 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -305.406 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff1|q 
    Info (332119):    -0.500       -16.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.911
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.911      -142.648 clk 
    Info (332119):    -1.372       -39.909 control:controlunit|reg4:statereg|flipflop:ff1|q 
    Info (332119):    -1.353       -19.535 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.583       -28.107 clk 
    Info (332119):     0.281         0.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
    Info (332119):     0.300         0.000 control:controlunit|reg4:statereg|flipflop:ff1|q 
Info (332146): Worst-case recovery slack is -0.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.189        -3.024 clk 
Info (332146): Worst-case removal slack is -0.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.956       -15.296 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -305.406 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff1|q 
    Info (332119):    -0.500       -16.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Mon Aug 12 12:05:43 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


