{

    "gestola":{
        
        "project-manager":{
            "open-gestola-project": "Open Gestola Project",
            "create-gestola-project": "Create Gestola Project",
            "create-rtl-model": "Create RTL Model",
            "delete-rtl-model": "Delete RTL Model",
            "exclude-from-design": "Exclude from Design",
            "include-into-design": "Include into Design",
            "set-as-top-module": "Set as Top Module"

        },

        "explorer":{
            "view-container-title": "Gestola: Project Explorer",
            "project-explorer-view-title": "Project Explorer",
            "rtl-model-explorer-view-title": "RTL Models Explorer",
            "file-explorer-systemLvl": "System Model", 
            "file-explorer-rtlLvl": "RTL",
            "file-explorer-topologyLvl-fpga": "FPGA",
            "file-explorer-topologyLvl-vlsi": "VLSI", 
            "file-explorer-otherFiles": "Other Files"
        },

        "system-level":{
            "view-container-title": "Gestola: System Level"
        },

        "rtl-level":{
            "view-container-title": "Gestola: RTl Level",
            "testbenches-explorer-view-title": "TestBenches Explorer",
            "module-hierarchy": "Module Hierarchy",
            "simulation-results": "Simulation Results"
        },

        "topology-level-fpga":{
            "view-container-title": "Gestola: Topology Level - FPGA"
        },

        "topology-level-vlsi":{
            "view-container-title": "Gestola: Topology Level - VLSI"
        }


    }

}