#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 24 03:49:04 2025
# Process ID: 13004
# Current directory: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1
# Command line: vivado.exe -log FFT_8_Point_Radix_2_Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FFT_8_Point_Radix_2_Wrapper.tcl -notrace
# Log file: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper.vdi
# Journal file: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FFT_8_Point_Radix_2_Wrapper.tcl -notrace
Command: link_design -top FFT_8_Point_Radix_2_Wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 685.324 ; gain = 380.129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 698.453 ; gain = 13.129

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181c43925

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.062 ; gain = 549.609

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 181c43925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 181c43925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f3d80298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f3d80298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19707873d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19707873d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1248.324 ; gain = 0.262
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1248.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19707873d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1248.324 ; gain = 0.262

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19707873d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1248.324 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19707873d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1248.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1248.324 ; gain = 563.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1248.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_8_Point_Radix_2_Wrapper_drc_opted.rpt -pb FFT_8_Point_Radix_2_Wrapper_drc_opted.pb -rpx FFT_8_Point_Radix_2_Wrapper_drc_opted.rpx
Command: report_drc -file FFT_8_Point_Radix_2_Wrapper_drc_opted.rpt -pb FFT_8_Point_Radix_2_Wrapper_drc_opted.pb -rpx FFT_8_Point_Radix_2_Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'P:/Programs_installed/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1248.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 188ebf2cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1248.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1248.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17271115a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5168305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5168305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.082 ; gain = 19.758
Phase 1 Placer Initialization | Checksum: 1c5168305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 180e01923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1268.082 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c0c7c644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758
Phase 2 Global Placement | Checksum: 170889b17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170889b17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c20a08a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dcf0a45e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bb546de4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1697b6138

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ffa05fbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ffa05fbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.082 ; gain = 19.758
Phase 3 Detail Placement | Checksum: 1ffa05fbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.082 ; gain = 19.758

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e4d1314

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e4d1314

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.311. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14c980df8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
Phase 4.1 Post Commit Optimization | Checksum: 14c980df8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c980df8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14c980df8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d681eb31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d681eb31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
Ending Placer Task | Checksum: bd6f2385

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.648 ; gain = 53.324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1309.312 ; gain = 7.664
INFO: [Common 17-1381] The checkpoint 'O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FFT_8_Point_Radix_2_Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1309.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FFT_8_Point_Radix_2_Wrapper_utilization_placed.rpt -pb FFT_8_Point_Radix_2_Wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1309.312 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FFT_8_Point_Radix_2_Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1309.312 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: acec7552 ConstDB: 0 ShapeSum: 1082ae33 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f836b640

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.512 ; gain = 113.199
Post Restoration Checksum: NetGraph: 69952fdd NumContArr: 8ea18663 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f836b640

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.512 ; gain = 113.199

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f836b640

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.762 ; gain = 119.449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f836b640

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.762 ; gain = 119.449
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170d1d5c4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1449.734 ; gain = 140.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.427  | TNS=0.000  | WHS=-0.109 | THS=-25.769|

Phase 2 Router Initialization | Checksum: 9722d116

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10fad6d03

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.899  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fd5ad4b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422
Phase 4 Rip-up And Reroute | Checksum: 1fd5ad4b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fd5ad4b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd5ad4b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422
Phase 5 Delay and Skew Optimization | Checksum: 1fd5ad4b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21f595e6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.911  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21f595e6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422
Phase 6 Post Hold Fix | Checksum: 21f595e6b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.39826 %
  Global Horizontal Routing Utilization  = 0.342292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21709f652

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21709f652

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23e1ad8a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.911  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23e1ad8a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.734 ; gain = 140.422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1449.734 ; gain = 140.422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1449.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFT_8_Point_Radix_2_Wrapper_drc_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_drc_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_drc_routed.rpx
Command: report_drc -file FFT_8_Point_Radix_2_Wrapper_drc_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_drc_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FFT_8_Point_Radix_2_Wrapper_power_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_power_summary_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_power_routed.rpx
Command: report_power -file FFT_8_Point_Radix_2_Wrapper_power_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_power_summary_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FFT_8_Point_Radix_2_Wrapper_route_status.rpt -pb FFT_8_Point_Radix_2_Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FFT_8_Point_Radix_2_Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file FFT_8_Point_Radix_2_Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FFT_8_Point_Radix_2_Wrapper_bus_skew_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_bus_skew_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 03:50:34 2025...
#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 24 04:06:59 2025
# Process ID: 12868
# Current directory: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1
# Command line: vivado.exe -log FFT_8_Point_Radix_2_Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FFT_8_Point_Radix_2_Wrapper.tcl -notrace
# Log file: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1/FFT_8_Point_Radix_2_Wrapper.vdi
# Journal file: O:/ADI_Internship/Assignments/FFT_Final_Project/FFT_8_Point_Radix_2_FPGA/FFT_8_Point_Radix_2_FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FFT_8_Point_Radix_2_Wrapper.tcl -notrace
Command: open_checkpoint FFT_8_Point_Radix_2_Wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 238.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1200.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1200.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1200.801 ; gain = 970.949
Command: write_bitstream -force FFT_8_Point_Radix_2_Wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'P:/Programs_installed/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 input FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 output FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1 multiplier stage FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 145 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FFT_8_Point_Radix_2_Wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1694.168 ; gain = 493.367
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 04:07:49 2025...
