===
REG
===

Component diagram
-----------------

.. symbolator:: ../../../xc/common/primitives/dsp48e1/nreg/reg.sim.v

Internal diagram
----------------

.. verilog-diagram:: ../../../xc/common/primitives/dsp48e1/nreg/reg.sim.v
   :type: netlistsvg
   :module: REG

Verilog File
------------

.. literalinclude:: ../../../xc/common/primitives/dsp48e1/nreg/reg.sim.v
   :language: verilog
   :caption: xc/common/primitives/dsp48e1/nreg/reg.sim.v

