Synthesizing design: debayer.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg50/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { debayer.sv}
Running PRESTO HDLC
Compiling source file ./source/debayer.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate debayer -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'debayer'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'debayer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'debayer' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'debayer_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
    0:00:01    7848.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/debayer.rep
report_area >> reports/debayer.rep
report_power -hier >> reports/debayer.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/debayer.v"
Writing verilog file '/home/ecegrid/a/mg50/Documents/ece_337_project/mapped/debayer.v'.
Warning: Verilog writer has added 1 nets to module debayer using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Dec 16 19:57:45 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     36
    Unconnected ports (LINT-28)                                     5
    Feedthrough (LINT-29)                                          16
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      8

Cells                                                               4
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'debayer_DW01_add_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'debayer_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'debayer', input port 'in[31]' is connected directly to output port 'out[23]'. (LINT-29)
Warning: In design 'debayer', input port 'in[30]' is connected directly to output port 'out[22]'. (LINT-29)
Warning: In design 'debayer', input port 'in[29]' is connected directly to output port 'out[21]'. (LINT-29)
Warning: In design 'debayer', input port 'in[28]' is connected directly to output port 'out[20]'. (LINT-29)
Warning: In design 'debayer', input port 'in[27]' is connected directly to output port 'out[19]'. (LINT-29)
Warning: In design 'debayer', input port 'in[26]' is connected directly to output port 'out[18]'. (LINT-29)
Warning: In design 'debayer', input port 'in[25]' is connected directly to output port 'out[17]'. (LINT-29)
Warning: In design 'debayer', input port 'in[24]' is connected directly to output port 'out[16]'. (LINT-29)
Warning: In design 'debayer', input port 'in[7]' is connected directly to output port 'out[7]'. (LINT-29)
Warning: In design 'debayer', input port 'in[6]' is connected directly to output port 'out[6]'. (LINT-29)
Warning: In design 'debayer', input port 'in[5]' is connected directly to output port 'out[5]'. (LINT-29)
Warning: In design 'debayer', input port 'in[4]' is connected directly to output port 'out[4]'. (LINT-29)
Warning: In design 'debayer', input port 'in[3]' is connected directly to output port 'out[3]'. (LINT-29)
Warning: In design 'debayer', input port 'in[2]' is connected directly to output port 'out[2]'. (LINT-29)
Warning: In design 'debayer', input port 'in[1]' is connected directly to output port 'out[1]'. (LINT-29)
Warning: In design 'debayer', input port 'in[0]' is connected directly to output port 'out[0]'. (LINT-29)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[24]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[25]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[26]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[27]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[28]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[29]'. (LINT-31)
Warning: In design 'debayer', output port 'out[31]' is connected directly to output port 'out[30]'. (LINT-31)
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'debayer', a pin on submodule 'add_20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'debayer', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'debayer', output port 'out[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'debayer', output port 'out[24]' is connected directly to 'logic 1'. (LINT-52)
quit

Thank you...
Done


