INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab5/cpu/mips/mips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab5/cpu/mips/mips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab5/cpu/mips/mips.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab5/cpu/mips/mips.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module BCD7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab5/cpu/mips/mips.srcs/sim_1/new/tb_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
