 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( ./circuit.v )...
 Error: Line of length 63843 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./circuit.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4235 primitives and 947 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 1 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=11062, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.03 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=527  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan behavior:  #LE=527
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=29(10873), observe=7(882), detect=31(3984), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 51372 faults were added to fault list.
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N23                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=50708, abort_limit=10...
 23           6493   3426        3/14/2    12.96%      0.00
 41            330   2389     32/105/15    13.60%      0.02
 59            106    526     86/357/66    13.86%      0.05
 62              9    241    105/462/94    13.90%      0.07
 
 ------------------------------------------------------------
 Begin Full-Sequential ATPG for 43378 uncollapsed faults ...
  --- abort limit : 10 seconds, NO BACKTRACK LIMIT
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 63             3718  39658         0/2/2     21.98%        40.30
 64             1236  38422         0/2/2     24.40%        40.42
 65              915  37507         0/2/2     26.27%        40.53
 66              916  36591         0/2/2     28.07%        40.76
 67              110  36468       1/10/16     28.28%       337.06  ( 5:37.06 )
 68             1084  35374       1/12/17     30.45%       362.64  ( 6:02.64 )
 69              886  34487       1/13/19     32.29%       403.40  ( 6:43.40 )
 70              139  34329       1/19/20     32.58%       444.94  ( 7:24.94 )
 71              623  33677       2/25/33     33.86%       719.06  ( 11:59.06 )
 72              361  33307       2/27/37     34.57%       810.99  ( 13:30.99 )
 73              295  33004       2/28/39     35.15%       851.45  ( 14:11.45 )
 74              244  32758       2/30/39     35.65%       861.98  ( 14:21.98 )
 75               85  32672       2/31/39     35.84%       872.09  ( 14:32.09 )
 76              233  32419       2/36/42     36.30%       953.88  ( 15:53.88 )
 77               83  32335       2/37/43     36.45%       974.22  ( 16:14.22 )
 78              173  32137       2/41/45     36.79%      1026.23  ( 17:06.23 )
 79              240  31871       2/50/55     37.26%      1248.88  ( 20:48.88 )
 80              305  31505       3/63/64     37.88%      1452.10  ( 24:12.10 )
 81                8  31491       3/66/65     37.90%      1473.81  ( 24:33.81 )
 82              295  31152       3/74/74     38.48%      1656.10  ( 27:36.10 )
 83              285  30866       3/75/76     39.04%      1697.27  ( 28:17.27 )
 84              183  30676       3/77/77     39.39%      1718.04  ( 28:38.04 )
 85              159  30508       3/81/79     39.70%      1758.74  ( 29:18.74 )
 86              272  30235       3/82/80     40.29%      1779.56  ( 29:39.56 )
 87               68  30123       4/90/90     40.43%      1982.34  ( 33:02.34 )
 88                2  30120       4/91/90     40.43%      1998.44  ( 33:18.44 )
 89               40  30072       4/93/90     40.51%      1999.91  ( 33:19.91 )
 90               22  30047       4/94/91     40.56%      2020.12  ( 33:40.12 )
 91              121  29916      4/100/98     40.80%      2173.00  ( 36:13.00 )
 92               93  29792     4/104/100     40.97%      2217.96  ( 36:57.96 )
 93               69  29663     5/118/116     41.11%      2573.87  ( 42:53.87 )
 94               85  29552     5/126/127     41.28%      2796.41  ( 46:36.41 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 94                0  29396     5/169/157     41.28%      3415.94  ( 56:55.94 )
 95              128  29266     5/171/161     41.57%      3496.78  ( 58:16.78 )
 96               10  29256     5/171/161     41.59%      3497.79  ( 58:17.79 )
 97              804  28439     5/175/168     43.23%      3621.96  ( 1:00:21.96 )
 98                2  28361     5/209/187     43.23%      4061.51  ( 1:07:41.51 )
 99               37  28283     5/214/190     43.31%      4143.89  ( 1:09:03.89 )
 100              57  28202     6/223/213     43.42%      4618.79  ( 1:16:58.79 )
 101             173  27948     6/236/225     43.80%      4871.86  ( 1:21:11.86 )
 102               1  27894     6/251/238     43.80%      5166.70  ( 1:26:06.70 )
 103              13  27881     6/251/239     43.82%      5186.88  ( 1:26:26.88 )
 104              24  27816     6/266/240     43.87%      5217.60  ( 1:26:57.60 )
 105               6  27809     6/267/241     43.88%      5248.49  ( 1:27:28.49 )
 106               7  27802     6/267/241     43.88%      5248.58  ( 1:27:28.58 )
 107               1  27800     6/268/251     43.88%      5459.94  ( 1:30:59.94 )
 107               0  27700     6/296/278     43.88%      6073.17  ( 1:41:13.17 )
 107               0  27641     6/327/295     43.88%      6675.45  ( 1:51:15.45 )
 107               0  27434     6/379/314     43.88%      7282.83  ( 2:01:22.83 )
 107               0  27381     6/396/342     43.88%      7895.10  ( 2:11:35.10 )
 107               0  27311     6/418/365     43.88%      8499.86  ( 2:21:39.86 )
 107               0  27254     6/435/392     43.88%      9101.45  ( 2:31:41.45 )
 107               0  27227     6/448/420     43.88%      9709.20  ( 2:41:49.20 )
 107               0  27198     6/462/447     43.88%     10320.47  ( 2:52:00.47 )
 107               0  27190     6/470/477     43.88%     10928.02  ( 3:02:08.02 )
 108              55  26998     6/495/487     44.01%     11162.97  ( 3:06:02.97 )
 109             119  26532     6/554/512     44.25%     11678.88  ( 3:14:38.88 )
 109               0  26282     6/601/540     44.25%     12292.00  ( 3:24:52.00 )
 109               0  26282     6/601/570     44.25%     12893.94  ( 3:34:53.94 )
 110              20  26261     6/602/573     44.29%     12954.50  ( 3:35:54.50 )
 111              10  26060     6/654/597     44.30%     13456.41  ( 3:44:16.41 )
 112              80  25963     6/666/621     44.46%     13973.08  ( 3:52:53.08 )
 113               1  25962     6/666/621     44.46%     13973.82  ( 3:52:53.82 )
 114              22  25940     6/666/626     44.50%     14075.44  ( 3:54:35.44 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 114               0  25818     6/692/654     44.50%     14685.10  ( 4:04:45.10 )
 114               0  25778     6/710/679     44.50%     15301.42  ( 4:15:01.42 )
 115              38  25721     6/713/680     44.58%     15322.25  ( 4:15:22.25 )
 115               0  25567     6/757/704     44.58%     15929.99  ( 4:25:29.99 )
 115               0  25422     6/795/721     44.58%     16549.01  ( 4:35:49.01 )
 115               0  25349     6/821/749     44.58%     17152.49  ( 4:45:52.49 )
 115               0  25304     6/838/779     44.58%     17766.86  ( 4:56:06.86 )
 115               0  25302     6/839/809     44.58%     18369.67  ( 5:06:09.67 )
 115               0  25197     6/870/835     44.58%     18987.47  ( 5:16:27.47 )
 115               0  25098     6/890/862     44.58%     19598.48  ( 5:26:38.48 )
 115               0  25068     7/901/890     44.58%     20198.72  ( 5:36:38.72 )
 115               0  25064     7/905/918     44.58%     20805.11  ( 5:46:45.11 )
 115               0  24741     7/958/942     44.58%     21420.90  ( 5:57:00.90 )
 116              86  24570    7/1007/954     44.77%     21850.14  ( 6:04:10.14 )
 117               1  24561    7/1008/959     44.77%     21952.42  ( 6:05:52.42 )
 118             395  24166    7/1008/961     45.69%     21994.04  ( 6:06:34.04 )
 119              83  24083    7/1008/961     45.80%     21995.59  ( 6:06:35.59 )
 120             146  23970    7/1008/961     46.09%     21997.10  ( 6:06:37.10 )
 121               1  23950    7/1016/979     46.10%     22359.18  ( 6:12:39.18 )
 122              64  23879    7/1020/980     46.22%     22379.35  ( 6:12:59.35 )
 123               1  23877    7/1021/980     46.22%     22379.67  ( 6:12:59.67 )
 124              27  23847    7/1023/988     46.28%     22540.28  ( 6:15:40.28 )
 125               1  23845    7/1024/992     46.28%     22621.77  ( 6:17:01.77 )
 125               0  23785   7/1047/1021     46.28%     23225.07  ( 6:27:05.07 )
 126               7  23770   7/1052/1026     46.29%     23325.93  ( 6:28:45.93 )
 126               0  23609   7/1094/1058     46.29%     23942.08  ( 6:39:02.08 )
 126               0  23587   7/1098/1087     46.29%     24554.61  ( 6:49:14.61 )
 127               1  23530   7/1116/1094     46.30%     24696.50  ( 6:51:36.50 )
 128              50  23416   7/1131/1097     46.39%     24758.85  ( 6:52:38.85 )
 128               0  23346   7/1151/1126     46.39%     25362.28  ( 7:02:42.28 )
 129              56  23287   7/1154/1136     46.50%     25578.55  ( 7:06:18.55 )
 130               3  23228   7/1168/1142     46.50%     25715.70  ( 7:08:35.70 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 130               0  23110   7/1199/1170     46.50%     26331.66  ( 7:18:51.66 )
 130               0  23030   7/1221/1200     46.50%     26947.17  ( 7:29:07.17 )
 130               0  22955   7/1256/1227     46.50%     27565.38  ( 7:39:25.38 )
 131               6  22927   7/1262/1233     46.52%     27687.84  ( 7:41:27.84 )
 131               0  22772   7/1313/1260     46.52%     28293.61  ( 7:51:33.61 )
 132              38  22729   7/1318/1262     46.59%     28334.82  ( 7:52:14.82 )
 133             135  22594   7/1318/1262     46.86%     28335.69  ( 7:52:15.69 )
 134               2  22592   7/1318/1262     46.86%     28336.49  ( 7:52:16.49 )
 135               1  22585   7/1324/1281     46.87%     28721.55  ( 7:58:41.55 )
 135               0  22469   8/1370/1310     46.87%     29328.77  ( 8:08:48.77 )
 136              11  22441   8/1385/1326     46.89%     29661.08  ( 8:14:21.08 )
 137               1  22440   8/1385/1326     46.89%     29661.16  ( 8:14:21.16 )
 138               1  22439   8/1385/1326     46.89%     29671.58  ( 8:14:31.58 )
 139               6  22392   8/1399/1326     46.90%     29672.27  ( 8:14:32.27 )
 140              18  22128  12/1484/1350     46.94%     30194.46  ( 8:23:14.46 )
 141               5  22092  12/1488/1350     46.95%     30194.74  ( 8:23:14.74 )
 142               6  21974  14/1512/1363     46.97%     30474.10  ( 8:27:54.10 )
 143               6  21879  14/1542/1375     46.98%     30749.58  ( 8:32:29.58 )
 144               1  21274  14/1628/1382     46.98%     30890.50  ( 8:34:50.50 )
 145              26  21236  14/1637/1392     47.03%     31092.88  ( 8:38:12.88 )
 146               3  21233  14/1637/1392     47.04%     31093.74  ( 8:38:13.74 )
 147               2  21225  14/1643/1393     47.04%     31114.66  ( 8:38:34.66 )
 147               0  21202  14/1658/1423     47.04%     31718.13  ( 8:48:38.13 )
 148              11  20810  14/1770/1450     47.07%     32269.64  ( 8:57:49.64 )
 148               0  20696  15/1807/1480     47.07%     32879.64  ( 9:07:59.64 )
 149              36  20623  15/1817/1480     47.14%     32879.70  ( 9:07:59.70 )
 150               6  20607  15/1825/1485     47.15%     32981.93  ( 9:09:41.93 )
 151               6  20598  15/1828/1488     47.16%     33028.77  ( 9:10:28.77 )
 152               7  20521  15/1854/1493     47.18%     33155.07  ( 9:12:35.07 )
 153               1  20520  15/1854/1493     47.18%     33165.56  ( 9:12:45.56 )
 153               0  20505  15/1867/1523     47.18%     33773.46  ( 9:22:53.46 )
 153               0  20220  17/1945/1545     47.18%     34230.99  ( 9:30:30.99 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 154              18  20172  17/1950/1548     47.24%     34292.16  ( 9:31:32.16 )
 155               6  20031  17/1994/1575     47.26%     34849.53  ( 9:40:49.53 )
 155               0  19923  17/2027/1598     47.26%     35458.79  ( 9:50:58.79 )
 156              34  19889  17/2027/1598     47.33%     35460.98  ( 9:51:00.98 )
 157               3  19652  19/2087/1618     47.33%     35891.11  ( 9:58:11.11 )
 158              39  19604  19/2094/1624     47.41%     36017.33  ( 10:00:17.33 )
 159              99  19480  19/2100/1632     47.61%     36200.79  ( 10:03:20.79 )
 160              18  19462  19/2100/1632     47.64%     36201.65  ( 10:03:21.65 )
 161               3  19459  19/2100/1632     47.65%     36202.55  ( 10:03:22.55 )
 162               5  19317  21/2134/1655     47.66%     36746.85  ( 10:12:26.85 )
 162               0  19236  21/2161/1684     47.66%     37365.41  ( 10:22:45.41 )
 163              10  19051  21/2201/1687     47.68%     37437.83  ( 10:23:57.83 )
 163               0  18862  23/2249/1716     47.68%     38054.12  ( 10:34:14.12 )
 164               3  18846  23/2252/1730     47.69%     38340.26  ( 10:39:00.26 )
 165               6  18742  23/2277/1757     47.70%     38898.62  ( 10:48:18.62 )
 165               0  18595  23/2310/1784     47.70%     39498.62  ( 10:58:18.62 )
 165               0  18251  23/2390/1811     47.70%     40113.78  ( 11:08:33.78 )
 165               0  18041  25/2437/1836     47.70%     40731.23  ( 11:18:51.23 )
 166               6  17990  25/2452/1858     47.72%     41264.81  ( 11:27:44.81 )
 167               1  17989  25/2452/1858     47.72%     41265.56  ( 11:27:45.56 )
 167               0  17879  25/2470/1888     47.72%     41874.97  ( 11:37:54.97 )
 167               0  17879  25/2470/1918     47.72%     42478.40  ( 11:47:58.40 )
 167               0  17879  25/2470/1948     47.72%     43081.01  ( 11:58:01.01 )
 168               6  17771  25/2496/1958     47.73%     43282.58  ( 12:01:22.58 )
 168               0  17761  25/2503/1988     47.73%     43901.34  ( 12:11:41.34 )
 168               0  17680  25/2533/2015     47.73%     44510.09  ( 12:21:50.09 )
 169               6  17453  26/2588/2035     47.74%     44943.34  ( 12:29:03.34 )
 169               0  17329  26/2623/2065     47.74%     45554.92  ( 12:39:14.92 )
 170               6  17320  26/2626/2080     47.76%     45868.38  ( 12:44:28.38 )
 171               6  17015  28/2702/2098     47.77%     46269.06  ( 12:51:09.06 )
 172               6  16948  28/2718/2107     47.78%     46458.51  ( 12:54:18.51 )
 172               0  16839  28/2749/2136     47.78%     47064.26  ( 13:04:24.26 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 173              12  16825  28/2751/2142     47.81%     47184.81  ( 13:06:24.81 )
 174               1  16717  28/2780/2166     47.81%     47723.68  ( 13:15:23.68 )
 175               1  16714  28/2782/2166     47.81%     47736.36  ( 13:15:36.36 )
 175               0  16500  28/2828/2195     47.81%     48355.64  ( 13:25:55.64 )
 176              12  16488  28/2828/2201     47.83%     48477.83  ( 13:27:57.83 )
 176               0  16269  28/2882/2230     47.83%     49086.60  ( 13:38:06.60 )
 177               6  16187  28/2907/2251     47.85%     49511.13  ( 13:45:11.13 )
 178              30  16100  28/2925/2255     47.91%     49661.27  ( 13:47:41.27 )
 179               3  16019  28/2949/2277     47.91%     50154.75  ( 13:55:54.75 )
 179               0  15916  28/2974/2307     47.91%     50767.57  ( 14:06:07.57 )
 179               0  15900  28/2983/2337     47.91%     51383.42  ( 14:16:23.42 )
 179               0  15744  28/3023/2366     47.91%     51985.75  ( 14:26:25.75 )
 180              36  15660  28/3041/2390     47.97%     52482.03  ( 14:34:42.03 )
 181               6  15610  28/3053/2390     47.98%     52482.36  ( 14:34:42.36 )
 181               0  15558  28/3073/2419     47.98%     53098.52  ( 14:44:58.52 )
 182               6  15494  28/3092/2423     47.99%     53186.31  ( 14:46:26.31 )
 183               1  15427  28/3119/2442     47.99%     53576.95  ( 14:52:56.95 )
 184               6  15376  28/3134/2442     48.00%     53578.06  ( 14:52:58.06 )
 185               6  15319  28/3154/2468     48.02%     54102.72  ( 15:01:42.72 )
 186               2  15243  28/3169/2470     48.02%     54143.98  ( 15:02:23.98 )
 186               0  15060  28/3219/2500     48.02%     54757.22  ( 15:12:37.22 )
 186               0  15060  28/3219/2530     48.02%     55368.88  ( 15:22:48.88 )
 186               0  15060  28/3219/2560     48.02%     55980.91  ( 15:33:00.91 )
 186               0  14954  28/3247/2581     48.02%     56584.82  ( 15:43:04.82 )
 186               0  14701  31/3321/2609     48.02%     57199.67  ( 15:53:19.67 )
 187              24  14574  33/3356/2632     48.05%     57681.39  ( 16:01:21.39 )
 188               5  14517  34/3371/2647     48.07%     58047.62  ( 16:07:27.62 )
 189               6  14484  34/3383/2663     48.08%     58379.99  ( 16:12:59.99 )
 189               0  14258  35/3454/2692     48.08%     58995.99  ( 16:23:15.99 )
 189               0  14225  35/3467/2721     48.08%     59605.60  ( 16:33:25.60 )
 190               6  14213  35/3470/2723     48.09%     59646.89  ( 16:34:06.89 )
 190               0  13926  35/3563/2744     48.09%     60259.41  ( 16:44:19.41 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 190               0  13810  36/3599/2772     48.09%     60859.67  ( 16:54:19.67 )
 190               0  13751  36/3617/2800     48.09%     61466.14  ( 17:04:26.14 )
 190               0  13577  40/3670/2828     48.11%     62069.41  ( 17:14:29.41 )
 190               0  13439  42/3717/2858     48.11%     62680.03  ( 17:24:40.03 )
 190               0  13425  42/3725/2888     48.11%     63291.92  ( 17:34:51.92 )
 190               0  13380  42/3747/2917     48.11%     63906.08  ( 17:45:06.08 )
 191               1  13367  42/3755/2939     48.11%     64384.06  ( 17:53:04.06 )
 192               4  13306  42/3784/2955     48.12%     64741.71  ( 17:59:01.71 )
 192               0  13274  42/3803/2985     48.12%     65352.73  ( 18:09:12.73 )
 192               0  13249  42/3818/3015     48.12%     65959.66  ( 18:19:19.66 )
 192               0  13249  42/3818/3045     48.12%     66565.56  ( 18:29:25.56 )
 192               0  13207  46/3839/3074     48.12%     67174.09  ( 18:39:34.09 )
 192               0  13195  46/3845/3104     48.12%     67789.99  ( 18:49:49.99 )
 192               0  13163  46/3865/3132     48.12%     68405.77  ( 19:00:05.77 )
 192               0  13138  46/3876/3161     48.12%     69008.92  ( 19:10:08.92 )
 192               0  13106  47/3893/3190     48.12%     69618.30  ( 19:20:18.30 )
 192               0  13101  47/3896/3220     48.12%     70230.65  ( 19:30:30.65 )
 192               0  13059  51/3915/3248     48.13%     70837.28  ( 19:40:37.28 )
 192               0  13031  56/3926/3278     48.14%     71442.72  ( 19:50:42.72 )
 192               0  13007  56/3940/3308     48.14%     72046.05  ( 20:00:46.05 )
 192               0  12956  56/3969/3336     48.14%     72662.43  ( 20:11:02.43 )
 192               0  12936  60/3977/3366     48.15%     73280.86  ( 20:21:20.86 )
 192               0  12918  62/3985/3396     48.15%     73886.68  ( 20:31:26.68 )
 192               0  12888  62/4003/3426     48.15%     74502.96  ( 20:41:42.96 )
 192               0  12860  63/4020/3456     48.16%     75107.79  ( 20:51:47.79 )
 192               0  12838  64/4033/3486     48.16%     75720.81  ( 21:02:00.81 )
 192               0  12788  69/4059/3516     48.17%     76324.76  ( 21:12:04.76 )
 193               9  12762  69/4070/3522     48.19%     76458.07  ( 21:14:18.07 )
 193               0  12697  69/4101/3551     48.19%     77061.88  ( 21:24:21.88 )
 193               0  12658  69/4114/3581     48.19%     77664.43  ( 21:34:24.43 )
 193               0  12583  69/4140/3611     48.19%     78267.68  ( 21:44:27.68 )
 194               1  12577  69/4141/3612     48.19%     78287.96  ( 21:44:47.96 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 195               1  12555  69/4147/3613     48.19%     78308.45  ( 21:45:08.45 )
 196               1  12554  69/4147/3613     48.19%     78308.59  ( 21:45:08.59 )
 197               2  12543  69/4156/3618     48.20%     78409.32  ( 21:46:49.32 )
 197               0  12504  69/4163/3621     48.20%     78469.64  ( 21:47:49.64 )
 394 faults were identified as detected by implication, test coverage is now 48.59%.
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      24014
 Possibly detected                PT        757
 Undetectable                     UD       1169
 ATPG untestable                  AU      13261
 Not detected                     ND      12171
 -----------------------------------------------
 total faults                             51372
 test coverage                            48.59%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         197
     #basic_scan patterns                    62
     #full_sequential patterns              135
 -----------------------------------------------
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      24014
 Possibly detected                PT        757
 Undetectable                     UD       1169
 ATPG untestable                  AU      13261
 Not detected                     ND      12171
 -----------------------------------------------
 total faults                             51372
 test coverage                            48.59%
 -----------------------------------------------
 Patterns written reference 6063 V statements, generating 6063 test cycles
 End writing file 'ATPG_pattern_1a.pattern' with 197 patterns, File_size = 663304, CPU_time = 0.0 sec.
 Write faults completed: 51372 faults were written into file "faultslist_1a".
 Write faults completed: 12171 faults were written into file "faults_1a_left".
