
---------- Begin Simulation Statistics ----------
final_tick                               120508042991500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52292                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792028                       # Number of bytes of host memory used
host_op_rate                                    83995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.23                       # Real time elapsed on the host
host_tick_rate                               13611090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002603                       # Number of seconds simulated
sim_ticks                                  2602915250                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       638075                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20184                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       869623                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       504316                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       638075                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       133759                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          952928                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40917                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2397                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14098284                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7122988                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20207                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1277272                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1245273                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5029995                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.193390                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.129045                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       756497     15.04%     15.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1885443     37.48%     52.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       425260      8.45%     60.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       197544      3.93%     64.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       153225      3.05%     67.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       150647      2.99%     70.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       138919      2.76%     73.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        45188      0.90%     74.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1277272     25.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5029995                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.520581                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.520581                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2287230                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17655210                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           559103                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1564331                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20443                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        765524                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3683942                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    59                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407042                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    77                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              952928                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            854334                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4307912                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10956784                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40886                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.183051                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       868114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       545233                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.104722                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5196636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.442882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.555021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2382854     45.85%     45.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139437      2.68%     48.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103499      1.99%     50.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147305      2.83%     53.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180380      3.47%     56.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           343415      6.61%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           171115      3.29%     66.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           191279      3.68%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1537352     29.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5196636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2768345                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378397                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33926                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789369                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.227331                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5085147                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407042                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          147148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3710577                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423625                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17308078                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3678105                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33482                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16800871                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         26606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20443                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         26737                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383455                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115021                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        30062                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          267                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5409                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26988809                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16783855                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498511                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13454222                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.224062                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16790870                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29024576                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13105913                       # number of integer regfile writes
system.switch_cpus.ipc                       1.920931                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.920931                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100100      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10436274     61.99%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88176      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35171      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343050      2.04%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       130058      0.77%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163082      0.97%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63036      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142118      0.84%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           57      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180118      1.07%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23621      0.14%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13201      0.08%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3402793     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408527      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283491      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          496      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16834355                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1599163                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3176772                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560298                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1910994                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              195683                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011624                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          119742     61.19%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             95      0.05%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3430      1.75%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            19      0.01%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1895      0.97%     63.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10099      5.16%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53639     27.41%     96.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           330      0.17%     96.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6433      3.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15330775                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35961614                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15223557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16642615                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17308073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16834355                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            5                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1245266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77359                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1765213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5196636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.239472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.229578                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       649989     12.51%     12.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       612663     11.79%     24.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       897211     17.27%     41.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       839591     16.16%     57.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       721871     13.89%     71.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       611401     11.77%     83.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       346523      6.67%     90.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       254226      4.89%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       263161      5.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5196636                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.233763                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              854358                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       390973                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       342451                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3710577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6736233                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5205810                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          209458                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141568                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           871798                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         524690                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2293                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54972983                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17538948                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22509255                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2006165                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1176475                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20443                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2088767                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1756925                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3035168                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30036275                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4095586                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21060732                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34783383                       # The number of ROB writes
system.switch_cpus.timesIdled                     135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                629                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1901                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1901                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           629                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       163520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       163520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  163520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2530                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3308500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13422750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2602915250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19181                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2828480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2866944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              65                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001246                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035280                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25646     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     32      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25678                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44219500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37869000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            538999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          235                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22848                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23083                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          235                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22848                       # number of overall hits
system.l2.overall_hits::total                   23083                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2398                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2530                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2398                       # number of overall misses
system.l2.overall_misses::total                  2530                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    188666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        198698000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10031500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    188666500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       198698000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25613                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.094985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.094985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80899.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78676.605505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78536.758893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80899.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78676.605505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78536.758893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  25                       # number of writebacks
system.l2.writebacks::total                        25                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    164686500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    173478000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    164686500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    173478000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.094985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.094985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70899.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68676.605505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68785.884219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70899.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68676.605505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68785.884219                       # average overall mshr miss latency
system.l2.replacements                             65                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        17280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17280                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1901                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    145832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.099062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.099108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76753.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76713.571804                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    126832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    126832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.099062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.099056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66753.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66753.947368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.349030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80899.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79615.079365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.343490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70899.193548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70899.193548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     42834000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42834000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.082097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86012.048193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85157.057654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     37854000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37854000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.082097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76012.048193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76012.048193                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2226.779171                       # Cycle average of tags in use
system.l2.tags.total_refs                         432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        65                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.646154                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.515950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.954956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   100.600638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2115.707635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.024561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.516530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.543647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2370                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.603271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    202860                       # Number of tag accesses
system.l2.tags.data_accesses                   202860                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       153472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             161920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             49176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            147527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3048889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     58961582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62207173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        49176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3048889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3098065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         614695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               614695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         614695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            49176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           147527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3048889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     58961582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62821869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     22857750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                69845250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9121.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27871.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.780220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.234194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.687987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          224     35.16%     35.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          237     37.21%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      4.71%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65     10.20%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.26%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.10%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.26%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.88%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          637                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 160384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  161408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        61.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2601132000                       # Total gap between requests
system.mem_ctrls.avgGap                    1021253.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         7936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       152448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3048889.125375865027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 58568176.585849277675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           25                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3686000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     66159250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29725.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27589.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2099160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1115730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5183640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        181261140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        846727200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1241676630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.033061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2200045250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    316019750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12709200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        315745800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        733601280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1271096745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.335817                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1904530250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    611534750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2602905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       853935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           853948                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       853935                       # number of overall hits
system.cpu.icache.overall_hits::total          853948                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14925500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       854334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       854349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       854334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       854349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37407.268170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37220.698254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37407.268170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37220.698254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13065000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13065000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36392.757660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36392.757660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36392.757660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36392.757660                       # average overall mshr miss latency
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       853935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          853948                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       854334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       854349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37407.268170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37220.698254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36392.757660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36392.757660                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            173.766667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1709059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1709059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4667647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4667649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4667647                       # number of overall hits
system.cpu.dcache.overall_hits::total         4667649                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26328                       # number of overall misses
system.cpu.dcache.overall_misses::total         26334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    508304495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    508304495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    508304495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    508304495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4693975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4693983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4693975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4693983                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19306.612542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19302.213678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19306.612542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19302.213678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2199                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.830189                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18943                       # number of writebacks
system.cpu.dcache.writebacks::total             18943                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1082                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1082                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25246                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    467884995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    467884995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    467884995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    467884995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18533.034738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18533.034738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18533.034738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18533.034738                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3293295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3293296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    133045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    133045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3300443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3300449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18612.968663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18599.958060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    111806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18431.585889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18431.585889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    375258995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    375258995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19565.119656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19564.099630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    356078995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    356078995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18565.119656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18565.119656                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508042991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.021503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2238435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.390416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.021413                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9413218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9413218                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120515471201000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793472                       # Number of bytes of host memory used
host_op_rate                                   114884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   558.20                       # Real time elapsed on the host
host_tick_rate                               13307472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007428                       # Number of seconds simulated
sim_ticks                                  7428209500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1779583                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55778                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2561056                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1488272                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1779583                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       291311                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2799363                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117492                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4868                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42263024                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21349870                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55778                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3807184                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3550135                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14382937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.341837                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.126076                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1619586     11.26%     11.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5672186     39.44%     50.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1206351      8.39%     59.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       569108      3.96%     63.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       450950      3.14%     66.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       475064      3.30%     69.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       440931      3.07%     72.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141577      0.98%     73.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3807184     26.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14382937                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.495214                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.495214                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6222158                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52586635                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1656898                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4528229                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          56407                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2392152                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11079047                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    93                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4234955                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   173                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2799363                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2541505                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12229105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32698476                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          112814                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.188428                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2570332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1605764                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.200966                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14855844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.583344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.553287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6463451     43.51%     43.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           411921      2.77%     46.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           329592      2.22%     48.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           443479      2.99%     51.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558044      3.76%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1006237      6.77%     62.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499994      3.37%     65.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           576274      3.88%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4566852     30.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14855844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8164145                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4066875                       # number of floating regfile writes
system.switch_cpus.idleCycles                     575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95477                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2325887                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.376876                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15297043                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4234955                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          419990                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11152188                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4281233                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51615564                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11062088                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        92274                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50168280                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          7024                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          56407                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          7366                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1192612                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          741                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       317438                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79892                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          741                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        80038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80824881                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50120985                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497474                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40208259                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.373692                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50140802                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87005113                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39188091                       # number of integer regfile writes
system.switch_cpus.ipc                       2.019329                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.019329                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298274      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31100660     61.88%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256805      0.51%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102965      0.20%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019883      2.03%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383009      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475753      0.95%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190576      0.38%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413500      0.82%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          149      0.00%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523594      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68736      0.14%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38293      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10255135     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4239309      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829056      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1374      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50260559                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4715899                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9361266                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596115                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5606314                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              586945                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011678                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349203     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            193      0.03%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9894      1.69%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            83      0.01%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            4      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6693      1.14%     62.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29977      5.11%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165001     28.11%     95.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1399      0.24%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        24498      4.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45833331                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106831023                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45524870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49560073                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51615532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50260559                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           32                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3550091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       228387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5059313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14855844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.383218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.179185                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1389888      9.36%      9.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1765619     11.89%     21.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2564424     17.26%     38.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2517498     16.95%     55.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2180873     14.68%     70.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1836163     12.36%     82.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1074784      7.23%     89.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       752173      5.06%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       774422      5.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14855844                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.383087                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2541505                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1008616                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       802732                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11152188                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4281233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20153784                       # number of misc regfile reads
system.switch_cpus.numCycles                 14856419                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          480178                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         348602                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2624703                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         972080                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8242                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164278514                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52263230                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67158812                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5922580                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3616933                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          56407                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5771976                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5004859                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8930283                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89850072                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12936656                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62191317                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103705681                       # The number of ROB writes
system.switch_cpus.timesIdled                     169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161005                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            134                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          434                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq               923                       # Transaction distribution
system.membus.trans_dist::ReadExResp              923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1174                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1174    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1174                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3796000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6242500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7428209500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9212416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             697                       # Total snoops (count)
system.tol2bus.snoopTraffic                     27776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81071     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    134      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143938500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119719500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1045993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          684                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78650                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79334                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          684                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78650                       # number of overall hits
system.l2.overall_hits::total                   79334                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1163                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1174                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1163                       # number of overall misses
system.l2.overall_misses::total                  1174                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     89575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90823000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1247500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     89575500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90823000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80508                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.015827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.014572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.015827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.014572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 113409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77021.066208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77362.010221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 113409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77021.066208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77362.010221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 434                       # number of writebacks
system.l2.writebacks::total                       434                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1174                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     77945500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79083000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     77945500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79083000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.015827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.014572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.015827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.014572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 103409.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67021.066208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67362.010221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 103409.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67021.066208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67362.010221                       # average overall mshr miss latency
system.l2.replacements                            697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62752                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62752                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              684                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          684                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        60262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60262                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     68221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      68221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.015085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73912.784399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73912.784399                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     58991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     58991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63912.784399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63912.784399                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1247500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1247500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.015827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 113409.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113409.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.015827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 103409.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103409.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     21354000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21354000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.012884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        88975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        88975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     18954000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18954000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.012884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        78975                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        78975                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2850.245381                       # Cycle average of tags in use
system.l2.tags.total_refs                      210638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.486457                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.440533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.305139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    91.822425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2743.677284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.022418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.669843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.695861                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    645278                       # Number of tag accesses
system.l2.tags.data_accesses                   645278                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7428209500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        74432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              75136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           27776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          434                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                434                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        94774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     10020181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10114954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        94774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3739259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3739259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3739259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        94774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     10020181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13854213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006239340500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           24                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1174                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        434                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      434                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               75                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12870000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32220000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12470.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31220.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     343                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.488470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.480475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.344510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          193     40.46%     40.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          178     37.32%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      9.64%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      4.82%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.10%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.63%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.89%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.47%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      1.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.473872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    525.284504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            22     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.708333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.689903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     79.17%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  66048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   27200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   75136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                27776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         8.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7385515000                       # Total gap between requests
system.mem_ctrls.avgGap                    4592981.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        65344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 94773.848260472470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 8796736.279449308291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3661716.864609163254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          434                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       684000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     31536000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 196445491000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     62181.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27116.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 452639380.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               846285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2756040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             548100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        290165910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2608081920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3490357035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.878648                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6777573750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    402595750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               963930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4612440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1670400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        449482050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2473920960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3518829900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.711720                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6427360500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    752809000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10031114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3394713                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3394726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3394713                       # number of overall hits
system.cpu.icache.overall_hits::total         3394726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1126                       # number of overall misses
system.cpu.icache.overall_misses::total          1128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25371500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25371500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25371500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25371500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3395839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3395854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3395839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3395854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22532.415631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22492.464539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22532.415631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22492.464539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          924                       # number of writebacks
system.cpu.icache.writebacks::total               924                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22603000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22603000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21444.971537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21444.971537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21444.971537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21444.971537                       # average overall mshr miss latency
system.cpu.icache.replacements                    924                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3394713                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3394726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25371500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25371500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3395839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3395854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22532.415631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22492.464539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22603000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22603000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21444.971537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21444.971537                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3395782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3215.702652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6792764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6792764                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18673026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18673028                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18673026                       # number of overall hits
system.cpu.dcache.overall_hits::total        18673028                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108663                       # number of overall misses
system.cpu.dcache.overall_misses::total        108669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1657578988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1657578988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1657578988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1657578988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18781689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18781697                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18781689                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18781697                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005786                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005786                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15254.309084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15253.466840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15254.309084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15253.466840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6413                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               663                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.672700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81695                       # number of writebacks
system.cpu.dcache.writebacks::total             81695                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105059                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1507479488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1507479488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1507479488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1507479488                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14348.884798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14348.884798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14348.884798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14348.884798                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13158487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13158488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    428266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    428266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13186785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13186791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15134.143756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15131.470162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    358531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    358531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14518.972220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14518.972220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1229312988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1229312988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15296.621514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15296.431177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1148947988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1148947988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14296.621514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14296.621514                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515471201000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.084617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18778093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.728340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.084345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37668459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37668459                       # Number of data accesses

---------- End Simulation Statistics   ----------
