Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 13 13:47:31 2015

drc -z Vadar.ncd Vadar.pcf

WARNING:PhysDesignRules:367 - The signal <Rx_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
