
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 457.961 ; gain = 50.820
Command: synth_design -top top -part xc7vx690tffg1927-2
Starting synth_design
INFO: [IP_Flow 19-5177] IP jesd204_0 will be generated with higher license level.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22340 
WARNING: [Synth 8-2611] redeclaration of ansi port rx_sync is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port rx_sysref is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port rx_aresetn is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port rx_aclk is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:64]
WARNING: [Synth 8-2611] redeclaration of ansi port rx_tvalid is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:65]
WARNING: [Synth 8-2611] redeclaration of ansi port rx_tdata is not allowed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 602.812 ; gain = 123.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:135]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:178]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:191]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:192]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:193]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:194]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:223]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:224]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:225]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:227]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:234]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:236]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:238]
INFO: [Synth 8-6157] synthesizing module 'clock_module' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/clock_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_module' (4#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/clock_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (4#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'ADC_wrapper' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/hdl/ADC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ADC' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:13]
INFO: [Synth 8-6157] synthesizing module 'ADC_SPI_choose_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_SPI_choose_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_SPI_choose_0_0' (5#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_SPI_choose_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_dac_lmx2592_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dac_lmx2592_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_dac_lmx2592_0' (6#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dac_lmx2592_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ada16d6000_1' of module 'ADC_dac_lmx2592_0' requires 33 connections, but only 27 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:670]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_sync_3' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_sync_3' (7#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_3_stub.v:6]
WARNING: [Synth 8-350] instance 'ada16d6000_1_rst_RnM' of module 'ADC_lmk04828_sync_3' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:698]
INFO: [Synth 8-6157] synthesizing module 'ADC_axi_lite_spi_0_1' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_lite_spi_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_axi_lite_spi_0_1' (8#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_lite_spi_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_adc1_spi_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc1_spi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_adc1_spi_0' (9#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc1_spi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_adc1_spi_1' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc1_spi_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_adc1_spi_1' (10#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc1_spi_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_spi_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_spi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_spi_0' (11#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_spi_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adc_lmx2592' of module 'ADC_lmk04828_spi_0' requires 33 connections, but only 27 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:801]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_ld_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_ld_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_ld_0' (12#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_ld_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adc_sync_RnM' of module 'ADC_lmk04828_ld_0' requires 22 connections, but only 20 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:829]
INFO: [Synth 8-6157] synthesizing module 'ADC_axi_lite_spi_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_lite_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_axi_lite_spi_0_0' (13#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_lite_spi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_sync_2' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_sync_2' (14#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_2_stub.v:6]
WARNING: [Synth 8-350] instance 'config_done_RnM' of module 'ADC_lmk04828_sync_2' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:877]
INFO: [Synth 8-6157] synthesizing module 'ADC_ctrl_204b_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ctrl_204b_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_ctrl_204b_0_0' (15#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ctrl_204b_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_adc_lmx2592_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc_lmx2592_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_adc_lmx2592_0' (16#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_adc_lmx2592_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dac_lmx2592' of module 'ADC_adc_lmx2592_0' requires 33 connections, but only 27 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:926]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_ld_1' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_ld_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_ld_1' (17#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_ld_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_ada16d6000_1_rst_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ada16d6000_1_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_ada16d6000_1_rst_0' (18#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ada16d6000_1_rst_0_stub.v:6]
WARNING: [Synth 8-350] instance 'jesd_rst_p_RnM' of module 'ADC_ada16d6000_1_rst_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:975]
INFO: [Synth 8-6157] synthesizing module 'ADC_jesd_rst_p_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_jesd_rst_p_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_jesd_rst_p_0' (19#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_jesd_rst_p_0_stub.v:6]
WARNING: [Synth 8-350] instance 'jesd_sysref_rst_RnM' of module 'ADC_jesd_rst_p_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:997]
INFO: [Synth 8-6157] synthesizing module 'ADC_config_done_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_config_done_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_config_done_0' (20#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_config_done_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmk04828_gpo_RnM' of module 'ADC_config_done_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1019]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_sync_1' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_sync_1' (21#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmk04828_ld_RnM' of module 'ADC_lmk04828_sync_1' requires 22 connections, but only 20 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1041]
INFO: [Synth 8-6157] synthesizing module 'ADC_axi_quad_spi_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_axi_quad_spi_0_0' (22#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmk04828_spi' of module 'ADC_axi_quad_spi_0_0' requires 33 connections, but only 27 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1062]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmk04828_sync_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmk04828_sync_0' (23#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmk04828_sync_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmk04828_switch_RnM' of module 'ADC_lmk04828_sync_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1090]
INFO: [Synth 8-6157] synthesizing module 'ADC_axi_gpio_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_axi_gpio_0_0' (24#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmk04828_sync_RnM' of module 'ADC_axi_gpio_0_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1112]
INFO: [Synth 8-6157] synthesizing module 'ADC_mdm_1_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_mdm_1_0' (25#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_microblaze_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_microblaze_0_0' (26#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'ADC_microblaze_0_0' requires 52 connections, but only 51 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1147]
INFO: [Synth 8-6157] synthesizing module 'ADC_microblaze_0_axi_periph_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1736]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_NYU6VL' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5056]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_NYU6VL' (27#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5056]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_12U2W9G' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5202]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_12U2W9G' (28#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5202]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_F1RZFE' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5348]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_F1RZFE' (29#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5348]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1P2ORW2' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5494]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1P2ORW2' (30#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5494]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_FF0S7' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5640]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_FF0S7' (31#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5640]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1G8FDYX' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5786]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1G8FDYX' (32#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5786]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R5BFUK' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5918]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R5BFUK' (33#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:5918]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_7Y3T0K' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6050]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_7Y3T0K' (34#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6050]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1HLS9WH' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6182]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1HLS9WH' (35#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6182]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_YOA7ZJ' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6314]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_YOA7ZJ' (36#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6314]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_18SIJJE' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6446]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_18SIJJE' (37#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6446]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_117NYOV' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6578]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_117NYOV' (38#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6578]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_PEBF8A' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6710]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_PEBF8A' (39#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6710]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_I1Z0W4' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6842]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_I1Z0W4' (40#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6842]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_17FF4XT' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6974]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_17FF4XT' (41#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:6974]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_98P43Z' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7106]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_98P43Z' (42#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7106]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1Y5LQ4Q' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7238]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1Y5LQ4Q' (43#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7238]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_ZZ8G5U' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7370]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_ZZ8G5U' (44#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7370]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_PLD9P3' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7502]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_PLD9P3' (45#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7502]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_1QP4OT5' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7634]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_1QP4OT5' (46#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7634]
INFO: [Synth 8-6157] synthesizing module 'm17_couplers_imp_GR41ZW' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7766]
INFO: [Synth 8-6155] done synthesizing module 'm17_couplers_imp_GR41ZW' (47#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7766]
INFO: [Synth 8-6157] synthesizing module 'm18_couplers_imp_7IE149' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7898]
INFO: [Synth 8-6155] done synthesizing module 'm18_couplers_imp_7IE149' (48#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:7898]
INFO: [Synth 8-6157] synthesizing module 'm19_couplers_imp_1J31C4S' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8044]
INFO: [Synth 8-6155] done synthesizing module 'm19_couplers_imp_1J31C4S' (49#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8044]
INFO: [Synth 8-6157] synthesizing module 'm20_couplers_imp_H1T3TR' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8190]
INFO: [Synth 8-6155] done synthesizing module 'm20_couplers_imp_H1T3TR' (50#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8190]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WH61HK' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8570]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WH61HK' (51#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8570]
INFO: [Synth 8-6157] synthesizing module 'ADC_tier2_xbar_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_tier2_xbar_0_0' (52#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_0_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (24) of module 'ADC_tier2_xbar_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:4896]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (24) of module 'ADC_tier2_xbar_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:4900]
INFO: [Synth 8-6157] synthesizing module 'ADC_tier2_xbar_1_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_tier2_xbar_1_0' (53#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'tier2_xbar_1' of module 'ADC_tier2_xbar_1_0' requires 40 connections, but only 38 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:4933]
INFO: [Synth 8-6157] synthesizing module 'ADC_tier2_xbar_2_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_tier2_xbar_2_0' (54#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_xbar_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_xbar_0' (55#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_microblaze_0_axi_periph_0' (56#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1736]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_EFZ4NK' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8336]
INFO: [Synth 8-6157] synthesizing module 'ADC_dlmb_bram_if_cntlr_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_dlmb_bram_if_cntlr_0' (57#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_dlmb_v10_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_dlmb_v10_0' (58#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'ADC_dlmb_v10_0' requires 25 connections, but only 24 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8482]
INFO: [Synth 8-6157] synthesizing module 'ADC_ilmb_bram_if_cntlr_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_ilmb_bram_if_cntlr_0' (59#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_ilmb_v10_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_ilmb_v10_0' (60#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'ADC_ilmb_v10_0' requires 25 connections, but only 24 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8528]
INFO: [Synth 8-6157] synthesizing module 'ADC_lmb_bram_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_lmb_bram_0' (61#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'ADC_lmb_bram_0' requires 16 connections, but only 14 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8553]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_EFZ4NK' (62#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:8336]
INFO: [Synth 8-6157] synthesizing module 'ADC_rst_adc_clk_100M_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_rst_adc_clk_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_rst_adc_clk_100M_0' (63#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_rst_adc_clk_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_adc_clk_100M' of module 'ADC_rst_adc_clk_100M_0' requires 10 connections, but only 8 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1654]
INFO: [Synth 8-6157] synthesizing module 'ADC_ADC_spi_interface_0_0_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ADC_spi_interface_0_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_ADC_spi_interface_0_0_0_0' (64#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_ADC_spi_interface_0_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_jesd_sysref_rst_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_jesd_sysref_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_jesd_sysref_rst_0' (65#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_jesd_sysref_rst_0_stub.v:6]
WARNING: [Synth 8-350] instance 'sysref_div_RnM' of module 'ADC_jesd_sysref_rst_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1675]
INFO: [Synth 8-6157] synthesizing module 'ADC_sysref_gen_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_sysref_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_sysref_gen_0_0' (66#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_sysref_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ADC_sysref_div_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_sysref_div_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_sysref_div_0' (67#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_sysref_div_0_stub.v:6]
WARNING: [Synth 8-350] instance 'sysref_num_RnM' of module 'ADC_sysref_div_0' requires 22 connections, but only 21 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1703]
INFO: [Synth 8-6157] synthesizing module 'ADC_vio_0_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ADC_vio_0_0' (68#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ADC_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1725]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_interface_0'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:1663]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SPI_choose_0'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:659]
INFO: [Synth 8-6155] done synthesizing module 'ADC' (69#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/synth/ADC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ADC_wrapper' (70#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/hdl/ADC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'adc_top' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_clocking' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_clocking.v:57]
INFO: [Synth 8-6157] synthesizing module 'gt_clk' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/gt_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gt_clk' (71#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/gt_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (72#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_clocking' (73#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_clocking.v:57]
INFO: [Synth 8-6157] synthesizing module 'adc_module' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_support' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:52]
	Parameter tx_pll_sel bound to: 3 - type: integer 
	Parameter rx_pll_sel bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:141]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:142]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0' (74#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_phy' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_0_phy_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_phy' (75#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_0_phy_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_jesd204_phy'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:318]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204_i'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:205]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_support' (76#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/jesd204_0_ex/imports/jesd204_0_support.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'rx_frame_error' does not match port width (32) of module 'jesd204_0_support' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:127]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (77#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'axi_top' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_top.v:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_top.v:82]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'axi_proc' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:23]
	Parameter WR_IDLE bound to: 11'b00000000001 
	Parameter WR_ADDR bound to: 11'b00000000010 
	Parameter WR_DATA bound to: 11'b00000000100 
	Parameter WR_TEST bound to: 11'b00000001000 
	Parameter WR_OK bound to: 11'b00000010000 
	Parameter WR_END bound to: 11'b00000100000 
	Parameter RD_IDLE bound to: 11'b00001000000 
	Parameter RD_ADDR bound to: 11'b00010000000 
	Parameter RD_DATA bound to: 11'b00100000000 
	Parameter RD_OK bound to: 11'b01000000000 
	Parameter RD_END bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:117]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:119]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:121]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:126]
INFO: [Synth 8-6155] done synthesizing module 'axi_proc' (78#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_proc.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_cfg' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_cfg.v:24]
	Parameter CFG_IDLE bound to: 6'b000001 
	Parameter CFG_REG_EN bound to: 6'b000010 
	Parameter CFG_REG bound to: 6'b000100 
	Parameter RD_RST_EN bound to: 6'b001000 
	Parameter RD_RST bound to: 6'b010000 
	Parameter RD_RST_OK bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_cfg.v:70]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_cfg.v:74]
INFO: [Synth 8-6155] done synthesizing module 'axi_cfg' (79#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_cfg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axi_top' (80#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/ad9208_2ch_top/axi_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc_module' (81#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc_top' (82#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/imports/imports/yth/yth_AAD12D2000_2G_18.3_v1.0/project_1/project_1.srcs/sources_1/new/adc_top.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:485]
INFO: [Synth 8-6157] synthesizing module 'adc_analysis' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_1' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_1' (83#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'adc_fifo' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/adc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adc_fifo' (84#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/adc_fifo_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:228]
INFO: [Synth 8-6157] synthesizing module 'ila_adc_256' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ila_adc_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_adc_256' (85#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/ila_adc_256_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_en'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:135]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_adc4_fifo'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:206]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_adc_256_inst'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:228]
WARNING: [Synth 8-6014] Unused sequential element time_cnt_reg was removed.  [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:144]
WARNING: [Synth 8-6014] Unused sequential element time_4s_reg was removed.  [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:145]
INFO: [Synth 8-6155] done synthesizing module 'adc_analysis' (86#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/adc_analysis.v:23]
INFO: [Synth 8-6157] synthesizing module 'dac_top' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:3]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:92]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized1' [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized1' (86#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'da_spi_module' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/da_spi_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'da_spi_module' (87#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/da_spi_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'TOP_DAC' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:3]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:41]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:46]
INFO: [Synth 8-6157] synthesizing module 'jesd204_1_support' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:52]
	Parameter tx_pll_sel bound to: 3 - type: integer 
	Parameter rx_pll_sel bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:137]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:138]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:145]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:146]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_tx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx' (88#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/.Xil/Vivado-17256-DESKTOP-8PN6IMS/realtime/jesd204_tx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_clocking' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_tx_clocking.v:57]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_clocking' (89#1) [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_tx_clocking.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_phy' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.v:53]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_phy_support' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_support.v:52]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_phy_block' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_block.v:53]
	Parameter tx_pll_sel bound to: 3 - type: integer 
	Parameter rx_pll_sel bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_phy_sync_block' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_sync_block.v:77]
	Parameter INITIALISE bound to: 1'b0 
	Parameter TYPE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (90#1) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (91#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_sync_block' (92#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_sync_block.v:77]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 1 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 20000 - type: integer 
	Parameter WAIT_TIME_CDRLOCK bound to: 2000 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000110000010000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 42'b100100100000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 6'b100000 
	Parameter CFOK_CFG3 bound to: 6'b100000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 29'b00000101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 2 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 128 - type: integer 
	Parameter PMA_RSV2 bound to: 469762058 - type: integer 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 15'b000000000001000 
	Parameter PMA_RSV5 bound to: 4'b0000 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 83'b00000000000001000000000011111111110000100000000000011000010000010000000000000011000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001000000000 
	Parameter RXLPM_LF_CFG bound to: 18'b001001000000000000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b11 
	Parameter RXPI_CFG2 bound to: 2'b11 
	Parameter RXPI_CFG3 bound to: 2'b11 
	Parameter RXPI_CFG4 bound to: 1'b0 
	Parameter RXPI_CFG5 bound to: 1'b0 
	Parameter RXPI_CFG6 bound to: 3'b100 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 24'b000011000000000000010000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b0 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b00 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b010 
	Parameter RX_DFE_AGC_CFG2 bound to: 4'b0000 
	Parameter RX_DFE_AGC_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000000010000011000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H6_CFG bound to: 11'b00000100000 
	Parameter RX_DFE_H7_CFG bound to: 11'b00000100000 
	Parameter RX_DFE_KL_CFG bound to: 33'b001000001000000000000001100010000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KH_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KH_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KL_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KL_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000010000000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_ST_CFG bound to: 54'b000000111000010000000000000000000011000000000000111111 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011100000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011101010100011 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b100 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_PRECHARGE_TIME bound to: 17'b10101010111001100 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE2_CHANNEL' (93#1) [D:/vivado2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4958]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_gt_sync_block' (94#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_sync_block.v:78]
INFO: [Synth 8-226] default block is never used [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_gtrxreset_seq.v:179]
INFO: [Synth 8-226] default block is never used [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_gtrxreset_seq.v:240]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_gt_gtrxreset_seq' (95#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_gtrxreset_seq.v:72]
	Parameter idle bound to: 4'b0000 
	Parameter drp_rd bound to: 4'b0001 
	Parameter wait_rd_data bound to: 4'b0010 
	Parameter wr_16 bound to: 4'b0011 
	Parameter wait_wr_done1 bound to: 4'b0100 
	Parameter wait_pmareset bound to: 4'b0101 
	Parameter wr_20 bound to: 4'b0110 
	Parameter wait_wr_done2 bound to: 4'b0111 
	Parameter wait_rxpmarst_low bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_gt_rxpmarst_seq' (96#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rxpmarst_seq.v:70]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_gt_GT' (97#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt_gt.v:71]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_phy_gt_multi_gt' (98#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt_multi_gt.v:71]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: TRUE - type: string 
	Parameter RX_QPLL_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_1us bound to: 110 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 173568 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tx_fsm_reset_done_int_s3_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_tx_startup_fsm.v:300]
WARNING: [Synth 8-6014] Unused sequential element wait_bypass_count_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_tx_startup_fsm.v:350]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: TRUE - type: string 
	Parameter RX_QPLL_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 300000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 740000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 19 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
	Parameter INIT bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element adapt_count_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:406]
WARNING: [Synth 8-6014] Unused sequential element time_out_adapt_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:407]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:431]
WARNING: [Synth 8-6014] Unused sequential element adapt_count_reset_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:637]
WARNING: [Synth 8-350] instance 'jesd204_tx_phy_gt' of module 'jesd204_tx_phy_gt' requires 688 connections, but only 680 given [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_block.v:1013]
	Parameter INITIALISE bound to: 1'b0 
	Parameter TYPE bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-4471] merging register 'tx_pll_lock_i_reg' into 'rx_pll_lock_i_reg' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_block.v:2064]
WARNING: [Synth 8-6014] Unused sequential element tx_pll_lock_i_reg was removed.  [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_block.v:2064]
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000001010000 
	Parameter COMMON_CFG bound to: 92 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000010010000000000111000111 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204_i'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:204]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_jesd204_phy'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/jesd204_1_support.v:335]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_jesd204_1_support_block'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_sine_gen'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IBUFDS_inst_syncb'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/TOP_DAC.v:52]
WARNING: [Synth 8-350] instance 'top_dac1_int' of module 'TOP_DAC' requires 23 connections, but only 22 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:159]
WARNING: [Synth 8-350] instance 'top_dac2_int' of module 'TOP_DAC' requires 23 connections, but only 20 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:185]
WARNING: [Synth 8-350] instance 'top_dac3_int' of module 'TOP_DAC' requires 23 connections, but only 20 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:208]
WARNING: [Synth 8-350] instance 'top_dac4_int' of module 'TOP_DAC' requires 23 connections, but only 20 given [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IBUFDS_inst_sysref'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/dac_top.v:117]
WARNING: [Synth 8-689] width (2048) of port connection 'tx_tdata_vio' does not match port width (256) of module 'dac_top' [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:587]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:958]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_ADC_wrapper'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:298]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u2_adc_top'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:361]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_vio'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:594]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'int_dac_top'. This will prevent further optimization [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3848] Net adc_lmx2952_sdo in module/entity top does not have driver. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:151]
WARNING: [Synth 8-3848] Net dac_lmx2952_sdo in module/entity top does not have driver. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:219]
WARNING: [Synth 8-3848] Net tx_tdata in module/entity top does not have driver. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:233]
WARNING: [Synth 8-3848] Net config_done_ad in module/entity top does not have driver. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:237]
WARNING: [Synth 8-3331] design axi_lite_write has unconnected port s_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_lite_write has unconnected port s_axi_bresp[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design jesd204_tx_phy_gt_RX_STARTUP_FSM has unconnected port RXSYSCLKSEL[1]
WARNING: [Synth 8-3331] design jesd204_tx_phy_gt_RX_STARTUP_FSM has unconnected port TXSYSCLKSEL[1]
WARNING: [Synth 8-3331] design jesd204_tx_phy_gt_TX_STARTUP_FSM has unconnected port TXSYSCLKSEL[1]
WARNING: [Synth 8-3331] design jesd204_tx_phy_gt_init has unconnected port gt0_qpllrefclklost_in
WARNING: [Synth 8-3331] design jesd204_tx_phy_gt_init has unconnected port gt1_qpllrefclklost_in
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port sysclk
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[255]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[254]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[253]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[252]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[251]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[250]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[249]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[248]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[247]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[246]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[245]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[244]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[243]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[242]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[241]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[240]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[239]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[238]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[237]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[236]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[235]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[234]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[233]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[232]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[231]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[230]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[229]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[228]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[227]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[226]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[225]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[224]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[223]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[222]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[221]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[220]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[219]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[218]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[217]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[216]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[215]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[214]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[213]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[212]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[211]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[210]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[209]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[208]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[207]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[206]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[205]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[204]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[203]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[202]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[201]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[200]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[199]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[198]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[197]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[196]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[195]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[194]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[193]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[192]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[191]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[190]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[189]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[188]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[187]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[186]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[185]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[184]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[183]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[182]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[181]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[180]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[179]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[178]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[177]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[176]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[175]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[174]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[173]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[172]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[171]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[170]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[169]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[168]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[167]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[166]
WARNING: [Synth 8-3331] design TOP_DAC has unconnected port tx_tdata_vio[165]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 685.434 ; gain = 206.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1_ADC_wrapper:adc_lmx2952_sdo to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:298]
WARNING: [Synth 8-3295] tying undriven pin u1_ADC_wrapper:dac_lmx2592_sdo to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:298]
WARNING: [Synth 8-3295] tying undriven pin u1_ADC_wrapper:lmk04828_sdo to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:298]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_wr_en_vio to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[29] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[28] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[27] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[26] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[25] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[24] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[23] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[22] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[21] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[20] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[19] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[18] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[17] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[16] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[15] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[14] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[13] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[12] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[11] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[10] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[9] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[8] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[7] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[6] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[5] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[4] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[3] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[2] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[1] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_addr_vio[0] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[31] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[30] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[29] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[28] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[27] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[26] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[25] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[24] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[23] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[22] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[21] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[20] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[19] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[18] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[17] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[16] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[15] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[14] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[13] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[12] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[11] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[10] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[9] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[8] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[7] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[6] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[5] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[4] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[3] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[2] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[1] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:axi_data_vio[0] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[255] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[254] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[253] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[252] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[251] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[250] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[249] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[248] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[247] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[246] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[245] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[244] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[243] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[242] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[241] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[240] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[239] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[238] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[237] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[236] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[235] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[234] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[233] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[232] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[231] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[230] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[229] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[228] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[227] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[226] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[225] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[224] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[223] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
WARNING: [Synth 8-3295] tying undriven pin int_dac_top:tx_tdata_vio[222] to constant 0 [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/new/top.v:506]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 685.434 ; gain = 206.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 685.434 ; gain = 206.156
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 892 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/ila_adc_256/ila_adc_256/ila_adc_256_in_context.xdc] for cell 'u3_adc_analysis/ila_adc_256_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/ila_adc_256/ila_adc_256/ila_adc_256_in_context.xdc] for cell 'u3_adc_analysis/ila_adc_256_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc1_fifo'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc1_fifo'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc2_fifo'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc2_fifo'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc3_fifo'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc3_fifo'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc4_fifo'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/adc_fifo/adc_fifo/adc_fifo_in_context.xdc] for cell 'u3_adc_analysis/u_adc4_fifo'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0_phy/jesd204_0_phy/jesd204_0_phy_in_context.xdc] for cell 'u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_sysref_gen_0_0/ADC_sysref_gen_0_0/ADC_sysref_gen_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_gen_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_sysref_gen_0_0/ADC_sysref_gen_0_0/ADC_sysref_gen_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_gen_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_0/ADC_axi_lite_spi_0_0/ADC_axi_lite_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/axi_lite_spi_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_0/ADC_axi_lite_spi_0_0/ADC_axi_lite_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/axi_lite_spi_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_SPI_choose_0_0/ADC_SPI_choose_0_0/ADC_SPI_choose_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/SPI_choose_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_SPI_choose_0_0/ADC_SPI_choose_0_0/ADC_SPI_choose_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/SPI_choose_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ctrl_204b_0_0/ADC_ctrl_204b_0_0/ADC_ctrl_204b_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ctrl_204b_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ctrl_204b_0_0/ADC_ctrl_204b_0_0/ADC_ctrl_204b_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ctrl_204b_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ADC_spi_interface_0_0_0_0/ADC_ADC_spi_interface_0_0_0_0/ADC_ADC_spi_interface_0_0_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/spi_interface_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ADC_spi_interface_0_0_0_0/ADC_ADC_spi_interface_0_0_0_0/ADC_ADC_spi_interface_0_0_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/spi_interface_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_vio_0_0/ADC_vio_0_0/ADC_vio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/vio_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_vio_0_0/ADC_vio_0_0/ADC_vio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/vio_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_quad_spi_0_0/ADC_axi_quad_spi_0_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_spi'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_quad_spi_0_0/ADC_axi_quad_spi_0_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_spi'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_gpio_0_0/ADC_axi_gpio_0_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_sync_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_gpio_0_0/ADC_axi_gpio_0_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_sync_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_0/ADC_lmk04828_sync_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_switch_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_0/ADC_lmk04828_sync_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_switch_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_1/ADC_lmk04828_sync_1/ADC_lmk04828_sync_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_ld_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_1/ADC_lmk04828_sync_1/ADC_lmk04828_sync_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_ld_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_2/ADC_lmk04828_sync_2/ADC_lmk04828_sync_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/config_done_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_2/ADC_lmk04828_sync_2/ADC_lmk04828_sync_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/config_done_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_config_done_0/ADC_config_done_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_gpo_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_config_done_0/ADC_config_done_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/lmk04828_gpo_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_ld_0/ADC_lmk04828_ld_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc_sync_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_ld_0/ADC_lmk04828_ld_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc_sync_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_spi_0/ADC_lmk04828_spi_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc_lmx2592'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_spi_0/ADC_lmk04828_spi_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc_lmx2592'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_microblaze_0_0/ADC_microblaze_0_0/ADC_microblaze_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_microblaze_0_0/ADC_microblaze_0_0/ADC_microblaze_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_mdm_1_0/ADC_mdm_1_0/ADC_mdm_1_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/mdm_1'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_mdm_1_0/ADC_mdm_1_0/ADC_mdm_1_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/mdm_1'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_rst_adc_clk_100M_0/ADC_rst_adc_clk_100M_0/ADC_rst_adc_clk_100M_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/rst_adc_clk_100M'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_rst_adc_clk_100M_0/ADC_rst_adc_clk_100M_0/ADC_rst_adc_clk_100M_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/rst_adc_clk_100M'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_xbar_0/ADC_xbar_0/ADC_xbar_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_xbar_0/ADC_xbar_0/ADC_xbar_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dlmb_v10_0/ADC_dlmb_v10_0/ADC_dlmb_v10_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dlmb_v10_0/ADC_dlmb_v10_0/ADC_dlmb_v10_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ilmb_v10_0/ADC_ilmb_v10_0/ADC_dlmb_v10_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ilmb_v10_0/ADC_ilmb_v10_0/ADC_dlmb_v10_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dlmb_bram_if_cntlr_0/ADC_dlmb_bram_if_cntlr_0/ADC_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dlmb_bram_if_cntlr_0/ADC_dlmb_bram_if_cntlr_0/ADC_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ilmb_bram_if_cntlr_0/ADC_ilmb_bram_if_cntlr_0/ADC_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ilmb_bram_if_cntlr_0/ADC_ilmb_bram_if_cntlr_0/ADC_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmb_bram_0/ADC_lmb_bram_0/ADC_lmb_bram_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmb_bram_0/ADC_lmb_bram_0/ADC_lmb_bram_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc_lmx2592_0/ADC_adc_lmx2592_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/dac_lmx2592'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc_lmx2592_0/ADC_adc_lmx2592_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/dac_lmx2592'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dac_lmx2592_0/ADC_dac_lmx2592_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ada16d6000_1'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_dac_lmx2592_0/ADC_dac_lmx2592_0/ADC_axi_quad_spi_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ada16d6000_1'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_3/ADC_lmk04828_sync_3/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ada16d6000_1_rst_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_sync_3/ADC_lmk04828_sync_3/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/ada16d6000_1_rst_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ada16d6000_1_rst_0/ADC_ada16d6000_1_rst_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_ada16d6000_1_rst_0/ADC_ada16d6000_1_rst_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_jesd_rst_p_0/ADC_jesd_rst_p_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/jesd_sysref_rst_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_jesd_rst_p_0/ADC_jesd_rst_p_0/ADC_axi_gpio_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/jesd_sysref_rst_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_jesd_sysref_rst_0/ADC_jesd_sysref_rst_0/ADC_jesd_sysref_rst_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_div_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_jesd_sysref_rst_0/ADC_jesd_sysref_rst_0/ADC_jesd_sysref_rst_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_div_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_sysref_div_0/ADC_sysref_div_0/ADC_jesd_sysref_rst_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_num_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_sysref_div_0/ADC_sysref_div_0/ADC_jesd_sysref_rst_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/sysref_num_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_ld_1/ADC_lmk04828_ld_1/ADC_lmk04828_ld_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/dac_status_RnM'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_lmk04828_ld_1/ADC_lmk04828_ld_1/ADC_lmk04828_ld_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/dac_status_RnM'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_1/ADC_axi_lite_spi_0_1/ADC_axi_lite_spi_0_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc1_spi'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_1/ADC_axi_lite_spi_0_1/ADC_axi_lite_spi_0_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc1_spi'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc1_spi_0/ADC_adc1_spi_0/ADC_adc1_spi_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc2_spi'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc1_spi_0/ADC_adc1_spi_0/ADC_adc1_spi_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc2_spi'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc1_spi_1/ADC_adc1_spi_1/ADC_adc1_spi_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc3_spi'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_adc1_spi_1/ADC_adc1_spi_1/ADC_adc1_spi_1_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/adc3_spi'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_0_0/ADC_tier2_xbar_0_0/ADC_tier2_xbar_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_0_0/ADC_tier2_xbar_0_0/ADC_tier2_xbar_0_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_1_0/ADC_tier2_xbar_1_0/ADC_tier2_xbar_1_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_1_0/ADC_tier2_xbar_1_0/ADC_tier2_xbar_1_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_2_0/ADC_tier2_xbar_2_0/ADC_tier2_xbar_2_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_tier2_xbar_2_0/ADC_tier2_xbar_2_0/ADC_tier2_xbar_2_0_in_context.xdc] for cell 'u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc] for cell 'u2_adc_top/i_shared_clocks/u_gtglb_clk'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc] for cell 'u2_adc_top/i_shared_clocks/u_gtglb_clk'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_module/da_clk_moudle'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_module/da_clk_moudle'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[0].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[1].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[2].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[3].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[4].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[5].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[6].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[7].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[8].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[9].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[10].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[11].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[12].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[13].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[14].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[15].my_dds_inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'my_vio'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'my_vio'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u3_adc_analysis/adc_en'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u3_adc_analysis/adc_en'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u2_adc_module/u_adc_jesd204b/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u2_adc_module/u_adc_jesd204b/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_0/jesd204_0/jesd204_0_in_context.xdc] for cell 'u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx/jesd204_tx/jesd204_tx_in_context.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1308.398 ; gain = 0.000
Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'global_clk_p'. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'fpga_clk1_p'. [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc:228]
Finished Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1316.375 ; gain = 0.035
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clock_group.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_clocks.xdc] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xpm_cdc_array_single_sysref_num'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xpm_cdc_array_single_sysref_num'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_rst_p_axi'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_rst_p_axi'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_rst_p_dds'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_rst_p_dds'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_sysref_rst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'xpm_cdc_async_rst_jesd_sysref_rst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1316.688 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1316.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 880 instances were transformed.
  FD => FDRE: 872 instances
  FDP => FDPE: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1320.004 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1320.266 ; gain = 3.406
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'my_vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[0].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[10].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[11].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[12].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[13].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[14].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[15].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[1].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[2].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[3].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[4].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[5].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[6].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[7].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[8].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac1_int/my_sine_gen/my_dds_cells[9].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[0].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[10].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[11].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[12].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[13].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[14].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[15].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[1].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[2].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[3].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[4].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[5].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[6].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[7].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[8].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac2_int/my_sine_gen/my_dds_cells[9].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[0].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[10].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[11].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[12].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[13].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[14].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[15].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[1].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[2].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[3].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[4].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[5].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[6].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[7].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[8].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac3_int/my_sine_gen/my_dds_cells[9].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[0].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[10].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[11].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[12].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[13].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[14].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[15].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[1].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[2].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[3].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[4].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[5].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[6].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[7].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[8].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'int_dac_top/top_dac4_int/my_sine_gen/my_dds_cells[9].my_dds_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/ada16d6000_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/adc_lmx2592' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/ctrl_204b_0' at clock pin 'core_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/dac_lmx2592' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/lmk04828_spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/adc_en' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/ila_adc_256_inst' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/u_adc1_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/u_adc2_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/u_adc3_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3_adc_analysis/u_adc4_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for glblclk_n. (constraint file  {d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for glblclk_n. (constraint file  {d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for glblclk_p. (constraint file  {d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for glblclk_p. (constraint file  {d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/gt_clk/gt_clk/gt_clk_in_context.xdc}, line 6).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 149).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 149).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 149).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 149).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 158).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 158).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 158).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt/inst. (constraint file  {D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/dont_touch.xdc}, line 158).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/jesd204_tx_phy_gt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/ila_adc_256_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/u_adc1_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/u_adc2_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/u_adc3_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/u_adc4_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u1_adc_module/u_adc_jesd204b/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u2_adc_module/u_adc_jesd204b/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u3_adc_module/u_adc_jesd204b/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u4_adc_module/u_adc_jesd204b/i_jesd204_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/sysref_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/axi_lite_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/SPI_choose_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/ctrl_204b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/spi_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/lmk04828_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/lmk04828_sync_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/lmk04828_switch_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/lmk04828_ld_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/config_done_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/lmk04828_gpo_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/adc_sync_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/adc_lmx2592. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/rst_adc_clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/dac_lmx2592. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/ada16d6000_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/ada16d6000_1_rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/jesd_rst_p_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/jesd_sysref_rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/sysref_div_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/sysref_num_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/dac_status_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/adc1_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/adc2_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/adc3_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ADC_wrapper/ADC_i/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/i_shared_clocks/u_gtglb_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clock_module/da_clk_moudle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[0].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[0].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[0].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[0].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[10].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[10].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[10].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[10].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[11].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[11].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[11].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[11].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[12].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[12].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[12].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[12].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[13].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[13].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[13].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[13].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[14].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[14].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[14].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[14].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[15].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[15].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[15].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[15].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[1].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[1].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[1].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[1].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[2].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[2].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[2].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[2].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[3].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[3].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[3].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[3].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[4].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[4].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[4].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[4].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[5].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[5].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[5].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[5].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[6].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[6].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[6].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[6].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[7].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[7].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[7].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[7].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[8].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[8].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[8].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[8].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/my_sine_gen/\my_dds_cells[9].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/my_sine_gen/\my_dds_cells[9].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/my_sine_gen/\my_dds_cells[9].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/my_sine_gen/\my_dds_cells[9].my_dds_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_vio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3_adc_analysis/adc_en. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u1_adc_module/u_adc_jesd204b/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u2_adc_module/u_adc_jesd204b/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u3_adc_module/u_adc_jesd204b/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2_adc_top/u4_adc_module/u_adc_jesd204b/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/jesd204_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_array_single_sysref_num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_async_rst_jesd_rst_p_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_async_rst_jesd_rst_p_dds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_async_rst_jesd_sysref_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac1_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac2_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac3_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for int_dac_top/top_dac4_int/i_jesd204_1_support_block/i_jesd204_phy/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_curr_state_reg' in module 'axi_proc'
INFO: [Synth 8-802] inferred FSM for state register 'rd_curr_state_reg' in module 'axi_proc'
INFO: [Synth 8-5546] ROM "wr_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "arvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
.p 11
.s 7
.ar CFG_IDLE
	 Default CFG_IDLE 
	 CFG_IDLE CFG_REG_EN 
	 CFG_REG_EN CFG_REG 
	 CFG_REG CFG_REG_EN 
	 CFG_REG RD_RST_EN 
	 CFG_REG CFG_REG 
	 RD_RST_EN RD_RST 
	 RD_RST RD_RST_OK 
	 RD_RST RD_RST_EN 
	 RD_RST RD_RST 
	 RD_RST_OK RD_RST_OK 
.e
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                CFG_IDLE |                           000001 |                           000001
              CFG_REG_EN |                           000010 |                           000010
                 CFG_REG |                           000100 |                           000100
               RD_RST_EN |                           001000 |                           001000
                  RD_RST |                           010000 |                           010000
               RD_RST_OK |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cfg_curr_state_reg' in module 'axi_cfg'
INFO: [Synth 8-5546] ROM "wr_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wr_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rstdone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_tx_phy_gt_gtrxreset_seq'
INFO: [Synth 8-5544] ROM "drpwe_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_tx_phy_gt_rxpmarst_seq'
INFO: [Synth 8-5544] ROM "drpwe_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'jesd204_tx_phy_gt_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:639]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:640]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v:641]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'jesd204_tx_phy_gt_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RXDFEAGCHOLD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt2_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt2_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt3_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt3_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt4_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt4_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt5_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt5_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt6_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt6_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt7_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt7_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_write'
INFO: [Synth 8-5544] ROM "reg_avalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "adc1_sync_done" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 WR_IDLE |                      00000000001 |                      00000000001
                 WR_ADDR |                      00000000010 |                      00000000010
                 WR_DATA |                      00000000100 |                      00000000100
                 WR_TEST |                      00000001000 |                      00000001000
                   WR_OK |                      00000010000 |                      00000010000
                  WR_END |                      00000100000 |                      00000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_curr_state_reg' in module 'axi_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RD_IDLE |                      00001000000 |                      00001000000
                 RD_ADDR |                      00010000000 |                      00010000000
                 RD_DATA |                      00100000000 |                      00100000000
                   RD_OK |                      01000000000 |                      01000000000
                  RD_END |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_curr_state_reg' in module 'axi_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_tx_phy_gt_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000010000 |                             0000
                  drp_rd |                        000100000 |                             0001
            wait_rd_data |                        000001000 |                             0010
                   wr_16 |                        000000001 |                             0011
           wait_wr_done1 |                        000000010 |                             0100
           wait_pmareset |                        000000100 |                             0101
                   wr_20 |                        100000000 |                             0110
           wait_wr_done2 |                        001000000 |                             0111
       wait_rxpmarst_low |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_tx_phy_gt_rxpmarst_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'jesd204_tx_phy_gt_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'jesd204_tx_phy_gt_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_write'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |clock_module__GC0                       |           1|         4|
|2     |adc_module__xdcDup__1__GC0              |           1|      1895|
|3     |adc_module__xdcDup__2__GC0              |           1|      1895|
|4     |adc_module__xdcDup__3__GC0              |           1|      1895|
|5     |adc_module__GC0                         |           1|      1895|
|6     |jesd204_0_clocking                      |           1|         6|
|7     |jesd204_tx_phy_gt_init                  |           4|     13930|
|8     |jesd204_tx_phy_block__xdcDup__1__GC0    |           1|        73|
|9     |jesd204_tx_phy_gt_common_wrapper__4__GU |           1|         2|
|10    |jesd204_1_support__xdcDup__1__GC0       |           1|       390|
|11    |TOP_DAC__xdcDup__1__GC0                 |           1|      1027|
|12    |jesd204_tx_phy_block__xdcDup__2__GC0    |           1|        73|
|13    |jesd204_tx_phy_gt_common_wrapper__5__GU |           1|         2|
|14    |jesd204_1_support__xdcDup__2__GC0       |           1|       390|
|15    |TOP_DAC__xdcDup__2__GC0                 |           1|      1027|
|16    |jesd204_tx_phy_block__xdcDup__3__GC0    |           1|        73|
|17    |jesd204_tx_phy_gt_common_wrapper__6__GU |           1|         2|
|18    |jesd204_1_support__xdcDup__3__GC0       |           1|       390|
|19    |TOP_DAC__xdcDup__3__GC0                 |           1|      1027|
|20    |jesd204_tx_phy_block__GC0               |           1|        73|
|21    |jesd204_tx_phy_gt_common_wrapper__GU    |           1|         2|
|22    |jesd204_1_support__GC0                  |           1|       390|
|23    |TOP_DAC__GC0                            |           1|      1027|
|24    |dac_top__GC0                            |           1|       116|
|25    |top__GC0                                |           1|      5906|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input      8 Bit       Adders := 33    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 80    
	               16 Bit    Registers := 136   
	               12 Bit    Registers := 8     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 704   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	   2 Input     16 Bit        Muxes := 128   
	   8 Input     16 Bit        Muxes := 32    
	   9 Input     16 Bit        Muxes := 32    
	   6 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 260   
	   9 Input      9 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 178   
	  12 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 32    
	   7 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 28    
	   5 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 48    
	   3 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 537   
	   8 Input      1 Bit        Muxes := 128   
	   9 Input      1 Bit        Muxes := 160   
	  10 Input      1 Bit        Muxes := 72    
	  11 Input      1 Bit        Muxes := 92    
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_proc__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_cfg__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_proc__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_cfg__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_proc__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_cfg__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_proc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_tx_phy_gt_gtrxreset_seq__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_gtrxreset_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_rxpmarst_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module jesd204_tx_phy_gt_GT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_tx_phy_gt_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 18    
Module jesd204_tx_phy_gt_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  11 Input      1 Bit        Muxes := 23    
Module jesd204_tx_phy_gt_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 24    
Module xpm_cdc_async_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jesd204_tx_phy_block__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module jesd204_1_support__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_write__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sysref_gen_dac__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sine_gen__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jesd204_tx_phy_block__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module jesd204_1_support__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_write__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sysref_gen_dac__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sine_gen__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__27 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__26 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__25 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__24 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jesd204_tx_phy_block__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module jesd204_1_support__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_write__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sysref_gen_dac__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sine_gen__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__30 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__29 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_async_rst__28 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jesd204_tx_phy_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module jesd204_1_support 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_write 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sysref_gen_dac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sine_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module da_spi_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_array_single 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module xpm_cdc_async_rst__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt2_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt2_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt3_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt3_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt4_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt4_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt5_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt5_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt6_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt6_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt7_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt7_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dac_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "adc1_sync_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[0]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[5]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[4]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[3]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[2]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/rd_curr_state_reg[1]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/wr_curr_state_reg[9]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/wr_curr_state_reg[10]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/wr_curr_state_reg[8]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/wr_curr_state_reg[7]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_proc/wr_curr_state_reg[6]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[0]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[1]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[3]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[4]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[5]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[6]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[7]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[8]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[9]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[10]' (FDC) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u1_adc_modulei_0/\u_axi_top/u_axi_cfg/rd_addr_reg[11] )
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[1]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[2]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[3]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[5]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[6]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[8]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[9]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[10]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[11]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[12]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[13]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[14]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[15]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[16]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[17]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[18]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[19]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[20]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[21]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[22]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[23]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[24]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[25]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[26]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[27]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[28]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[29]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[30]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_data_reg[31]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[0]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[1]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[6]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[7]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[8]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[9]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[10]' (FDCE) to 'u2_adc_top/u1_adc_modulei_0/u_axi_top/u_axi_cfg/wr_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u1_adc_modulei_0/\u_axi_top/u_axi_cfg/wr_addr_reg[11] )
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[0]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[5]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[4]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[3]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[2]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/rd_curr_state_reg[1]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/wr_curr_state_reg[9]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/wr_curr_state_reg[10]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/wr_curr_state_reg[8]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/wr_curr_state_reg[7]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_proc/wr_curr_state_reg[6]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[0]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[1]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[3]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[4]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[5]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[6]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[7]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[8]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[9]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[10]' (FDC) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/rd_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u2_adc_modulei_1/\u_axi_top/u_axi_cfg/rd_addr_reg[11] )
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[1]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[2]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[3]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[5]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[6]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[8]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[9]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[10]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[11]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[12]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[13]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[14]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[15]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[16]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[17]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[18]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[19]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[20]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[21]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[22]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[23]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_data_reg[24]' (FDCE) to 'u2_adc_top/u2_adc_modulei_1/u_axi_top/u_axi_cfg/wr_addr_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u2_adc_modulei_1/\u_axi_top/u_axi_cfg/wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u3_adc_modulei_2/\u_axi_top/u_axi_cfg/rd_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u3_adc_modulei_2/\u_axi_top/u_axi_cfg/wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u4_adc_modulei_3/\u_axi_top/u_axi_cfg/rd_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_adc_top/u4_adc_modulei_3/\u_axi_top/u_axi_cfg/wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/time_out_wait_bypass_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_rxresetfsm_i/RXDFEAGCHOLD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jesd204_tx_phy_gt_init:/\gt_txresetfsm_i/time_out_wait_bypass_s3_reg )
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/reset_sync1_rx) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/reset_sync2_rx) is unused and will be removed from module jesd204_tx_phy_gt_init.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac1_inti_1/\my_axi_lite_writer/reg_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac1_inti_1/my_sine_gen/\pinc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac2_inti_2/\my_axi_lite_writer/reg_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac2_inti_2/my_sine_gen/\pinc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac3_inti_3/\my_axi_lite_writer/reg_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac3_inti_3/my_sine_gen/\pinc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac4_inti_4/\my_axi_lite_writer/reg_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (int_dac_top/top_dac4_inti_4/my_sine_gen/\pinc_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |clock_module__GC0                       |           1|         4|
|2     |adc_module__xdcDup__1__GC0              |           1|      1482|
|3     |adc_module__xdcDup__2__GC0              |           1|      1482|
|4     |adc_module__xdcDup__3__GC0              |           1|      1482|
|5     |adc_module__GC0                         |           1|      1482|
|6     |jesd204_0_clocking                      |           1|         6|
|7     |jesd204_tx_phy_gt_init                  |           4|      4310|
|8     |jesd204_tx_phy_block__xdcDup__1__GC0    |           1|        73|
|9     |jesd204_tx_phy_gt_common_wrapper__4__GU |           1|         2|
|10    |jesd204_1_support__xdcDup__1__GC0       |           1|       376|
|11    |TOP_DAC__xdcDup__1__GC0                 |           1|      1402|
|12    |jesd204_tx_phy_block__xdcDup__2__GC0    |           1|        73|
|13    |jesd204_tx_phy_gt_common_wrapper__5__GU |           1|         2|
|14    |jesd204_1_support__xdcDup__2__GC0       |           1|       376|
|15    |TOP_DAC__xdcDup__2__GC0                 |           1|      1401|
|16    |jesd204_tx_phy_block__xdcDup__3__GC0    |           1|        73|
|17    |jesd204_tx_phy_gt_common_wrapper__6__GU |           1|         2|
|18    |jesd204_1_support__xdcDup__3__GC0       |           1|       376|
|19    |TOP_DAC__xdcDup__3__GC0                 |           1|      1401|
|20    |jesd204_tx_phy_block__GC0               |           1|        73|
|21    |jesd204_tx_phy_gt_common_wrapper__GU    |           1|         2|
|22    |jesd204_1_support__GC0                  |           1|       376|
|23    |TOP_DAC__GC0                            |           1|      1401|
|24    |dac_top__GC0                            |           1|        65|
|25    |top__GC0                                |           1|      5857|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_adc_jesd204b/i_jesd204_phy/rxoutclk' to pin 'u_adc_jesd204b/i_jesd204_phy/bbstub_rxoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_adc_jesd204b/i_jesd204_phy/txoutclk' to pin 'u_adc_jesd204b/i_jesd204_phy/bbstub_txoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_ADC_wrapper/ADC_i/mdm_1/Dbg_Clk_0' to pin 'u1_ADC_wrapper/ADC_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_ADC_wrapper/ADC_i/mdm_1/Dbg_Update_0' to pin 'u1_ADC_wrapper/ADC_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'u1_ADC_wrapper/ADC_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_gtglb_clk/clk_out1' to pin 'u_gtglb_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'da_clk_moudle/clk_out1' to pin 'da_clk_moudle/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'da_clk_moudle/clk_in1' to 'BUFG_sysclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'da_clk_moudle/clk_out2' to pin 'da_clk_moudle/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'da_clk_moudle/clk_in1' to 'BUFG_sysclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xpm_cdc_async_rst_jesd_sysref_rst/src_arst' to pin '{u1_ADC_wrapper/ADC_i/jesd_sysref_rst_RnM/bbstub_gpio_io_o[0]/O}'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |clock_module__GC0                       |           1|         4|
|2     |adc_module__xdcDup__1__GC0              |           1|      1482|
|3     |adc_module__xdcDup__2__GC0              |           1|      1482|
|4     |adc_module__xdcDup__3__GC0              |           1|      1482|
|5     |adc_module__GC0                         |           1|      1482|
|6     |jesd204_0_clocking                      |           1|         6|
|7     |jesd204_tx_phy_gt_init                  |           4|      4310|
|8     |jesd204_tx_phy_block__xdcDup__1__GC0    |           1|        73|
|9     |jesd204_tx_phy_gt_common_wrapper__4__GU |           1|         2|
|10    |jesd204_1_support__xdcDup__1__GC0       |           1|       376|
|11    |TOP_DAC__xdcDup__1__GC0                 |           1|      1402|
|12    |jesd204_tx_phy_block__xdcDup__2__GC0    |           1|        73|
|13    |jesd204_tx_phy_gt_common_wrapper__5__GU |           1|         2|
|14    |jesd204_1_support__xdcDup__2__GC0       |           1|       376|
|15    |TOP_DAC__xdcDup__2__GC0                 |           1|      1401|
|16    |jesd204_tx_phy_block__xdcDup__3__GC0    |           1|        73|
|17    |jesd204_tx_phy_gt_common_wrapper__6__GU |           1|         2|
|18    |jesd204_1_support__xdcDup__3__GC0       |           1|       376|
|19    |TOP_DAC__xdcDup__3__GC0                 |           1|      1401|
|20    |jesd204_tx_phy_block__GC0               |           1|        73|
|21    |jesd204_tx_phy_gt_common_wrapper__GU    |           1|         2|
|22    |jesd204_1_support__GC0                  |           1|       376|
|23    |TOP_DAC__GC0                            |           1|      1401|
|24    |dac_top__GC0                            |           1|        65|
|25    |top__GC0                                |           1|      5857|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |gt_clk                        |         1|
|2     |jesd204_0                     |         4|
|3     |jesd204_0_phy                 |         4|
|4     |jesd204_tx                    |         4|
|5     |dds_compiler_0                |        64|
|6     |ADC_tier2_xbar_0_0            |         1|
|7     |ADC_tier2_xbar_1_0            |         1|
|8     |ADC_tier2_xbar_2_0            |         1|
|9     |ADC_xbar_0                    |         1|
|10    |ADC_SPI_choose_0_0            |         1|
|11    |ADC_dac_lmx2592_0             |         1|
|12    |ADC_lmk04828_sync_3           |         1|
|13    |ADC_axi_lite_spi_0_1          |         1|
|14    |ADC_adc1_spi_0                |         1|
|15    |ADC_adc1_spi_1                |         1|
|16    |ADC_lmk04828_spi_0            |         1|
|17    |ADC_lmk04828_ld_0             |         1|
|18    |ADC_axi_lite_spi_0_0          |         1|
|19    |ADC_lmk04828_sync_2           |         1|
|20    |ADC_ctrl_204b_0_0             |         1|
|21    |ADC_adc_lmx2592_0             |         1|
|22    |ADC_lmk04828_ld_1             |         1|
|23    |ADC_ada16d6000_1_rst_0        |         1|
|24    |ADC_jesd_rst_p_0              |         1|
|25    |ADC_config_done_0             |         1|
|26    |ADC_lmk04828_sync_1           |         1|
|27    |ADC_axi_quad_spi_0_0          |         1|
|28    |ADC_lmk04828_sync_0           |         1|
|29    |ADC_axi_gpio_0_0              |         1|
|30    |ADC_mdm_1_0                   |         1|
|31    |ADC_microblaze_0_0            |         1|
|32    |ADC_rst_adc_clk_100M_0        |         1|
|33    |ADC_ADC_spi_interface_0_0_0_0 |         1|
|34    |ADC_jesd_sysref_rst_0         |         1|
|35    |ADC_sysref_gen_0_0            |         1|
|36    |ADC_sysref_div_0              |         1|
|37    |ADC_vio_0_0                   |         1|
|38    |ADC_dlmb_bram_if_cntlr_0      |         1|
|39    |ADC_dlmb_v10_0                |         1|
|40    |ADC_ilmb_bram_if_cntlr_0      |         1|
|41    |ADC_ilmb_v10_0                |         1|
|42    |ADC_lmb_bram_0                |         1|
|43    |vio_0                         |         1|
|44    |vio_1                         |         1|
|45    |adc_fifo                      |         4|
|46    |ila_adc_256                   |         1|
|47    |clk_wiz_0                     |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |ADC_ADC_spi_interface_0_0_0_0 |     1|
|2     |ADC_SPI_choose_0_0            |     1|
|3     |ADC_ada16d6000_1_rst_0        |     1|
|4     |ADC_adc1_spi_0                |     1|
|5     |ADC_adc1_spi_1                |     1|
|6     |ADC_adc_lmx2592_0             |     1|
|7     |ADC_axi_gpio_0_0              |     1|
|8     |ADC_axi_lite_spi_0_0          |     1|
|9     |ADC_axi_lite_spi_0_1          |     1|
|10    |ADC_axi_quad_spi_0_0          |     1|
|11    |ADC_config_done_0             |     1|
|12    |ADC_ctrl_204b_0_0             |     1|
|13    |ADC_dac_lmx2592_0             |     1|
|14    |ADC_dlmb_bram_if_cntlr_0      |     1|
|15    |ADC_dlmb_v10_0                |     1|
|16    |ADC_ilmb_bram_if_cntlr_0      |     1|
|17    |ADC_ilmb_v10_0                |     1|
|18    |ADC_jesd_rst_p_0              |     1|
|19    |ADC_jesd_sysref_rst_0         |     1|
|20    |ADC_lmb_bram_0                |     1|
|21    |ADC_lmk04828_ld_0             |     1|
|22    |ADC_lmk04828_ld_1             |     1|
|23    |ADC_lmk04828_spi_0            |     1|
|24    |ADC_lmk04828_sync_0           |     1|
|25    |ADC_lmk04828_sync_1           |     1|
|26    |ADC_lmk04828_sync_2           |     1|
|27    |ADC_lmk04828_sync_3           |     1|
|28    |ADC_mdm_1_0                   |     1|
|29    |ADC_microblaze_0_0            |     1|
|30    |ADC_rst_adc_clk_100M_0        |     1|
|31    |ADC_sysref_div_0              |     1|
|32    |ADC_sysref_gen_0_0            |     1|
|33    |ADC_tier2_xbar_0_0            |     1|
|34    |ADC_tier2_xbar_1_0            |     1|
|35    |ADC_tier2_xbar_2_0            |     1|
|36    |ADC_vio_0_0                   |     1|
|37    |ADC_xbar_0                    |     1|
|38    |adc_fifo                      |     1|
|39    |adc_fifo__4                   |     1|
|40    |adc_fifo__5                   |     1|
|41    |adc_fifo__6                   |     1|
|42    |clk_wiz_0                     |     1|
|43    |dds_compiler_0                |     1|
|44    |dds_compiler_0__100           |     1|
|45    |dds_compiler_0__101           |     1|
|46    |dds_compiler_0__102           |     1|
|47    |dds_compiler_0__103           |     1|
|48    |dds_compiler_0__104           |     1|
|49    |dds_compiler_0__105           |     1|
|50    |dds_compiler_0__106           |     1|
|51    |dds_compiler_0__107           |     1|
|52    |dds_compiler_0__108           |     1|
|53    |dds_compiler_0__109           |     1|
|54    |dds_compiler_0__110           |     1|
|55    |dds_compiler_0__111           |     1|
|56    |dds_compiler_0__112           |     1|
|57    |dds_compiler_0__113           |     1|
|58    |dds_compiler_0__114           |     1|
|59    |dds_compiler_0__115           |     1|
|60    |dds_compiler_0__116           |     1|
|61    |dds_compiler_0__117           |     1|
|62    |dds_compiler_0__118           |     1|
|63    |dds_compiler_0__119           |     1|
|64    |dds_compiler_0__120           |     1|
|65    |dds_compiler_0__121           |     1|
|66    |dds_compiler_0__122           |     1|
|67    |dds_compiler_0__123           |     1|
|68    |dds_compiler_0__124           |     1|
|69    |dds_compiler_0__125           |     1|
|70    |dds_compiler_0__126           |     1|
|71    |dds_compiler_0__64            |     1|
|72    |dds_compiler_0__65            |     1|
|73    |dds_compiler_0__66            |     1|
|74    |dds_compiler_0__67            |     1|
|75    |dds_compiler_0__68            |     1|
|76    |dds_compiler_0__69            |     1|
|77    |dds_compiler_0__70            |     1|
|78    |dds_compiler_0__71            |     1|
|79    |dds_compiler_0__72            |     1|
|80    |dds_compiler_0__73            |     1|
|81    |dds_compiler_0__74            |     1|
|82    |dds_compiler_0__75            |     1|
|83    |dds_compiler_0__76            |     1|
|84    |dds_compiler_0__77            |     1|
|85    |dds_compiler_0__78            |     1|
|86    |dds_compiler_0__79            |     1|
|87    |dds_compiler_0__80            |     1|
|88    |dds_compiler_0__81            |     1|
|89    |dds_compiler_0__82            |     1|
|90    |dds_compiler_0__83            |     1|
|91    |dds_compiler_0__84            |     1|
|92    |dds_compiler_0__85            |     1|
|93    |dds_compiler_0__86            |     1|
|94    |dds_compiler_0__87            |     1|
|95    |dds_compiler_0__88            |     1|
|96    |dds_compiler_0__89            |     1|
|97    |dds_compiler_0__90            |     1|
|98    |dds_compiler_0__91            |     1|
|99    |dds_compiler_0__92            |     1|
|100   |dds_compiler_0__93            |     1|
|101   |dds_compiler_0__94            |     1|
|102   |dds_compiler_0__95            |     1|
|103   |dds_compiler_0__96            |     1|
|104   |dds_compiler_0__97            |     1|
|105   |dds_compiler_0__98            |     1|
|106   |dds_compiler_0__99            |     1|
|107   |gt_clk                        |     1|
|108   |ila_adc_256                   |     1|
|109   |jesd204_0                     |     1|
|110   |jesd204_0__4                  |     1|
|111   |jesd204_0__5                  |     1|
|112   |jesd204_0__6                  |     1|
|113   |jesd204_0_phy                 |     1|
|114   |jesd204_0_phy__4              |     1|
|115   |jesd204_0_phy__5              |     1|
|116   |jesd204_0_phy__6              |     1|
|117   |jesd204_tx                    |     1|
|118   |jesd204_tx__4                 |     1|
|119   |jesd204_tx__5                 |     1|
|120   |jesd204_tx__6                 |     1|
|121   |vio_0                         |     1|
|122   |vio_1                         |     1|
|123   |BUFG                          |     2|
|124   |CARRY4                        |   536|
|125   |GTHE2_CHANNEL                 |    32|
|126   |GTHE2_COMMON                  |     8|
|127   |IBUFDS_GTE2                   |     8|
|128   |LUT1                          |   547|
|129   |LUT2                          |  1317|
|130   |LUT3                          |  1915|
|131   |LUT4                          |   648|
|132   |LUT5                          |  1467|
|133   |LUT6                          |  1219|
|134   |FD                            |   704|
|135   |FDCE                          |  2348|
|136   |FDPE                          |   161|
|137   |FDRE                          |  4640|
|138   |FDSE                          |    56|
|139   |IBUF                          |    90|
|140   |IBUFDS                        |     8|
|141   |OBUF                          |    49|
|142   |OBUFDS                        |     4|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------------------+------+
|      |Instance                                         |Module                                                |Cells |
+------+-------------------------------------------------+------------------------------------------------------+------+
|1     |top                                              |                                                      | 28601|
|2     |  u2_adc_top                                     |adc_top                                               |  5412|
|3     |    i_shared_clocks                              |jesd204_0_clocking                                    |     6|
|4     |    u1_adc_module                                |adc_module__xdcDup__1                                 |  1353|
|5     |      u_adc_jesd204b                             |jesd204_0_support__xdcDup__1                          |  1168|
|6     |      u_axi_top                                  |axi_top_238                                           |   184|
|7     |        u_axi_cfg                                |axi_cfg_239                                           |    54|
|8     |        u_axi_proc                               |axi_proc_240                                          |    82|
|9     |    u2_adc_module                                |adc_module__xdcDup__2                                 |  1351|
|10    |      u_adc_jesd204b                             |jesd204_0_support__xdcDup__2                          |  1168|
|11    |      u_axi_top                                  |axi_top_235                                           |   182|
|12    |        u_axi_cfg                                |axi_cfg_236                                           |    52|
|13    |        u_axi_proc                               |axi_proc_237                                          |    82|
|14    |    u3_adc_module                                |adc_module__xdcDup__3                                 |  1351|
|15    |      u_adc_jesd204b                             |jesd204_0_support__xdcDup__3                          |  1168|
|16    |      u_axi_top                                  |axi_top_232                                           |   182|
|17    |        u_axi_cfg                                |axi_cfg_233                                           |    52|
|18    |        u_axi_proc                               |axi_proc_234                                          |    82|
|19    |    u4_adc_module                                |adc_module                                            |  1351|
|20    |      u_adc_jesd204b                             |jesd204_0_support                                     |  1168|
|21    |      u_axi_top                                  |axi_top                                               |   182|
|22    |        u_axi_cfg                                |axi_cfg                                               |    52|
|23    |        u_axi_proc                               |axi_proc                                              |    82|
|24    |  int_dac_top                                    |dac_top                                               | 17153|
|25    |    da_spi_module                                |da_spi_module                                         |    25|
|26    |    top_dac1_int                                 |TOP_DAC__xdcDup__1                                    |  4282|
|27    |      i_jesd204_1_support_block                  |jesd204_1_support__xdcDup__1                          |  3178|
|28    |        i_jesd204_phy                            |jesd204_tx_phy__xdcDup__1                             |  2826|
|29    |          inst                                   |jesd204_tx_phy_support__xdcDup__1                     |  2826|
|30    |            jesd204_phy_block_i                  |jesd204_tx_phy_block__xdcDup__1                       |  2823|
|31    |              jesd204_tx_phy_gt                  |jesd204_tx_phy_gt__xdcDup__1                          |  2763|
|32    |                inst                             |jesd204_tx_phy_gt_init__4                             |  2763|
|33    |                  gt_rxresetfsm_i                |jesd204_tx_phy_gt_RX_STARTUP_FSM_177                  |   296|
|34    |                    sync_RXRESETDONE             |jesd204_tx_phy_gt_sync_block_224                      |     6|
|35    |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_225                      |     6|
|36    |                    sync_data_valid              |jesd204_tx_phy_gt_sync_block_226                      |    21|
|37    |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_227                      |     8|
|38    |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_228                      |    14|
|39    |                    sync_run_phase_alignment_int |jesd204_tx_phy_gt_sync_block_229                      |     6|
|40    |                    sync_rx_fsm_reset_done_int   |jesd204_tx_phy_gt_sync_block_230                      |     6|
|41    |                    sync_time_out_wait_bypass    |jesd204_tx_phy_gt_sync_block_231                      |     6|
|42    |                  gt_txresetfsm_i                |jesd204_tx_phy_gt_TX_STARTUP_FSM_178                  |   209|
|43    |                    sync_TXRESETDONE             |jesd204_tx_phy_gt_sync_block_220                      |     6|
|44    |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_221                      |     6|
|45    |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_222                      |     8|
|46    |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_223                      |    12|
|47    |                  jesd204_tx_phy_gt_i            |jesd204_tx_phy_gt_multi_gt_179                        |  1602|
|48    |                    gt0_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_180                              |   201|
|49    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_216                   |    85|
|50    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_219                      |     8|
|51    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_217                    |   110|
|52    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_218                      |     8|
|53    |                    gt1_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_181                              |   199|
|54    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_212                   |    85|
|55    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_215                      |     8|
|56    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_213                    |   110|
|57    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_214                      |     8|
|58    |                    gt2_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_182                              |   201|
|59    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_208                   |    85|
|60    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_211                      |     8|
|61    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_209                    |   110|
|62    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_210                      |     8|
|63    |                    gt3_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_183                              |   199|
|64    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_204                   |    85|
|65    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_207                      |     8|
|66    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_205                    |   110|
|67    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_206                      |     8|
|68    |                    gt4_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_184                              |   201|
|69    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_200                   |    85|
|70    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_203                      |     8|
|71    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_201                    |   110|
|72    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_202                      |     8|
|73    |                    gt5_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_185                              |   199|
|74    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_196                   |    85|
|75    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_199                      |     8|
|76    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_197                    |   110|
|77    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_198                      |     8|
|78    |                    gt6_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_186                              |   203|
|79    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_192                   |    85|
|80    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_195                      |     8|
|81    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_193                    |   110|
|82    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_194                      |     8|
|83    |                    gt7_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_187                              |   199|
|84    |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_188                   |    85|
|85    |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_191                      |     8|
|86    |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_189                    |   110|
|87    |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_190                      |     8|
|88    |              sync_rx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__4  |     6|
|89    |                cdc_i                            |xpm_cdc_single__16                                    |     4|
|90    |              sync_rx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__2  |     6|
|91    |                cdc_i                            |xpm_cdc_single__18                                    |     4|
|92    |              sync_rx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__4                  |     6|
|93    |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__16                                 |     5|
|94    |              sync_rx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__2                  |     6|
|95    |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__18                                 |     5|
|96    |              sync_tx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__3  |     6|
|97    |                cdc_i                            |xpm_cdc_single__17                                    |     4|
|98    |              sync_tx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__1  |     6|
|99    |                cdc_i                            |xpm_cdc_single__19                                    |     4|
|100   |              sync_tx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__3                  |     6|
|101   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__17                                 |     5|
|102   |              sync_tx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__1                  |     6|
|103   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__19                                 |     5|
|104   |            jesd204_phy_gt_common_i              |jesd204_tx_phy_gt_common_wrapper_174                  |     3|
|105   |              jesd204_0_common                   |jesd204_tx_phy_gtwizard_0_common_175                  |     2|
|106   |              jesd204_1_common                   |jesd204_tx_phy_gtwizard_0_common_176                  |     1|
|107   |        i_shared_clocks                          |jesd204_tx_clocking_173                               |     1|
|108   |      my_sine_gen                                |sine_gen__xdcDup__1                                   |   926|
|109   |      my_axi_lite_writer                         |axi_lite_write_171                                    |   105|
|110   |      my_sysref_gen                              |sysref_gen_dac_172                                    |    69|
|111   |    top_dac2_int                                 |TOP_DAC__xdcDup__2                                    |  4281|
|112   |      i_jesd204_1_support_block                  |jesd204_1_support__xdcDup__2                          |  3178|
|113   |        i_jesd204_phy                            |jesd204_tx_phy__xdcDup__2                             |  2826|
|114   |          inst                                   |jesd204_tx_phy_support__xdcDup__2                     |  2826|
|115   |            jesd204_phy_block_i                  |jesd204_tx_phy_block__xdcDup__2                       |  2823|
|116   |              jesd204_tx_phy_gt                  |jesd204_tx_phy_gt__xdcDup__2                          |  2763|
|117   |                inst                             |jesd204_tx_phy_gt_init__5                             |  2763|
|118   |                  gt_rxresetfsm_i                |jesd204_tx_phy_gt_RX_STARTUP_FSM_116                  |   296|
|119   |                    sync_RXRESETDONE             |jesd204_tx_phy_gt_sync_block_163                      |     6|
|120   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_164                      |     6|
|121   |                    sync_data_valid              |jesd204_tx_phy_gt_sync_block_165                      |    21|
|122   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_166                      |     8|
|123   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_167                      |    14|
|124   |                    sync_run_phase_alignment_int |jesd204_tx_phy_gt_sync_block_168                      |     6|
|125   |                    sync_rx_fsm_reset_done_int   |jesd204_tx_phy_gt_sync_block_169                      |     6|
|126   |                    sync_time_out_wait_bypass    |jesd204_tx_phy_gt_sync_block_170                      |     6|
|127   |                  gt_txresetfsm_i                |jesd204_tx_phy_gt_TX_STARTUP_FSM_117                  |   209|
|128   |                    sync_TXRESETDONE             |jesd204_tx_phy_gt_sync_block_159                      |     6|
|129   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_160                      |     6|
|130   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_161                      |     8|
|131   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_162                      |    12|
|132   |                  jesd204_tx_phy_gt_i            |jesd204_tx_phy_gt_multi_gt_118                        |  1602|
|133   |                    gt0_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_119                              |   201|
|134   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_155                   |    85|
|135   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_158                      |     8|
|136   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_156                    |   110|
|137   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_157                      |     8|
|138   |                    gt1_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_120                              |   199|
|139   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_151                   |    85|
|140   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_154                      |     8|
|141   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_152                    |   110|
|142   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_153                      |     8|
|143   |                    gt2_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_121                              |   201|
|144   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_147                   |    85|
|145   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_150                      |     8|
|146   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_148                    |   110|
|147   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_149                      |     8|
|148   |                    gt3_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_122                              |   199|
|149   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_143                   |    85|
|150   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_146                      |     8|
|151   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_144                    |   110|
|152   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_145                      |     8|
|153   |                    gt4_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_123                              |   201|
|154   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_139                   |    85|
|155   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_142                      |     8|
|156   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_140                    |   110|
|157   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_141                      |     8|
|158   |                    gt5_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_124                              |   199|
|159   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_135                   |    85|
|160   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_138                      |     8|
|161   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_136                    |   110|
|162   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_137                      |     8|
|163   |                    gt6_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_125                              |   203|
|164   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_131                   |    85|
|165   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_134                      |     8|
|166   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_132                    |   110|
|167   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_133                      |     8|
|168   |                    gt7_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_126                              |   199|
|169   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_127                   |    85|
|170   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_130                      |     8|
|171   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_128                    |   110|
|172   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_129                      |     8|
|173   |              sync_rx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__8  |     6|
|174   |                cdc_i                            |xpm_cdc_single__20                                    |     4|
|175   |              sync_rx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__6  |     6|
|176   |                cdc_i                            |xpm_cdc_single__22                                    |     4|
|177   |              sync_rx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__8                  |     6|
|178   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__20                                 |     5|
|179   |              sync_rx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__6                  |     6|
|180   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__22                                 |     5|
|181   |              sync_tx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__7  |     6|
|182   |                cdc_i                            |xpm_cdc_single__21                                    |     4|
|183   |              sync_tx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__5  |     6|
|184   |                cdc_i                            |xpm_cdc_single__23                                    |     4|
|185   |              sync_tx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__7                  |     6|
|186   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__21                                 |     5|
|187   |              sync_tx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__5                  |     6|
|188   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__23                                 |     5|
|189   |            jesd204_phy_gt_common_i              |jesd204_tx_phy_gt_common_wrapper_113                  |     3|
|190   |              jesd204_0_common                   |jesd204_tx_phy_gtwizard_0_common_114                  |     2|
|191   |              jesd204_1_common                   |jesd204_tx_phy_gtwizard_0_common_115                  |     1|
|192   |        i_shared_clocks                          |jesd204_tx_clocking_112                               |     1|
|193   |      my_sine_gen                                |sine_gen__xdcDup__2                                   |   926|
|194   |      my_axi_lite_writer                         |axi_lite_write_110                                    |   105|
|195   |      my_sysref_gen                              |sysref_gen_dac_111                                    |    69|
|196   |    top_dac3_int                                 |TOP_DAC__xdcDup__3                                    |  4281|
|197   |      i_jesd204_1_support_block                  |jesd204_1_support__xdcDup__3                          |  3178|
|198   |        i_jesd204_phy                            |jesd204_tx_phy__xdcDup__3                             |  2826|
|199   |          inst                                   |jesd204_tx_phy_support__xdcDup__3                     |  2826|
|200   |            jesd204_phy_block_i                  |jesd204_tx_phy_block__xdcDup__3                       |  2823|
|201   |              jesd204_tx_phy_gt                  |jesd204_tx_phy_gt__xdcDup__3                          |  2763|
|202   |                inst                             |jesd204_tx_phy_gt_init__6                             |  2763|
|203   |                  gt_rxresetfsm_i                |jesd204_tx_phy_gt_RX_STARTUP_FSM_55                   |   296|
|204   |                    sync_RXRESETDONE             |jesd204_tx_phy_gt_sync_block_102                      |     6|
|205   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_103                      |     6|
|206   |                    sync_data_valid              |jesd204_tx_phy_gt_sync_block_104                      |    21|
|207   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_105                      |     8|
|208   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_106                      |    14|
|209   |                    sync_run_phase_alignment_int |jesd204_tx_phy_gt_sync_block_107                      |     6|
|210   |                    sync_rx_fsm_reset_done_int   |jesd204_tx_phy_gt_sync_block_108                      |     6|
|211   |                    sync_time_out_wait_bypass    |jesd204_tx_phy_gt_sync_block_109                      |     6|
|212   |                  gt_txresetfsm_i                |jesd204_tx_phy_gt_TX_STARTUP_FSM_56                   |   209|
|213   |                    sync_TXRESETDONE             |jesd204_tx_phy_gt_sync_block_98                       |     6|
|214   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_99                       |     6|
|215   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_100                      |     8|
|216   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_101                      |    12|
|217   |                  jesd204_tx_phy_gt_i            |jesd204_tx_phy_gt_multi_gt_57                         |  1602|
|218   |                    gt0_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_58                               |   201|
|219   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_94                    |    85|
|220   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_97                       |     8|
|221   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_95                     |   110|
|222   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_96                       |     8|
|223   |                    gt1_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_59                               |   199|
|224   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_90                    |    85|
|225   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_93                       |     8|
|226   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_91                     |   110|
|227   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_92                       |     8|
|228   |                    gt2_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_60                               |   201|
|229   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_86                    |    85|
|230   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_89                       |     8|
|231   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_87                     |   110|
|232   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_88                       |     8|
|233   |                    gt3_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_61                               |   199|
|234   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_82                    |    85|
|235   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_85                       |     8|
|236   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_83                     |   110|
|237   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_84                       |     8|
|238   |                    gt4_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_62                               |   201|
|239   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_78                    |    85|
|240   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_81                       |     8|
|241   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_79                     |   110|
|242   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_80                       |     8|
|243   |                    gt5_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_63                               |   199|
|244   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_74                    |    85|
|245   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_77                       |     8|
|246   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_75                     |   110|
|247   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_76                       |     8|
|248   |                    gt6_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_64                               |   203|
|249   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_70                    |    85|
|250   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_73                       |     8|
|251   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_71                     |   110|
|252   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_72                       |     8|
|253   |                    gt7_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_65                               |   199|
|254   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_66                    |    85|
|255   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_69                       |     8|
|256   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_67                     |   110|
|257   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_68                       |     8|
|258   |              sync_rx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__12 |     6|
|259   |                cdc_i                            |xpm_cdc_single__24                                    |     4|
|260   |              sync_rx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__10 |     6|
|261   |                cdc_i                            |xpm_cdc_single__26                                    |     4|
|262   |              sync_rx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__12                 |     6|
|263   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__24                                 |     5|
|264   |              sync_rx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__10                 |     6|
|265   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__26                                 |     5|
|266   |              sync_tx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__11 |     6|
|267   |                cdc_i                            |xpm_cdc_single__25                                    |     4|
|268   |              sync_tx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__9  |     6|
|269   |                cdc_i                            |xpm_cdc_single__27                                    |     4|
|270   |              sync_tx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__11                 |     6|
|271   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__25                                 |     5|
|272   |              sync_tx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__9                  |     6|
|273   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__27                                 |     5|
|274   |            jesd204_phy_gt_common_i              |jesd204_tx_phy_gt_common_wrapper_52                   |     3|
|275   |              jesd204_0_common                   |jesd204_tx_phy_gtwizard_0_common_53                   |     2|
|276   |              jesd204_1_common                   |jesd204_tx_phy_gtwizard_0_common_54                   |     1|
|277   |        i_shared_clocks                          |jesd204_tx_clocking_51                                |     1|
|278   |      my_sine_gen                                |sine_gen__xdcDup__3                                   |   926|
|279   |      my_axi_lite_writer                         |axi_lite_write_49                                     |   105|
|280   |      my_sysref_gen                              |sysref_gen_dac_50                                     |    69|
|281   |    top_dac4_int                                 |TOP_DAC                                               |  4281|
|282   |      i_jesd204_1_support_block                  |jesd204_1_support                                     |  3178|
|283   |        i_jesd204_phy                            |jesd204_tx_phy                                        |  2826|
|284   |          inst                                   |jesd204_tx_phy_support                                |  2826|
|285   |            jesd204_phy_block_i                  |jesd204_tx_phy_block                                  |  2823|
|286   |              jesd204_tx_phy_gt                  |jesd204_tx_phy_gt                                     |  2763|
|287   |                inst                             |jesd204_tx_phy_gt_init                                |  2763|
|288   |                  gt_rxresetfsm_i                |jesd204_tx_phy_gt_RX_STARTUP_FSM                      |   296|
|289   |                    sync_RXRESETDONE             |jesd204_tx_phy_gt_sync_block_41                       |     6|
|290   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_42                       |     6|
|291   |                    sync_data_valid              |jesd204_tx_phy_gt_sync_block_43                       |    21|
|292   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_44                       |     8|
|293   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_45                       |    14|
|294   |                    sync_run_phase_alignment_int |jesd204_tx_phy_gt_sync_block_46                       |     6|
|295   |                    sync_rx_fsm_reset_done_int   |jesd204_tx_phy_gt_sync_block_47                       |     6|
|296   |                    sync_time_out_wait_bypass    |jesd204_tx_phy_gt_sync_block_48                       |     6|
|297   |                  gt_txresetfsm_i                |jesd204_tx_phy_gt_TX_STARTUP_FSM                      |   209|
|298   |                    sync_TXRESETDONE             |jesd204_tx_phy_gt_sync_block_37                       |     6|
|299   |                    sync_cplllock                |jesd204_tx_phy_gt_sync_block_38                       |     6|
|300   |                    sync_mmcm_lock_reclocked     |jesd204_tx_phy_gt_sync_block_39                       |     8|
|301   |                    sync_qplllock                |jesd204_tx_phy_gt_sync_block_40                       |    12|
|302   |                  jesd204_tx_phy_gt_i            |jesd204_tx_phy_gt_multi_gt                            |  1602|
|303   |                    gt0_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT                                  |   201|
|304   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_33                    |    85|
|305   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_36                       |     8|
|306   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_34                     |   110|
|307   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_35                       |     8|
|308   |                    gt1_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_1                                |   199|
|309   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_29                    |    85|
|310   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_32                       |     8|
|311   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_30                     |   110|
|312   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_31                       |     8|
|313   |                    gt2_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_2                                |   201|
|314   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_25                    |    85|
|315   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_28                       |     8|
|316   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_26                     |   110|
|317   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_27                       |     8|
|318   |                    gt3_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_3                                |   199|
|319   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_21                    |    85|
|320   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_24                       |     8|
|321   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_22                     |   110|
|322   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_23                       |     8|
|323   |                    gt4_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_4                                |   201|
|324   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_17                    |    85|
|325   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_20                       |     8|
|326   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_18                     |   110|
|327   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_19                       |     8|
|328   |                    gt5_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_5                                |   199|
|329   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_13                    |    85|
|330   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_16                       |     8|
|331   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_14                     |   110|
|332   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_15                       |     8|
|333   |                    gt6_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_6                                |   203|
|334   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq_9                     |    85|
|335   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_12                       |     8|
|336   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq_10                     |   110|
|337   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block_11                       |     8|
|338   |                    gt7_jesd204_tx_phy_gt_i      |jesd204_tx_phy_gt_GT_7                                |   199|
|339   |                      gtrxreset_seq_i            |jesd204_tx_phy_gt_gtrxreset_seq                       |    85|
|340   |                        sync0_RXPMARESETDONE     |jesd204_tx_phy_gt_sync_block_8                        |     8|
|341   |                      rxpmarst_seq_i             |jesd204_tx_phy_gt_rxpmarst_seq                        |   110|
|342   |                        sync_RXPMARESETDONE      |jesd204_tx_phy_gt_sync_block                          |     8|
|343   |              sync_rx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0             |     6|
|344   |                cdc_i                            |xpm_cdc_single__28                                    |     4|
|345   |              sync_rx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__14 |     6|
|346   |                cdc_i                            |xpm_cdc_single__30                                    |     4|
|347   |              sync_rx_reset_all                  |jesd204_tx_phy_sync_block                             |     6|
|348   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__28                                 |     5|
|349   |              sync_rx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__14                 |     6|
|350   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__30                                 |     5|
|351   |              sync_tx_chan_rst_done              |jesd204_tx_phy_sync_block__parameterized0__xdcDup__15 |     6|
|352   |                cdc_i                            |xpm_cdc_single__29                                    |     4|
|353   |              sync_tx_pll_lock                   |jesd204_tx_phy_sync_block__parameterized0__xdcDup__13 |     6|
|354   |                cdc_i                            |xpm_cdc_single                                        |     4|
|355   |              sync_tx_reset_all                  |jesd204_tx_phy_sync_block__xdcDup__15                 |     6|
|356   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst__29                                 |     5|
|357   |              sync_tx_reset_data                 |jesd204_tx_phy_sync_block__xdcDup__13                 |     6|
|358   |                xpm_cdc_async_rst_inst           |xpm_cdc_async_rst                                     |     5|
|359   |            jesd204_phy_gt_common_i              |jesd204_tx_phy_gt_common_wrapper                      |     3|
|360   |              jesd204_0_common                   |jesd204_tx_phy_gtwizard_0_common                      |     2|
|361   |              jesd204_1_common                   |jesd204_tx_phy_gtwizard_0_common_0                    |     1|
|362   |        i_shared_clocks                          |jesd204_tx_clocking                                   |     1|
|363   |      my_sine_gen                                |sine_gen                                              |   926|
|364   |      my_axi_lite_writer                         |axi_lite_write                                        |   105|
|365   |      my_sysref_gen                              |sysref_gen_dac                                        |    69|
|366   |  u1_ADC_wrapper                                 |ADC_wrapper                                           |  4608|
|367   |    ADC_i                                        |ADC                                                   |  4608|
|368   |      microblaze_0_axi_periph                    |ADC_microblaze_0_axi_periph_0                         |  2828|
|369   |      microblaze_0_local_memory                  |microblaze_0_local_memory_imp_EFZ4NK                  |   496|
|370   |  xpm_cdc_array_single_sysref_num                |xpm_cdc_array_single                                  |    40|
|371   |  xpm_cdc_async_rst_jesd_rst_p_dds               |xpm_cdc_async_rst__parameterized0__1                  |     5|
|372   |  xpm_cdc_async_rst_jesd_rst_p_axi               |xpm_cdc_async_rst__parameterized0__2                  |     5|
|373   |  xpm_cdc_async_rst_jesd_sysref_rst              |xpm_cdc_async_rst__parameterized0                     |     5|
|374   |  u3_adc_analysis                                |adc_analysis                                          |  1041|
|375   |  u_clock_module                                 |clock_module                                          |     6|
+------+-------------------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.531 ; gain = 842.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1321.531 ; gain = 206.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.531 ; gain = 842.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 64 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1368.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 704 instances were transformed.
  FD => FDRE: 704 instances

INFO: [Common 17-83] Releasing license: Synthesis
619 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1368.016 ; gain = 893.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1368.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/chengdu_BIT/11_cs_nwe _channel4/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 17:43:41 2025...
