// Seed: 4192529351
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  logic id_5 = 1'b0;
  always @(posedge 1'b0 or posedge "") id_1 = 1'b0;
endmodule
