v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1380 -530 1440 -530 { lab=Vout2}
N 1380 -550 1380 -530 { lab=Vout2}
N 1510 -520 1540 -520 { lab=#net1}
N 1540 -520 1540 -440 { lab=#net1}
N 870 -520 1070 -520 { lab=Vout}
N 1050 -580 1070 -580 { lab=#net2}
N 1010 -540 1010 -350 { lab=#net3}
N 360 -350 1010 -350 { lab=#net3}
N 360 -390 480 -390 { lab=#net3}
N 480 -450 480 -390 { lab=#net3}
N 130 -960 130 -930 { lab=Vbp}
N 130 -930 160 -930 { lab=Vbp}
N 650 -490 670 -490 { lab=#net4}
N 850 -520 870 -520 { lab=Vout}
N 790 -310 850 -310 { lab=Vout}
N 850 -520 850 -310 { lab=Vout}
N 640 -490 640 -310 { lab=#net4}
N 640 -310 730 -310 { lab=#net4}
N 630 -490 650 -490 { lab=#net4}
N 360 -390 360 -320 { lab=#net3}
N 1730 -460 1730 -440 { lab=#net1}
N 1760 -550 1790 -550 { lab=#net5}
N 1880 -500 1940 -500 { lab=Qn0}
N 1940 -640 1940 -500 { lab=Qn0}
N 1640 -640 1940 -640 { lab=Qn0}
N 1640 -640 1640 -550 { lab=Qn0}
N 1640 -550 1670 -550 { lab=Qn0}
N 1850 -460 1850 -440 { lab=#net6}
N 1850 -340 1850 -320 { lab=#net1}
N 1730 -320 1850 -320 { lab=#net1}
N 1730 -440 1730 -320 { lab=#net1}
N 2130 -550 2160 -550 { lab=#net7}
N 2250 -500 2310 -500 { lab=Qn1}
N 2310 -640 2310 -500 { lab=Qn1}
N 2010 -640 2310 -640 { lab=Qn1}
N 2010 -640 2010 -550 { lab=Qn1}
N 2010 -550 2040 -550 { lab=Qn1}
N 2500 -550 2530 -550 { lab=#net8}
N 2620 -500 2680 -500 { lab=Qn2}
N 2680 -640 2680 -500 { lab=Qn2}
N 2380 -640 2680 -640 { lab=Qn2}
N 2380 -640 2380 -550 { lab=Qn2}
N 2380 -550 2410 -550 { lab=Qn2}
N 2870 -550 2900 -550 { lab=#net9}
N 2990 -500 3050 -500 { lab=Qn3}
N 3050 -640 3050 -500 { lab=Qn3}
N 2750 -640 3050 -640 { lab=Qn3}
N 2750 -640 2750 -550 { lab=Qn3}
N 2750 -550 2780 -550 { lab=Qn3}
N 3240 -550 3270 -550 { lab=#net10}
N 3360 -500 3420 -500 { lab=Qn4}
N 3120 -640 3420 -640 { lab=Qn4}
N 3120 -640 3120 -550 { lab=Qn4}
N 3120 -550 3150 -550 { lab=Qn4}
N 2220 -460 2220 -320 { lab=Q0}
N 1940 -320 2220 -320 { lab=Q0}
N 2100 -360 2100 -320 { lab=Q0}
N 2590 -460 2590 -320 { lab=Q1}
N 2310 -320 2590 -320 { lab=Q1}
N 2470 -360 2470 -320 { lab=Q1}
N 2960 -460 2960 -320 { lab=Q2}
N 2680 -320 2960 -320 { lab=Q2}
N 2840 -360 2840 -320 { lab=Q2}
N 3330 -460 3330 -320 { lab=Q3}
N 3050 -320 3330 -320 { lab=Q3}
N 3210 -360 3210 -320 { lab=Q3}
N 1780 -660 1780 -550 { lab=#net5}
N 2140 -660 2140 -550 { lab=#net7}
N 2500 -660 2500 -550 { lab=#net8}
N 2870 -660 2870 -550 { lab=#net9}
N 3240 -660 3240 -550 { lab=#net10}
N 1540 -440 1730 -440 { lab=#net1}
N 3420 -640 3420 -500 { lab=Qn4}
N 3610 -550 3640 -550 { lab=#net11}
N 3730 -500 3790 -500 { lab=Qn5}
N 3790 -640 3790 -500 { lab=Qn5}
N 3490 -640 3790 -640 { lab=Qn5}
N 3490 -640 3490 -550 { lab=Qn5}
N 3490 -550 3520 -550 { lab=Qn5}
N 3700 -460 3700 -320 { lab=Q4}
N 3420 -320 3700 -320 { lab=Q4}
N 3580 -360 3580 -320 { lab=Q4}
N 3610 -660 3610 -550 { lab=#net11}
N 1250 -550 1270 -550 { lab=#net12}
N 1370 -550 1400 -550 { lab=Vout2}
N 1730 210 1730 230 { lab=#net13}
N 1760 120 1790 120 { lab=#net14}
N 1880 170 1940 170 { lab=Qnout0}
N 1940 30 1940 170 { lab=Qnout0}
N 1640 30 1940 30 { lab=Qnout0}
N 1640 30 1640 120 { lab=Qnout0}
N 1640 120 1670 120 { lab=Qnout0}
N 1850 210 1850 230 { lab=#net15}
N 1850 330 1850 350 { lab=#net13}
N 1730 350 1850 350 { lab=#net13}
N 1730 230 1730 350 { lab=#net13}
N 2130 120 2160 120 { lab=#net16}
N 2250 170 2310 170 { lab=Qnout1}
N 2310 30 2310 170 { lab=Qnout1}
N 2010 30 2310 30 { lab=Qnout1}
N 2010 30 2010 120 { lab=Qnout1}
N 2010 120 2040 120 { lab=Qnout1}
N 2500 120 2530 120 { lab=#net17}
N 2620 170 2680 170 { lab=Qnout2}
N 2680 30 2680 170 { lab=Qnout2}
N 2380 30 2680 30 { lab=Qnout2}
N 2380 30 2380 120 { lab=Qnout2}
N 2380 120 2410 120 { lab=Qnout2}
N 2870 120 2900 120 { lab=#net18}
N 2990 170 3050 170 { lab=Qnout3}
N 3050 30 3050 170 { lab=Qnout3}
N 2750 30 3050 30 { lab=Qnout3}
N 2750 30 2750 120 { lab=Qnout3}
N 2750 120 2780 120 { lab=Qnout3}
N 3240 120 3270 120 { lab=#net19}
N 3360 170 3420 170 { lab=Qnout4}
N 3120 30 3420 30 { lab=Qnout4}
N 3120 30 3120 120 { lab=Qnout4}
N 3120 120 3150 120 { lab=Qnout4}
N 2220 210 2220 350 { lab=Qout0}
N 1940 350 2220 350 { lab=Qout0}
N 2100 310 2100 350 { lab=Qout0}
N 2590 210 2590 350 { lab=Qout1}
N 2310 350 2590 350 { lab=Qout1}
N 2470 310 2470 350 { lab=Qout1}
N 2960 210 2960 350 { lab=Qout2}
N 2680 350 2960 350 { lab=Qout2}
N 2840 310 2840 350 { lab=Qout2}
N 3330 210 3330 350 { lab=Qout3}
N 3050 350 3330 350 { lab=Qout3}
N 3210 310 3210 350 { lab=Qout3}
N 1780 10 1780 120 { lab=#net14}
N 2140 10 2140 120 { lab=#net16}
N 2500 10 2500 120 { lab=#net17}
N 2870 10 2870 120 { lab=#net18}
N 3240 10 3240 120 { lab=#net19}
N 3420 30 3420 170 { lab=Qnout4}
N 3610 120 3640 120 { lab=#net20}
N 3730 170 3790 170 { lab=Qnout5}
N 3790 30 3790 170 { lab=Qnout5}
N 3490 30 3790 30 { lab=Qnout5}
N 3490 30 3490 120 { lab=Qnout5}
N 3490 120 3520 120 { lab=Qnout5}
N 3700 210 3700 350 { lab=Qout4}
N 3420 350 3700 350 { lab=Qout4}
N 3580 310 3580 350 { lab=Qout4}
N 3610 10 3610 120 { lab=#net20}
N 1520 280 1730 280 { lab=#net13}
N 1250 -550 1250 270 { lab=#net12}
N 1250 270 1450 270 { lab=#net12}
N 2310 -800 2310 -750 { lab=GND}
N 2310 -690 2310 -640 { lab=Qn1}
N 2680 -800 2680 -750 { lab=GND}
N 2680 -690 2680 -640 { lab=Qn2}
N 3050 -800 3050 -750 { lab=GND}
N 3050 -690 3050 -640 { lab=Qn3}
N 3420 -800 3420 -750 { lab=GND}
N 3420 -690 3420 -640 { lab=Qn4}
N 3790 -800 3790 -750 { lab=GND}
N 3790 -690 3790 -640 { lab=Qn5}
N 1940 -800 1940 -750 { lab=VDD}
N 1940 -690 1940 -640 { lab=Qn0}
N 1680 -920 1680 -870 { lab=VDD}
N 1680 -780 1680 -610 { lab=#net5}
N 1680 -610 1780 -610 { lab=#net5}
N 2040 -610 2140 -610 { lab=#net7}
N 2040 -920 2040 -870 { lab=VDD}
N 2040 -780 2040 -610 { lab=#net7}
N 2040 -810 2040 -780 { lab=#net7}
N 2400 -610 2500 -610 { lab=#net8}
N 2400 -920 2400 -870 { lab=VDD}
N 2400 -780 2400 -610 { lab=#net8}
N 2400 -810 2400 -780 { lab=#net8}
N 2770 -610 2870 -610 { lab=#net9}
N 2770 -920 2770 -870 { lab=VDD}
N 2770 -780 2770 -610 { lab=#net9}
N 2770 -810 2770 -780 { lab=#net9}
N 3140 -920 3140 -870 { lab=VDD}
N 3510 -610 3610 -610 { lab=#net11}
N 3510 -920 3510 -870 { lab=VDD}
N 3510 -780 3510 -610 { lab=#net11}
N 3510 -810 3510 -780 { lab=#net11}
N 1680 60 1780 60 { lab=#net14}
N 1680 -250 1680 -200 { lab=VDD}
N 1680 -110 1680 60 { lab=#net14}
N 1680 -140 1680 -110 { lab=#net14}
N 2040 60 2140 60 { lab=#net16}
N 2040 -250 2040 -200 { lab=VDD}
N 2040 -110 2040 60 { lab=#net16}
N 2040 -140 2040 -110 { lab=#net16}
N 2400 60 2500 60 { lab=#net17}
N 2400 -250 2400 -200 { lab=VDD}
N 2400 -110 2400 60 { lab=#net17}
N 2400 -140 2400 -110 { lab=#net17}
N 2770 60 2870 60 { lab=#net18}
N 2770 -250 2770 -200 { lab=VDD}
N 2770 -110 2770 60 { lab=#net18}
N 2770 -140 2770 -110 { lab=#net18}
N 3140 60 3240 60 { lab=#net19}
N 3140 -250 3140 -200 { lab=VDD}
N 3140 -110 3140 60 { lab=#net19}
N 3140 -140 3140 -110 { lab=#net19}
N 3510 60 3610 60 { lab=#net20}
N 3510 -250 3510 -200 { lab=VDD}
N 3510 -110 3510 60 { lab=#net20}
N 3510 -140 3510 -110 { lab=#net20}
N 1680 -810 1680 -780 { lab=#net5}
N 2310 -130 2310 -80 { lab=GND}
N 2310 -20 2310 30 { lab=Qnout1}
N 2680 -130 2680 -80 { lab=GND}
N 2680 -20 2680 30 { lab=Qnout2}
N 3050 -130 3050 -80 { lab=GND}
N 3050 -20 3050 30 { lab=Qnout3}
N 3420 -130 3420 -80 { lab=GND}
N 3420 -20 3420 30 { lab=Qnout4}
N 3790 -130 3790 -80 { lab=GND}
N 3790 -20 3790 30 { lab=Qnout5}
N 1940 -130 1940 -80 { lab=VDD}
N 1940 -20 1940 30 { lab=Qnout0}
N 850 -690 850 -640 { lab=Vref}
N 850 -580 850 -520 { lab=Vout}
N 760 -200 850 -200 { lab=Vout}
N 850 -310 850 -200 { lab=Vout}
N 640 -200 700 -200 { lab=#net4}
N 640 -310 640 -200 { lab=#net4}
N 520 -490 570 -490 { lab=#net21}
N 3140 -810 3140 -610 { lab=#net10}
N 3140 -610 3240 -610 { lab=#net10}
N 1780 -810 1780 -760 { lab=Q0}
N 2140 -810 2140 -760 { lab=Q1}
N 2500 -810 2500 -760 { lab=Q2}
N 2870 -810 2870 -760 { lab=Q3}
N 3240 -810 3240 -760 { lab=Q4}
N 3610 -810 3610 -760 { lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 1040 -550 0 0 {name=X2}
C {madvlsi/gnd.sym} 1150 -450 0 0 {name=l3 lab=GND}
C {madvlsi/vdd.sym} 1150 -650 0 0 {name=l6 lab=VDD}
C {devices/lab_pin.sym} 1440 -510 0 0 {name=l10 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 570 -950 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 570 -920 0 0 {name=l23 lab=GND}
C {madvlsi/vdd.sym} 570 -980 0 0 {name=l26 lab=VDD}
C {madvlsi/vsource.sym} 670 -960 0 0 {name=VCLK
value="pulse(0 1.8 0 1n 1n 0.5u 1u)"}
C {madvlsi/gnd.sym} 670 -930 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} 670 -990 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 370 -950 0 0 {name=Vdd1
value=0.05}
C {madvlsi/gnd.sym} 370 -920 0 0 {name=l11 lab=GND}
C {madvlsi/vsource.sym} 460 -950 0 0 {name=Vin
value=0.9}
C {madvlsi/gnd.sym} 460 -920 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} 370 -980 1 0 {name=l12 sig_type=std_logic lab=Vcomp_ref}
C {devices/lab_pin.sym} 460 -980 1 0 {name=l14 sig_type=std_logic lab=Vin}
C {madvlsi/isource.sym} 1090 -470 1 0 {name=I2
value=1u}
C {madvlsi/gnd.sym} 1060 -470 0 0 {name=l39 lab=GND}
C {devices/code_shown.sym} 900 -1180 0 0 {name=SPICE only_toplevel=false value=".ic v(Vout)=0.45
.ic v(Q0)=0 v(Qn0)=1.8
.ic v(Q1)=0 v(Qn1)=0
.ic v(Q2)=0 v(Qn2)=0
.ic v(Q3)=0 v(Qn3)=0
.ic v(Q4)=0 v(Qn4)=0
.ic v(Q5)=0 v(Qn5)=0
.ic v(Qout0)=0 v(Qnout0)=1.8
.ic v(Qout1)=0 v(Qnout1)=0
.ic v(Qout2)=0 v(Qnout2)=0
.ic v(Qout3)=0 v(Qnout3)=0
.ic v(Qout4)=0 v(Qnout4)=0
.ic v(Qout5)=0 v(Qnout5)=0
.tran 500n 300u
.save all
*.control
*  save all
*  tran 500n 300u
*  plot v(Q0) v(Q1)
*  plot v(Q2) v(Q3)
*  plot v(Q4) v(Q5)
*.endc"}
C {devices/lab_pin.sym} 890 -520 3 0 {name=l2 sig_type=std_logic lab=Vout}
C {madvlsi/gnd.sym} 400 -160 3 0 {name=l57 lab=GND}
C {madvlsi/gnd.sym} 400 -260 3 0 {name=l58 lab=GND}
C {madvlsi/vdd.sym} 320 -260 3 0 {name=l59 lab=VDD}
C {madvlsi/vdd.sym} 320 -160 3 0 {name=l60 lab=VDD}
C {devices/lab_pin.sym} 1400 -550 2 0 {name=l61 sig_type=std_logic lab=Vout2}
C {madvlsi/tt_models.sym} 1180 -1100 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 1410 -520 0 0 {name=X6}
C {madvlsi/vdd.sym} 1470 -550 0 0 {name=l62 lab=VDD}
C {madvlsi/gnd.sym} 1470 -490 0 0 {name=l63 lab=GND}
C {devices/lab_pin.sym} 970 -600 0 0 {name=l8 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 440 -470 0 0 {name=l15 sig_type=std_logic lab=Vin}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1010 -580 0 0 {name=X13}
C {devices/lab_pin.sym} 970 -560 0 0 {name=l64 sig_type=std_logic lab=Vcomp_ref}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -160 3 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -260 3 0 {name=X32 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 400 -160 3 0 {name=l75 lab=GND}
C {madvlsi/gnd.sym} 400 -260 3 0 {name=l76 lab=GND}
C {madvlsi/vdd.sym} 320 -260 3 0 {name=l77 lab=VDD}
C {madvlsi/vdd.sym} 320 -160 3 0 {name=l78 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 480 -490 0 0 {name=X35}
C {devices/lab_pin.sym} 440 -470 0 0 {name=l80 sig_type=std_logic lab=Vin}
C {devices/lab_pin.sym} 130 -960 1 0 {name=l87 sig_type=std_logic lab=Vbp}
C {madvlsi/pmos3.sym} 160 -960 0 0 {name=M5
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} 160 -900 0 0 {name=I3
value=1u}
C {madvlsi/vdd.sym} 160 -990 0 0 {name=l88 lab=VDD}
C {madvlsi/gnd.sym} 160 -870 0 0 {name=l89 lab=GND}
C {madvlsi/capacitor.sym} 760 -310 1 0 {name=C3
value=30p
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 640 -520 0 0 {name=X3}
C {madvlsi/gnd.sym} 750 -420 0 0 {name=l93 lab=GND}
C {madvlsi/vdd.sym} 750 -620 0 0 {name=l94 lab=VDD}
C {devices/lab_pin.sym} 720 -440 3 0 {name=l95 sig_type=std_logic lab=Vbp}
C {madvlsi/resistor.sym} 600 -490 1 0 {name=R3
value=320k
m=1}
C {madvlsi/vsource.sym} 290 -950 0 0 {name=Vref
value=0.45}
C {madvlsi/gnd.sym} 290 -920 0 0 {name=l97 lab=GND}
C {devices/lab_pin.sym} 290 -980 1 0 {name=l98 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 670 -550 0 0 {name=l1 sig_type=std_logic lab=Vref}
C {madvlsi/gnd.sym} 440 -510 1 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} 1780 -760 2 0 {name=l40 sig_type=std_logic lab=Q0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1620 -520 0 0 {name=X1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1740 -520 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1850 -380 3 0 {name=X5 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1810 -380 3 0 {name=l7 lab=VDD}
C {madvlsi/gnd.sym} 1890 -380 3 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} 2140 -760 2 0 {name=l16 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1990 -520 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2110 -520 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2100 -400 3 0 {name=X9 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2060 -400 3 0 {name=l18 lab=VDD}
C {madvlsi/gnd.sym} 2140 -400 3 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} 1940 -500 2 0 {name=l20 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} 2310 -500 2 0 {name=l21 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} 2500 -760 2 0 {name=l24 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2360 -520 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2480 -520 0 0 {name=X11}
C {devices/lab_pin.sym} 2680 -500 2 0 {name=l27 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} 2870 -760 2 0 {name=l28 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2730 -520 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2850 -520 0 0 {name=X14}
C {devices/lab_pin.sym} 3050 -500 2 0 {name=l29 sig_type=std_logic lab=Qn3}
C {devices/lab_pin.sym} 3240 -760 2 0 {name=l30 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3100 -520 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3220 -520 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2470 -400 3 0 {name=X17 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2430 -400 3 0 {name=l32 lab=VDD}
C {madvlsi/gnd.sym} 2510 -400 3 0 {name=l33 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2840 -400 3 0 {name=X18 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2800 -400 3 0 {name=l34 lab=VDD}
C {madvlsi/gnd.sym} 2880 -400 3 0 {name=l35 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3210 -400 3 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3170 -400 3 0 {name=l36 lab=VDD}
C {madvlsi/gnd.sym} 3250 -400 3 0 {name=l37 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1780 -700 3 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1740 -700 3 0 {name=l38 lab=VDD}
C {madvlsi/gnd.sym} 1820 -700 3 0 {name=l41 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2140 -700 3 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2100 -700 3 0 {name=l42 lab=VDD}
C {madvlsi/gnd.sym} 2180 -700 3 0 {name=l43 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2500 -700 3 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2460 -700 3 0 {name=l44 lab=VDD}
C {madvlsi/gnd.sym} 2540 -700 3 0 {name=l45 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2870 -700 3 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2830 -700 3 0 {name=l46 lab=VDD}
C {madvlsi/gnd.sym} 2910 -700 3 0 {name=l47 lab=GND}
C {devices/lab_pin.sym} 1940 -320 0 0 {name=l48 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 2310 -320 0 0 {name=l49 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 2680 -320 0 0 {name=l50 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 3050 -320 0 0 {name=l51 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3240 -700 3 0 {name=X25 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3200 -700 3 0 {name=l52 lab=VDD}
C {madvlsi/gnd.sym} 3280 -700 3 0 {name=l53 lab=GND}
C {devices/lab_pin.sym} 3420 -500 2 0 {name=l5 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3470 -520 0 0 {name=X26}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3590 -520 0 0 {name=X27}
C {devices/lab_pin.sym} 3790 -500 2 0 {name=l55 sig_type=std_logic lab=Qn5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3580 -400 3 0 {name=X28 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3540 -400 3 0 {name=l56 lab=VDD}
C {madvlsi/gnd.sym} 3620 -400 3 0 {name=l65 lab=GND}
C {devices/lab_pin.sym} 3420 -320 0 0 {name=l66 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3610 -700 3 0 {name=X29 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3570 -700 3 0 {name=l67 lab=VDD}
C {madvlsi/gnd.sym} 3650 -700 3 0 {name=l68 lab=GND}
C {devices/lab_pin.sym} 360 -120 3 0 {name=l31 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1310 -550 0 0 {name=X30 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1310 -590 0 0 {name=l17 lab=VDD}
C {madvlsi/gnd.sym} 1310 -510 0 0 {name=l69 lab=GND}
C {devices/lab_pin.sym} 1780 -90 2 0 {name=l70 sig_type=std_logic lab=Qout0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1620 150 0 0 {name=X31}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1740 150 0 0 {name=X33}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1850 290 3 0 {name=X34 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1810 290 3 0 {name=l71 lab=VDD}
C {madvlsi/gnd.sym} 1890 290 3 0 {name=l72 lab=GND}
C {devices/lab_pin.sym} 2140 -90 2 0 {name=l73 sig_type=std_logic lab=Qout1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1990 150 0 0 {name=X36}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2110 150 0 0 {name=X37}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2100 270 3 0 {name=X38 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2060 270 3 0 {name=l74 lab=VDD}
C {madvlsi/gnd.sym} 2140 270 3 0 {name=l79 lab=GND}
C {devices/lab_pin.sym} 1940 170 2 0 {name=l81 sig_type=std_logic lab=Qnout0}
C {devices/lab_pin.sym} 2310 170 2 0 {name=l82 sig_type=std_logic lab=Qnout1}
C {devices/lab_pin.sym} 2500 -90 2 0 {name=l83 sig_type=std_logic lab=Qout2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2360 150 0 0 {name=X39}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2480 150 0 0 {name=X40}
C {devices/lab_pin.sym} 2680 170 2 0 {name=l84 sig_type=std_logic lab=Qnout2}
C {devices/lab_pin.sym} 2870 -90 2 0 {name=l85 sig_type=std_logic lab=Qout3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2730 150 0 0 {name=X41}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2850 150 0 0 {name=X42}
C {devices/lab_pin.sym} 3050 170 2 0 {name=l86 sig_type=std_logic lab=Qnout3}
C {devices/lab_pin.sym} 3240 -90 2 0 {name=l90 sig_type=std_logic lab=Qout4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3100 150 0 0 {name=X43}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3220 150 0 0 {name=X44}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2470 270 3 0 {name=X45 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2430 270 3 0 {name=l91 lab=VDD}
C {madvlsi/gnd.sym} 2510 270 3 0 {name=l92 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2840 270 3 0 {name=X46 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2800 270 3 0 {name=l96 lab=VDD}
C {madvlsi/gnd.sym} 2880 270 3 0 {name=l99 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3210 270 3 0 {name=X47 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3170 270 3 0 {name=l100 lab=VDD}
C {madvlsi/gnd.sym} 3250 270 3 0 {name=l101 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1780 -30 3 0 {name=X48 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1740 -30 3 0 {name=l102 lab=VDD}
C {madvlsi/gnd.sym} 1820 -30 3 0 {name=l103 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2140 -30 3 0 {name=X49 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2100 -30 3 0 {name=l104 lab=VDD}
C {madvlsi/gnd.sym} 2180 -30 3 0 {name=l105 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2500 -30 3 0 {name=X50 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2460 -30 3 0 {name=l106 lab=VDD}
C {madvlsi/gnd.sym} 2540 -30 3 0 {name=l107 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2870 -30 3 0 {name=X51 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2830 -30 3 0 {name=l108 lab=VDD}
C {madvlsi/gnd.sym} 2910 -30 3 0 {name=l109 lab=GND}
C {devices/lab_pin.sym} 1940 350 0 0 {name=l110 sig_type=std_logic lab=Qout0}
C {devices/lab_pin.sym} 2310 350 0 0 {name=l111 sig_type=std_logic lab=Qout1}
C {devices/lab_pin.sym} 2680 350 0 0 {name=l112 sig_type=std_logic lab=Qout2}
C {devices/lab_pin.sym} 3050 350 0 0 {name=l113 sig_type=std_logic lab=Qout3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3240 -30 3 0 {name=X52 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3200 -30 3 0 {name=l114 lab=VDD}
C {madvlsi/gnd.sym} 3280 -30 3 0 {name=l115 lab=GND}
C {devices/lab_pin.sym} 3420 170 2 0 {name=l116 sig_type=std_logic lab=Qnout4}
C {devices/lab_pin.sym} 3610 -90 2 0 {name=l117 sig_type=std_logic lab=Qout5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3470 150 0 0 {name=X53}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3590 150 0 0 {name=X54}
C {devices/lab_pin.sym} 3790 170 2 0 {name=l118 sig_type=std_logic lab=Qnout5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3580 270 3 0 {name=X55 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3540 270 3 0 {name=l119 lab=VDD}
C {madvlsi/gnd.sym} 3620 270 3 0 {name=l120 lab=GND}
C {devices/lab_pin.sym} 3420 350 0 0 {name=l121 sig_type=std_logic lab=Qout4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3610 -30 3 0 {name=X56 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3570 -30 3 0 {name=l122 lab=VDD}
C {madvlsi/gnd.sym} 3650 -30 3 0 {name=l123 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 1420 280 0 0 {name=X57}
C {madvlsi/vdd.sym} 1480 250 0 0 {name=l124 lab=VDD}
C {madvlsi/gnd.sym} 1480 310 0 0 {name=l125 lab=GND}
C {devices/lab_pin.sym} 1450 290 0 0 {name=l126 sig_type=std_logic lab=CLK}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2310 -720 1 0 {name=X70 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2310 -800 2 0 {name=l133 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2680 -720 1 0 {name=X71 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2680 -800 2 0 {name=l134 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3050 -720 1 0 {name=X72 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3050 -800 2 0 {name=l135 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3420 -720 1 0 {name=X73 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3420 -800 2 0 {name=l136 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3790 -720 1 0 {name=X74 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3790 -800 2 0 {name=l137 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1940 -720 1 0 {name=X75 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1940 -800 0 0 {name=l138 lab=VDD}
C {devices/lab_pin.sym} 1780 -760 2 0 {name=l54 sig_type=std_logic lab=Q0}
C {madvlsi/vdd.sym} 1740 -700 3 0 {name=l128 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1680 -840 1 0 {name=X59 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2040 -840 1 0 {name=X61 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2400 -840 1 0 {name=X63 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2770 -840 1 0 {name=X77 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3140 -840 1 0 {name=X79 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3510 -840 1 0 {name=X81 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1680 -170 1 0 {name=X65 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2040 -170 1 0 {name=X67 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2400 -170 1 0 {name=X69 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2770 -170 1 0 {name=X83 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3140 -170 1 0 {name=X85 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3510 -170 1 0 {name=X87 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2310 -50 1 0 {name=X58 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2310 -130 2 0 {name=l127 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2680 -50 1 0 {name=X60 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2680 -130 2 0 {name=l130 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3050 -50 1 0 {name=X62 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3050 -130 2 0 {name=l132 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3420 -50 1 0 {name=X64 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3420 -130 2 0 {name=l140 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3790 -50 1 0 {name=X66 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3790 -130 2 0 {name=l142 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1940 -50 1 0 {name=X68 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1940 -130 0 0 {name=l144 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 850 -610 1 0 {name=X76 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 850 -690 1 0 {name=l146 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 830 -620 0 0 {name=l148 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 830 -600 0 0 {name=l150 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 1660 -850 0 0 {name=l152 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1660 -830 0 0 {name=l154 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2020 -850 0 0 {name=l156 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2020 -830 0 0 {name=l158 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2380 -850 0 0 {name=l159 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2380 -830 0 0 {name=l160 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2750 -850 0 0 {name=l161 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2750 -830 0 0 {name=l162 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3120 -850 0 0 {name=l163 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3120 -830 0 0 {name=l164 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3490 -850 0 0 {name=l165 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3490 -830 0 0 {name=l166 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 1660 -180 0 0 {name=l167 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1660 -160 0 0 {name=l168 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2020 -180 0 0 {name=l169 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2020 -160 0 0 {name=l170 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2380 -180 0 0 {name=l171 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2380 -160 0 0 {name=l172 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2750 -180 0 0 {name=l173 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2750 -160 0 0 {name=l174 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3120 -180 0 0 {name=l175 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3120 -160 0 0 {name=l176 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3490 -180 0 0 {name=l177 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3490 -160 0 0 {name=l178 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3770 -60 0 0 {name=l179 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3770 -40 0 0 {name=l180 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3770 -730 0 0 {name=l181 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3770 -710 0 0 {name=l182 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3400 -730 0 0 {name=l183 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3400 -710 0 0 {name=l184 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3030 -730 0 0 {name=l185 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3030 -710 0 0 {name=l186 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2660 -730 0 0 {name=l187 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2660 -710 0 0 {name=l188 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2290 -730 0 0 {name=l189 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2290 -710 0 0 {name=l190 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 1920 -730 0 0 {name=l191 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1920 -710 0 0 {name=l192 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 1920 -60 0 0 {name=l193 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1920 -40 0 0 {name=l194 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2290 -60 0 0 {name=l195 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2290 -40 0 0 {name=l196 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 2660 -60 0 0 {name=l197 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2660 -40 0 0 {name=l198 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3030 -60 0 0 {name=l199 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3030 -40 0 0 {name=l200 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3400 -60 0 0 {name=l201 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3400 -40 0 0 {name=l202 sig_type=std_logic lab=nreset}
C {madvlsi/vsource.sym} 290 -790 0 0 {name=Vreset
value="PWL(0 1.8 50u 1.8 50.01u 0)"}
C {madvlsi/gnd.sym} 290 -760 0 0 {name=l203 lab=GND}
C {devices/lab_pin.sym} 290 -820 0 0 {name=l204 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 290 -640 0 0 {name=X78 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 250 -640 0 0 {name=l205 sig_type=std_logic lab=reset}
C {madvlsi/vdd.sym} 290 -680 0 0 {name=l206 lab=VDD}
C {madvlsi/gnd.sym} 290 -600 0 0 {name=l207 lab=GND}
C {devices/lab_pin.sym} 350 -640 2 0 {name=l208 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} 3610 -760 2 0 {name=l209 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 730 -200 0 0 {name=X80 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 720 -180 3 0 {name=l210 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 740 -180 3 0 {name=l211 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} 3510 -250 0 0 {name=l129 lab=VDD}
C {madvlsi/vdd.sym} 3140 -250 0 0 {name=l131 lab=VDD}
C {madvlsi/vdd.sym} 2770 -250 0 0 {name=l139 lab=VDD}
C {madvlsi/vdd.sym} 2400 -250 0 0 {name=l141 lab=VDD}
C {madvlsi/vdd.sym} 2040 -250 0 0 {name=l143 lab=VDD}
C {madvlsi/vdd.sym} 1680 -250 0 0 {name=l145 lab=VDD}
C {madvlsi/vdd.sym} 1680 -920 0 0 {name=l147 lab=VDD}
C {madvlsi/vdd.sym} 2040 -920 0 0 {name=l149 lab=VDD}
C {madvlsi/vdd.sym} 2400 -920 0 0 {name=l151 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -260 3 0 {name=X82 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2770 -920 0 0 {name=l153 lab=VDD}
C {madvlsi/vdd.sym} 3140 -920 0 0 {name=l155 lab=VDD}
C {madvlsi/vdd.sym} 3510 -920 0 0 {name=l157 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1780 -840 1 0 {name=X84 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 1760 -850 0 0 {name=l212 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 1760 -830 0 0 {name=l213 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 1780 -870 2 0 {name=l214 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2140 -840 1 0 {name=X86 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 2120 -850 0 0 {name=l215 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2120 -830 0 0 {name=l216 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 2140 -870 2 0 {name=l217 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2500 -840 1 0 {name=X88 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 2480 -850 0 0 {name=l218 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2480 -830 0 0 {name=l219 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 2500 -870 2 0 {name=l220 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 2870 -840 1 0 {name=X89 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 2850 -850 0 0 {name=l221 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 2850 -830 0 0 {name=l222 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 2870 -870 2 0 {name=l223 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3240 -840 1 0 {name=X90 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 3220 -850 0 0 {name=l224 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3220 -830 0 0 {name=l225 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 3240 -870 2 0 {name=l226 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 3610 -840 1 0 {name=X91 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} 3590 -850 0 0 {name=l227 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} 3590 -830 0 0 {name=l228 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} 3610 -870 2 0 {name=l229 lab=GND}
