{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcku025-ffva1156-1-c",
      "gen_directory": "../../../../MCDMA_TB.gen/sim_1/bd/tb_sim",
      "name": "tb_sim",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "xlconstant_0": "",
      "tb_wrapper_0": ""
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "tb_sim_sim_clk_gen_0_0",
        "xci_path": "ip\\tb_sim_sim_clk_gen_0_0\\tb_sim_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "parameters": {
          "INITIAL_RESET_CLOCK_CYCLES": {
            "value": "8"
          },
          "RESET_POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "tb_sim_xlconstant_0_0",
        "xci_path": "ip\\tb_sim_xlconstant_0_0\\tb_sim_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "tb_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:tb_wrapper:1.0",
        "xci_name": "tb_sim_tb_wrapper_0_0",
        "xci_path": "ip\\tb_sim_tb_wrapper_0_0\\tb_sim_tb_wrapper_0_0.xci",
        "inst_hier_path": "tb_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tb_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_100MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "tb_sim_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "uart_rtl_0_rxd": {
            "direction": "I"
          },
          "uart_rtl_0_txd": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "tb_wrapper_0/clk_100MHz"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "tb_wrapper_0/reset"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "tb_wrapper_0/uart_rtl_0_rxd"
        ]
      }
    }
  }
}