Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Oct 11 20:45:41 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : tcm
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0                57836        0.040        0.000                      0                57435        0.264        0.000                       0                 25628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
LCLK                                                                                                  {0.000 6.250}        12.500          80.000          
MCLKA                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH_1                                                                              {0.781 2.344}        3.125           320.000         
  CLKA320                                                                                             {0.000 1.563}        3.125           320.000         
  CLKsys40                                                                                            {0.000 12.500}       25.000          40.000          
  LCLK160_LCLK_PLL                                                                                    {0.000 3.125}        6.250           160.000         
  clkfbout_MMCM320_PH_1                                                                               {0.000 12.500}       25.000          40.000          
  l_fbout                                                                                             {0.000 12.500}       25.000          40.000          
MCLKC                                                                                                 {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLKC320                                                                                             {0.000 1.563}        3.125           320.000         
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
MGTCLK                                                                                                {0.000 2.500}        5.000           200.000         
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
SPI                                                                                                   {0.000 50.000}       100.000         10.000          
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
LCLK                                                                                                                                                                                                                                                   11.251        0.000                       0                     2  
MCLKA                                                                                                      21.242        0.000                      0                  257        0.114        0.000                      0                  257        7.500        0.000                       0                   179  
  CLK320_90_MMCM320_PH_1                                                                                                                                                                                                                                1.776        0.000                       0                     2  
  CLKA320                                                                                                   0.018        0.000                      0                19673        0.048        0.000                      0                19673        0.654        0.000                       0                  9028  
  CLKsys40                                                                                                 18.298        0.000                      0                 4677        0.040        0.000                      0                 4677       12.100        0.000                       0                  2427  
  LCLK160_LCLK_PLL                                                                                          2.365        0.000                      0                    7        0.155        0.000                      0                    7        2.725        0.000                       0                    10  
  clkfbout_MMCM320_PH_1                                                                                                                                                                                                                                24.063        0.000                       0                     2  
  l_fbout                                                                                                                                                                                                                                              23.651        0.000                       0                     3  
MCLKC                                                                                                                                                                                                                                                   7.500        0.000                       0                     1  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.776        0.000                       0                     2  
  CLKC320                                                                                                   0.166        0.000                      0                 5545        0.062        0.000                      0                 5545        0.654        0.000                       0                  2653  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  24.063        0.000                       0                     2  
MGTCLK                                                                                                      4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                                                                                   2.872        0.000                      0                  760        0.110        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                                                                                11.692        0.000                      0                  112        0.092        0.000                      0                  112       12.099        0.000                       0                   194  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.984        0.000                       0                     3  
SPI                                                                                                        29.329        0.000                      0                  330        0.128        0.000                      0                  330       49.600        0.000                       0                   172  
TxWordCLK                                                                                                   4.228        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.360        0.000                      0                  110        0.117        0.000                      0                  110        2.000        0.000                       0                    70  
  clk_ipb                                                                                                  12.287        0.000                      0                14832        0.063        0.000                      0                14832       15.600        0.000                       0                  5301  
  clkfbout_PLL125                                                                                                                                                                                                                                       7.063        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     6  
  free_clk                                                                                                 13.426        0.000                      0                  503        0.112        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       13.373        0.000                      0                  607        0.064        0.000                      0                  607        7.326        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  15.063        0.000                       0                     2  
  eth_clk_125                                                                                               1.663        0.000                      0                 9045        0.082        0.000                      0                 9045        3.326        0.000                       0                  4488  
  eth_clk_62_5                                                                                             13.688        0.000                      0                   82        0.142        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
LCLK160_LCLK_PLL  LCLK                    0.054        0.000                      0                    1        0.544        0.000                      0                    1  
CLKsys40          MCLKA                   2.262        0.000                      0                    1                                                                        
MCLKA             CLKA320                 2.325        0.000                      0                    2                                                                        
CLKsys40          CLKA320                 0.358        0.000                      0                  239        0.064        0.000                      0                  205  
CLKC320           CLKA320                 0.628        0.000                      0                  746                                                                        
RXDataCLK         CLKA320                 1.409        0.000                      0                   82                                                                        
CLKA320           CLKsys40                0.249        0.000                      0                  254        0.064        0.000                      0                  220  
MCLKA             LCLK160_LCLK_PLL        2.225        0.000                      0                    2        0.281        0.000                      0                    2  
RXDataCLK         RxWordCLK               3.127        0.000                      0                    1        0.208        0.000                      0                    1  
RxWordCLK         RXDataCLK               4.915        0.000                      0                  167        0.082        0.000                      0                  167  
eth_refclk        clk_ipb                 4.920        0.000                      0                    4        0.920        0.000                      0                    4  
eth_refclk        free_clk                4.553        0.000                      0                   35        0.797        0.000                      0                   35  
eth_clk_62_5      eth_clk_125             6.220        0.000                      0                    1        0.347        0.000                      0                    1  
eth_clk_125       eth_clk_62_5            6.135        0.000                      0                   22        0.153        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKsys40           CLKsys40                21.240        0.000                      0                  137        0.314        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                2.327        0.000                      0                   13        4.405        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.940        0.000                      0                   73        0.589        0.000                      0                   73  
**async_default**  SPI                SPI                     38.960        0.000                      0                    9       54.518        0.000                      0                    9  
**async_default**  TxWordCLK          TxWordCLK                5.845        0.000                      0                    2        1.123        0.000                      0                    2  
**async_default**  eth_clk_125        eth_clk_125              5.980        0.000                      0                   19        0.600        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               6.184        0.000                      0                   17        0.648        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 4.876        0.000                      0                   16        1.140        0.000                      0                   16  
**default**        CLKA320                                     7.162        0.000                      0                    1                                                                        
**default**        CLKC320                                     7.375        0.000                      0                    1                                                                        
**default**        CLKsys40                                    7.768        0.000                      0                    4                                                                        
**default**        eth_clk_125                                 7.915        0.000                      0                    2                                                                        
**default**        eth_refclk                                  5.532        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  LCLK
  To Clock:  LCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { LCLK_P }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     BUFIO/I  n/a            1.249         12.500      11.251     BUFIO_X1Y6  LB0/I



---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack       21.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.242ns  (required time - arrival time)
  Source:                 lfreq_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            lpatt_sreg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLKA rise@25.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.433ns (12.673%)  route 2.984ns (87.327%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 28.237 - 25.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.113     3.554    clka_BUFG
    SLICE_X64Y101        FDRE                                         r  lfreq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.254     3.808 f  lfreq_cnt_reg[6]/Q
                         net (fo=3, routed)           0.513     4.321    lfreq_cnt_reg[6]
    SLICE_X65Y104        LUT4 (Prop_lut4_I2_O)        0.043     4.364 f  lpatt_sreg[63]_i_9/O
                         net (fo=1, routed)           0.337     4.701    lpatt_sreg[63]_i_9_n_0
    SLICE_X65Y104        LUT5 (Prop_lut5_I4_O)        0.043     4.744 r  lpatt_sreg[63]_i_6/O
                         net (fo=1, routed)           0.498     5.242    lpatt_sreg[63]_i_6_n_0
    SLICE_X63Y104        LUT3 (Prop_lut3_I1_O)        0.043     5.285 r  lpatt_sreg[63]_i_4/O
                         net (fo=114, routed)         0.483     5.768    lfreq_cnt1
    SLICE_X66Y103        LUT4 (Prop_lut4_I3_O)        0.050     5.818 r  lpatt_sreg[63]_i_1/O
                         net (fo=63, routed)          1.153     6.971    lpatt_sreg[63]
    SLICE_X58Y112        FDRE                                         r  lpatt_sreg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.993    28.237    clka_BUFG
    SLICE_X58Y112        FDRE                                         r  lpatt_sreg_reg[57]/C
                         clock pessimism              0.264    28.501    
                         clock uncertainty           -0.035    28.466    
    SLICE_X58Y112        FDRE (Setup_fdre_C_CE)      -0.253    28.213    lpatt_sreg_reg[57]
  -------------------------------------------------------------------
                         required time                         28.213    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 21.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 lpatt_sreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            lpatt_sreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLKA rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.953%)  route 0.165ns (53.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.600     1.744    clka_BUFG
    SLICE_X66Y99         FDRE                                         r  lpatt_sreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.118     1.862 r  lpatt_sreg_reg[11]/Q
                         net (fo=1, routed)           0.165     2.027    lpatt_sreg_reg_n_0_[11]
    SLICE_X63Y100        LUT3 (Prop_lut3_I2_O)        0.028     2.055 r  lpatt_sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.055    lpatt_sreg[12]_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  lpatt_sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.745     2.039    clka_BUFG
    SLICE_X63Y100        FDRE                                         r  lpatt_sreg_reg[12]/C
                         clock pessimism             -0.158     1.881    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.060     1.941    lpatt_sreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKA_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.349         25.000      23.651     BUFGCTRL_X0Y3   clka_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH_1
  To Clock:  CLK320_90_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH_1
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y1    tcma/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 tcma/AmplO_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKA320 rise@3.125ns - CLKA320 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.001ns (38.711%)  route 1.585ns (61.289%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 9.560 - 3.125 ) 
    Source Clock Delay      (SCD):    6.937ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        1.260     6.937    tcma/CLK320
    SLICE_X72Y85         FDRE                                         r  tcma/AmplO_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.232     7.169 r  tcma/AmplO_o_reg[11]/Q
                         net (fo=2, routed)           0.334     7.504    tcma/AmplAO[11]
    SLICE_X73Y85         LUT4 (Prop_lut4_I0_O)        0.126     7.630 r  tcma/m0_i_54/O
                         net (fo=1, routed)           0.000     7.630    tcma/m0_i_54_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.887 r  tcma/m0_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.887    tcma/m0_i_41_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.014 r  tcma/m0_i_36/CO[0]
                         net (fo=2, routed)           0.168     8.182    tcma/OrC_i2365_in
    SLICE_X73Y87         LUT5 (Prop_lut5_I1_O)        0.130     8.312 r  tcma/m0_i_34__0/O
                         net (fo=4, routed)           0.189     8.501    tcma/t_blk_reg_2
    SLICE_X71Y88         LUT6 (Prop_lut6_I1_O)        0.043     8.544 r  tcma/m0_i_38/O
                         net (fo=1, routed)           0.089     8.632    tcma/m0_i_38_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I5_O)        0.043     8.675 r  tcma/m0_i_34/O
                         net (fo=2, routed)           0.097     8.772    tcma/corr_inc
    SLICE_X71Y88         LUT5 (Prop_lut5_I3_O)        0.043     8.815 r  tcma/m0_i_1/O
                         net (fo=4, routed)           0.708     9.523    m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y17         RAMB36E1                                     r  m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    3.125     3.125 r  
    AB2                                               0.000     3.125 r  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 r  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     6.680    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.745 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     8.317    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.389 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        1.172     9.560    m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.431     9.992    
                         clock uncertainty           -0.080     9.912    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.371     9.541    m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  0.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.819%)  route 0.134ns (57.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.871ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        0.646     3.255    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y49         FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.100     3.355 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           0.134     3.488    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X56Y50         FDSE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        0.813     3.871    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y50         FDSE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.477     3.394    
    SLICE_X56Y50         FDSE (Hold_fdse_C_D)         0.047     3.441    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKA320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X1Y93     tcma/HDMIA[0].HDMI_RX/IDLY[0].IDLN/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       18.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.298ns  (required time - arrival time)
  Source:                 FitGbtPrg/CRU_packet_Builder_comp/readout_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.477ns (7.527%)  route 5.860ns (92.473%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 31.486 - 25.000 ) 
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.257     6.934    FitGbtPrg/CRU_packet_Builder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X46Y70         FDRE                                         r  FitGbtPrg/CRU_packet_Builder_comp/readout_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.254     7.188 r  FitGbtPrg/CRU_packet_Builder_comp/readout_bypass_reg/Q
                         net (fo=45, routed)          1.514     8.702    FitGbtPrg/CRU_packet_Builder_comp/readout_bypass
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.051     8.753 r  FitGbtPrg/CRU_packet_Builder_comp/SLCTFIFO_RE_O_INST_0/O
                         net (fo=8, routed)           0.676     9.430    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X56Y49         LUT4 (Prop_lut4_I1_O)        0.129     9.559 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=78, routed)          2.988    12.546    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X15Y48         LUT5 (Prop_lut5_I2_O)        0.043    12.589 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.682    13.271    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB_I_127
    RAMB36_X1Y12         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.223    31.486    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y12         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.486    31.973    
                         clock uncertainty           -0.108    31.865    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295    31.570    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.570    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                 18.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.155ns (53.710%)  route 0.134ns (46.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.582     3.191    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/TXDataClk
    SLICE_X93Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.091     3.282 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=3, routed)           0.134     3.415    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3
    SLICE_X93Y150        LUT6 (Prop_lut6_I3_O)        0.064     3.479 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.479    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X93Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.771     3.829    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/TXDataClk
    SLICE_X93Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.449     3.380    
    SLICE_X93Y150        FDRE (Hold_fdre_C_D)         0.060     3.440    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKsys40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1     tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X63Y113       IsRXData0_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X8Y88         FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 an_t_reg/C
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL rise@6.250ns - LCLK160_LCLK_PLL fall@3.125ns)
  Data Path Delay:        0.666ns  (logic 0.301ns (45.225%)  route 0.365ns (54.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 9.642 - 6.250 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 6.825 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     4.018 f  CLKA0/O
                         net (fo=1, routed)           1.468     5.486    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     5.566 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     7.021    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     5.166 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     6.187    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     6.282 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.543     6.825    lclk160
    SLICE_X58Y94         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.258     7.083 r  an_t_reg/Q
                         net (fo=3, routed)           0.365     7.448    an_t
    SLICE_X65Y94         LUT4 (Prop_lut4_I3_O)        0.043     7.491 r  l_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.491    l_cnt[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  l_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      6.250     6.250 r  
    AB2                                               0.000     6.250 r  CLKA_P (IN)
                         net (fo=0)                   0.000     6.250    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     7.034 r  CLKA0/O
                         net (fo=1, routed)           1.388     8.422    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.494 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     9.824    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     8.145 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     9.073    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     9.137 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.505     9.642    lclk160
    SLICE_X65Y94         FDRE                                         r  l_cnt_reg[1]/C
                         clock pessimism              0.270     9.912    
                         clock uncertainty           -0.088     9.825    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)        0.031     9.856    l_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  2.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 a0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            l_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.159%)  route 0.058ns (26.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.293     1.742    lclk160
    SLICE_X65Y94         FDRE                                         r  a0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.091     1.833 r  a0_t_reg/Q
                         net (fo=2, routed)           0.058     1.890    a0_t
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.066     1.956 r  l_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    l_cnt[1]_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  l_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.443     2.110    lclk160
    SLICE_X65Y94         FDRE                                         r  l_cnt_reg[1]/C
                         clock pessimism             -0.368     1.742    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.060     1.802    l_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LCLK160_LCLK_PLL
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Lclk0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFH/I             n/a            1.349         6.250       4.901      BUFHCE_X1Y22    Lclk0/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.250       153.750    PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         3.125       2.725      SLICE_X65Y94    a0_t_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         3.125       2.775      SLICE_X65Y94    a0_t_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH_1
  To Clock:  clkfbout_MMCM320_PH_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  tcma/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  l_fbout
  To Clock:  l_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         l_fbout
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Lclk0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFH/I             n/a            1.349         25.000      23.651     BUFHCE_X1Y23    lclk_fbH/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y1  Lclk0/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLKC
  To Clock:  MCLKC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLKC
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKC_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         3.125       1.776      BUFGCTRL_X0Y6    tcmc/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKC320

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tcmc/HDMIA[8].HDMI_RX/TTsr_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[8].HDMI_RX/sync_err_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKC320 rise@3.125ns - CLKC320 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.703ns (24.671%)  route 2.147ns (75.329%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 7.540 - 3.125 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.732     0.732 r  CLKC0/O
                         net (fo=1, routed)           0.962     1.694    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.763 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     3.423    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.080     3.503 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2651, routed)        1.315     4.818    tcmc/HDMIA[8].HDMI_RX/CLK320
    SLICE_X86Y54         FDRE                                         r  tcmc/HDMIA[8].HDMI_RX/TTsr_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.232     5.050 r  tcmc/HDMIA[8].HDMI_RX/TTsr_reg[3][4]/Q
                         net (fo=4, routed)           0.539     5.589    tcmc/HDMIA[8].HDMI_RX/p_3_in71_in
    SLICE_X86Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.713 r  tcmc/HDMIA[8].HDMI_RX/TD_bpos[1]_i_3__17/O
                         net (fo=4, routed)           0.242     5.955    tcmc/HDMIA[8].HDMI_RX/R73_out
    SLICE_X82Y54         LUT6 (Prop_lut6_I4_O)        0.132     6.087 r  tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_19__17/O
                         net (fo=2, routed)           0.160     6.247    tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_19__17_n_0
    SLICE_X82Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.290 r  tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_18__17/O
                         net (fo=2, routed)           0.168     6.458    tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_18__17_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.043     6.501 r  tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_10__17/O
                         net (fo=1, routed)           0.337     6.838    tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_10__17_n_0
    SLICE_X81Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.881 r  tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_4__17/O
                         net (fo=3, routed)           0.170     7.050    tcmc/HDMIA[8].HDMI_RX/TD_bpos[2]_i_4__17_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.093 r  tcmc/HDMIA[8].HDMI_RX/PM_req0_i_2__17/O
                         net (fo=2, routed)           0.531     7.624    tcmc/HDMIA[8].HDMI_RX/PM_req0_i_2__17_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.043     7.667 r  tcmc/HDMIA[8].HDMI_RX/sync_err_i_1__17/O
                         net (fo=1, routed)           0.000     7.667    tcmc/HDMIA[8].HDMI_RX/sync_err_i_1__17_n_0
    SLICE_X64Y55         FDRE                                         r  tcmc/HDMIA[8].HDMI_RX/sync_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    3.125     3.125 r  
    P23                                               0.000     3.125 r  CLKC_P (IN)
                         net (fo=0)                   0.000     3.125    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.657     3.782 r  CLKC0/O
                         net (fo=1, routed)           0.895     4.677    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     4.742 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     6.320    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.392 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2651, routed)        1.148     7.540    tcmc/HDMIA[8].HDMI_RX/CLK320
    SLICE_X64Y55         FDRE                                         r  tcmc/HDMIA[8].HDMI_RX/sync_err_reg/C
                         clock pessimism              0.309     7.849    
                         clock uncertainty           -0.080     7.769    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.064     7.833    tcmc/HDMIA[8].HDMI_RX/sync_err_reg
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKC320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKC320 rise@0.000ns - CLKC320 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.464%)  route 0.160ns (55.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  CLKC0/O
                         net (fo=1, routed)           0.503     0.905    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.955 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748     1.703    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.729 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2651, routed)        0.686     2.415    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X19Y49         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.515 r  tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][1]/Q
                         net (fo=6, routed)           0.160     2.675    tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0]_210[1]
    SLICE_X20Y50         LUT4 (Prop_lut4_I1_O)        0.028     2.703 r  tcmc/HDMIA[9].HDMI_RX/sig_stable_cou[0][3]_i_1__18/O
                         net (fo=1, routed)           0.000     2.703    tcmc/HDMIA[9].HDMI_RX/plusOp__0[3]
    SLICE_X20Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKC320 rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  CLKC_P (IN)
                         net (fo=0)                   0.000     0.000    CLKC_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  CLKC0/O
                         net (fo=1, routed)           0.553     1.028    tcmc/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.081 r  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811     1.892    tcmc/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.922 r  tcmc/PLL1/inst/clkout1_buf/O
                         net (fo=2651, routed)        0.853     2.775    tcmc/HDMIA[9].HDMI_RX/CLK320
    SLICE_X20Y50         FDRE                                         r  tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][3]/C
                         clock pessimism             -0.221     2.554    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087     2.641    tcmc/HDMIA[9].HDMI_RX/sig_stable_cou_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKC320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.426         3.125       0.699      DSP48_X4Y20      MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.562       0.654      MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         25.000      24.063     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  tcmc/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.914ns = ( 14.914 - 5.000 ) 
    Source Clock Delay      (SCD):    12.212ns
    Clock Pessimism Removal (CPR):    2.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  GTEBUF/O
                         net (fo=2, routed)           9.246    11.381    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    11.681 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    12.212    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    13.192 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    13.192    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  GTEBUF/O
                         net (fo=2, routed)           7.877    14.162    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    14.436 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    14.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              2.298    17.212    
                         clock uncertainty           -0.035    17.177    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    17.241    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         17.241    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.936ns
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    1.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTEBUF/O
                         net (fo=2, routed)           4.696     5.137    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     5.227 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277     5.504    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     5.775 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.775    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTEBUF/O
                         net (fo=2, routed)           5.797     6.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     6.622 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314     6.936    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -1.432     5.504    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     5.603    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y11      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.340ns (32.372%)  route 0.710ns (67.628%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.024 - 4.167 ) 
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.120     2.025    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X72Y152        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDCE (Prop_fdce_C_Q)         0.254     2.279 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/Q
                         net (fo=2, routed)           0.460     2.739    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/shiftDone
    SLICE_X74Y152        LUT4 (Prop_lut4_I2_O)        0.043     2.782 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3/O
                         net (fo=1, routed)           0.152     2.934    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3_n_0
    SLICE_X74Y152        LUT4 (Prop_lut4_I3_O)        0.043     2.977 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1/O
                         net (fo=4, routed)           0.098     3.075    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1_n_0
    SLICE_X74Y152        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.000     6.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y152        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.125     6.148    
                         clock uncertainty           -0.035     6.113    
    SLICE_X74Y152        FDPE (Setup_fdpe_C_CE)      -0.166     5.947    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                          5.947    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.565%)  route 0.080ns (38.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.576     0.937    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[5]_1
    SLICE_X99Y131        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y131        FDCE (Prop_fdce_C_Q)         0.100     1.037 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[2]/Q
                         net (fo=4, routed)           0.080     1.117    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg_n_0_[2]
    SLICE_X98Y131        LUT6 (Prop_lut6_I0_O)        0.028     1.145 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress[4]_i_1/O
                         net (fo=1, routed)           0.000     1.145    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress[4]_i_1_n_0
    SLICE_X98Y131        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.774     1.174    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[5]_1
    SLICE_X98Y131        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[4]/C
                         clock pessimism             -0.226     0.948    
    SLICE_X98Y131        FDCE (Hold_fdce_C_D)         0.087     1.035    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.psWriteAddress_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.259ns (38.121%)  route 0.420ns (61.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 14.364 - 12.500 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.118     2.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X77Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.216     2.239 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.251     2.490    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.043     2.533 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.170     2.702    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X77Y148        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.007    14.363    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X77Y148        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.136    14.499    
                         clock uncertainty           -0.090    14.410    
    SLICE_X77Y148        FDRE (Setup_fdre_C_D)       -0.016    14.394    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 11.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.872%)  route 0.287ns (69.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.580     0.941    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X84Y100        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.100     1.041 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[5]/Q
                         net (fo=2, routed)           0.287     1.328    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/p_9_in
    SLICE_X84Y97         LUT3 (Prop_lut3_I0_O)        0.028     1.356 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O[5]_i_1/O
                         net (fo=1, routed)           0.000     1.356    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/p_40_out[5]
    SLICE_X84Y97         FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.851     1.251    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X84Y97         FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C
                         clock pessimism             -0.047     1.204    
    SLICE_X84Y97         FDRE (Hold_fdre_C_D)         0.060     1.264    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y29   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X83Y100    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X55Y200    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y28   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       29.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.635ns  (logic 4.385ns (77.809%)  route 1.251ns (22.191%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  cs1/O
                         net (fo=18, routed)          1.251    62.696    CSi
    D21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.939    65.635 r  miso1/O
                         net (fo=0)                   0.000    65.635    MISO
    D21                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -5.000    94.965    
  -------------------------------------------------------------------
                         required time                         94.965    
                         arrival time                         -65.635    
  -------------------------------------------------------------------
                         slack                                 29.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SPI_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_wr_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.954%)  route 0.089ns (47.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  sck1/O
                         net (fo=1, routed)           0.704     1.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.598     1.789    SCKi_BUFG
    SLICE_X65Y95         FDRE                                         r  SPI_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.100     1.889 r  SPI_DATA_reg[13]/Q
                         net (fo=9, routed)           0.089     1.978    SPI_DATA_reg_n_0_[13]
    SLICE_X63Y95         FDRE                                         r  spi_wr_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sck1/O
                         net (fo=1, routed)           0.769     1.426    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.456 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.816     2.272    SCKi_BUFG
    SLICE_X63Y95         FDRE                                         r  spi_wr_data_reg[14]/C
                         clock pessimism             -0.469     1.803    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.047     1.850    spi_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y4  SCKi_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X49Y149  mac_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X49Y149  mac_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXDATA[28]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.539ns (14.917%)  route 3.074ns (85.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 10.393 - 8.333 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.274     2.179    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.539     2.718 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[8]
                         net (fo=1, routed)           3.074     5.792    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/doutb[34]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.203    10.393    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.048    10.441    
                         clock uncertainty           -0.035    10.405    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[28])
                                                     -0.385    10.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  4.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.583     0.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X93Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y144        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X93Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.783     1.183    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X93Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.239     0.944    
    SLICE_X93Y144        FDRE (Hold_fdre_C_D)         0.047     0.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.166       3.766      SLICE_X93Y144       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         4.167       3.817      SLICE_X63Y76        FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.355ns (15.431%)  route 1.946ns (84.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 10.280 - 8.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.530     3.261    ipbus_module/eth/clk_gt125
    SLICE_X56Y170        FDRE                                         r  ipbus_module/eth/to_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y170        FDRE (Prop_fdre_C_Q)         0.216     3.477 f  ipbus_module/eth/to_cnt_reg[15]/Q
                         net (fo=2, routed)           0.581     4.057    ipbus_module/eth/to_cnt_reg[15]
    SLICE_X57Y170        LUT6 (Prop_lut6_I3_O)        0.043     4.100 r  ipbus_module/eth/rst_cnt[0]_i_7/O
                         net (fo=1, routed)           0.406     4.506    ipbus_module/eth/rst_cnt[0]_i_7_n_0
    SLICE_X57Y169        LUT4 (Prop_lut4_I2_O)        0.043     4.549 r  ipbus_module/eth/rst_cnt[0]_i_4/O
                         net (fo=8, routed)           0.382     4.932    ipbus_module/eth/rst_cnt[0]_i_4_n_0
    SLICE_X57Y171        LUT3 (Prop_lut3_I2_O)        0.053     4.985 r  ipbus_module/eth/to_cnt[0]_i_2/O
                         net (fo=23, routed)          0.576     5.561    ipbus_module/eth/to_cnt__0
    SLICE_X56Y171        FDRE                                         r  ipbus_module/eth/to_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.488    10.280    ipbus_module/eth/clk_gt125
    SLICE_X56Y171        FDRE                                         r  ipbus_module/eth/to_cnt_reg[16]/C
                         clock pessimism              0.959    11.239    
                         clock uncertainty           -0.035    11.203    
    SLICE_X56Y171        FDRE (Setup_fdre_C_CE)      -0.282    10.921    ipbus_module/eth/to_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (61.112%)  route 0.064ns (38.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.287     0.888    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X55Y158        FDRE                                         r  ipbus_module/clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE (Prop_fdre_C_Q)         0.100     0.988 r  ipbus_module/clocks/clkdiv/d17_reg/Q
                         net (fo=4, routed)           0.064     1.051    ipbus_module/clocks/d17
    SLICE_X55Y158        FDRE                                         r  ipbus_module/clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.438     1.380    ipbus_module/clocks/clk_cmt125
    SLICE_X55Y158        FDRE                                         r  ipbus_module/clocks/d17_d_reg/C
                         clock pessimism             -0.492     0.888    
    SLICE_X55Y158        FDRE (Hold_fdre_C_D)         0.047     0.935    ipbus_module/clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETHCLK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       12.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 MISOA[1]
                            (input port clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        11.504ns  (logic 1.739ns (15.119%)  route 9.764ns (84.881%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Input Delay:            10.000ns
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 36.909 - 32.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.995ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                 10.000    13.540    
    A8                                                0.000    13.540 f  MISOA[1] (IN)
                         net (fo=0)                   0.000    13.540    MISOA[1]
    A8                   IBUF (Prop_ibuf_I_O)         1.438    14.978 f  SPI_IO[1].SPI_misoa/O
                         net (fo=3, routed)           4.070    19.047    ipbus_module/ipbus/trans/sm/misoai_1
    SLICE_X75Y138        LUT6 (Prop_lut6_I3_O)        0.043    19.090 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_57/O
                         net (fo=1, routed)           0.623    19.713    ipbus_module/ipbus/trans/sm/spi_bus_in[1][24]
    SLICE_X65Y138        LUT6 (Prop_lut6_I1_O)        0.043    19.756 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_42/O
                         net (fo=1, routed)           0.452    20.208    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_42_n_0
    SLICE_X61Y138        LUT5 (Prop_lut5_I4_O)        0.043    20.251 f  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_25/O
                         net (fo=1, routed)           0.936    21.187    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_25_n_0
    SLICE_X61Y122        LUT6 (Prop_lut6_I4_O)        0.043    21.230 f  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_11/O
                         net (fo=1, routed)           0.825    22.055    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_11_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.043    22.098 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_4/O
                         net (fo=1, routed)           0.406    22.505    ipbus_module/ipbus/trans/sm/rmw_input[24]_i_4_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.043    22.548 r  ipbus_module/ipbus/trans/sm/rmw_input[24]_i_1/O
                         net (fo=2, routed)           1.653    24.201    ipbus_module/ipbus/trans/iface/D[24]
    SLICE_X45Y147        LUT6 (Prop_lut6_I1_O)        0.043    24.244 r  ipbus_module/ipbus/trans/iface/ram_reg_6_i_4/O
                         net (fo=1, routed)           0.799    25.043    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X2Y33         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.016    36.909    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X2Y33         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.995    37.904    
                         clock uncertainty           -0.085    37.819    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    37.330    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                         -25.043    
  -------------------------------------------------------------------
                         slack                                 12.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PM_SC[8].pm_spiC/Dreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            PM_SC[8].pm_spiC/Dreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.721%)  route 0.179ns (58.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.577    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.603 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.535     2.138    PM_SC[8].pm_spiC/clkout1
    SLICE_X48Y123        FDRE                                         r  PM_SC[8].pm_spiC/Dreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDRE (Prop_fdre_C_Q)         0.100     2.238 r  PM_SC[8].pm_spiC/Dreg_reg[15]/Q
                         net (fo=4, routed)           0.179     2.416    PM_SC[8].pm_spiC/din[13]
    SLICE_X57Y124        LUT5 (Prop_lut5_I4_O)        0.028     2.444 r  PM_SC[8].pm_spiC/Dreg[16]_i_1__8/O
                         net (fo=1, routed)           0.000     2.444    PM_SC[8].pm_spiC/Dreg[16]_i_1__8_n_0
    SLICE_X57Y124        FDRE                                         r  PM_SC[8].pm_spiC/Dreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.726     2.902    PM_SC[8].pm_spiC/clkout1
    SLICE_X57Y124        FDRE                                         r  PM_SC[8].pm_spiC/Dreg_reg[16]/C
                         clock pessimism             -0.581     2.321    
    SLICE_X57Y124        FDRE (Hold_fdre_C_D)         0.061     2.382    PM_SC[8].pm_spiC/Dreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        32.000      22.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.400         16.000      15.600     SLICE_X62Y113   pm_ena_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         16.000      15.650     SLICE_X55Y122   PM_SC[8].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            0.937         8.000       7.063      PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y3  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.345ns (15.935%)  route 1.820ns (84.065%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 20.032 - 16.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.740     3.471    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.540 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.029     4.569    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.095     4.664 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.527     5.191    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X57Y172        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y172        FDRE (Prop_fdre_C_Q)         0.216     5.407 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.526     5.933    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X57Y175        LUT4 (Prop_lut4_I1_O)        0.043     5.976 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_7/O
                         net (fo=1, routed)           0.503     6.478    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_7_n_0
    SLICE_X59Y173        LUT6 (Prop_lut6_I4_O)        0.043     6.521 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.331     6.852    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X59Y174        LUT3 (Prop_lut3_I1_O)        0.043     6.895 r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.461     7.356    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X61Y177        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.489    20.032    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X61Y177        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/C
                         clock pessimism              1.121    21.153    
                         clock uncertainty           -0.076    21.076    
    SLICE_X61Y177        FDRE (Setup_fdre_C_R)       -0.295    20.781    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.781    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                 13.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.072%)  route 0.082ns (38.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.347     0.948    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.998 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.380     1.378    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     1.401 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.292     1.693    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y159        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y159        FDCE (Prop_fdce_C_Q)         0.100     1.793 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/Q
                         net (fo=6, routed)           0.082     1.874    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
    SLICE_X64Y159        LUT6 (Prop_lut6_I2_O)        0.028     1.902 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in[5]
    SLICE_X64Y159        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.442     2.427    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y159        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.723     1.704    
    SLICE_X64Y159        FDCE (Hold_fdce_C_D)         0.087     1.791    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y3      ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C                        n/a            0.400         8.000       7.600      SLICE_X64Y171       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X60Y166       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.373ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.324ns (14.600%)  route 1.895ns (85.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 17.044 - 16.000 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.530     1.125    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X56Y179        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y179        FDPE (Prop_fdpe_C_Q)         0.198     1.323 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.818     2.141    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X63Y178        LUT2 (Prop_lut2_I0_O)        0.126     2.267 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.077     3.344    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X79Y176        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.538    17.044    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X79Y176        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]/C
                         clock pessimism              0.089    17.133    
                         clock uncertainty           -0.035    17.098    
    SLICE_X79Y176        FDRE (Setup_fdre_C_R)       -0.381    16.717    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         16.717    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 13.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.874%)  route 0.248ns (73.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.279     0.438    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X59Y179        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y179        FDRE (Prop_fdre_C_Q)         0.091     0.529 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[0]/Q
                         net (fo=52, routed)          0.248     0.777    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/ADDRD0
    SLICE_X58Y181        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.430     0.639    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X58Y181        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.187     0.452    
    SLICE_X58Y181        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.261     0.713    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Slow    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y174       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK             n/a            0.674         8.000       7.326      SLICE_X58Y178       ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         16.000      15.063     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        1.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_data_reg[92]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_data_reg_r_89/CE
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.309ns (5.270%)  route 5.554ns (94.730%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.549     3.058    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X45Y162        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y162        FDRE (Prop_fdre_C_Q)         0.216     3.274 f  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=269, routed)         2.058     5.332    ipbus_module/ipbus/udp_if/rx_reset_block/my_rx_valid
    SLICE_X3Y153         LUT2 (Prop_lut2_I1_O)        0.043     5.375 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=762, routed)         2.835     8.210    ipbus_module/ipbus/udp_if/rx_reset_block/rx_reset_sig_reg_0
    SLICE_X44Y156        LUT4 (Prop_lut4_I2_O)        0.050     8.260 r  ipbus_module/ipbus/udp_if/rx_reset_block/primary_mode.pkt_data[31]_i_1/O
                         net (fo=93, routed)          0.661     8.921    ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_data_reg[31]_0
    SLICE_X54Y153        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_data_reg[92]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_data_reg_r_89/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.502    10.741    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X54Y153        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_data_reg[92]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_data_reg_r_89/CLK
                         clock pessimism              0.270    11.011    
                         clock uncertainty           -0.077    10.934    
    SLICE_X54Y153        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.350    10.584    ipbus_module/ipbus/udp_if/rx_packet_parser/primary_mode.pkt_data_reg[92]_srl8___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_data_reg_r_89
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__2/C
                            (rising edge-triggered cell FDSE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]__2_srl4___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.297     1.232    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X43Y156        FDSE                                         r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDSE (Prop_fdse_C_Q)         0.100     1.332 r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__2/Q
                         net (fo=1, routed)           0.090     1.422    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__2_n_0
    SLICE_X42Y155        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]__2_srl4___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.448     1.673    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X42Y155        SRL16E                                       r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]__2_srl4___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_77/CLK
                         clock pessimism             -0.427     1.246    
    SLICE_X42Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.340    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]__2_srl4___ipbus_module_ipbus_udp_if_rx_packet_parser_primary_mode.pkt_mask_reg_r_77
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         8.000       6.107      RAMB36_X1Y32     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X44Y173    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         4.000       3.326      SLICE_X44Y173    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.383ns (18.817%)  route 1.652ns (81.183%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 18.732 - 16.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.536     3.045    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X58Y164        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y164        FDRE (Prop_fdre_C_Q)         0.254     3.299 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.646     3.945    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X59Y165        LUT4 (Prop_lut4_I1_O)        0.043     3.988 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.323     4.311    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X59Y164        LUT4 (Prop_lut4_I2_O)        0.043     4.354 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.092     4.446    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X59Y164        LUT2 (Prop_lut2_I0_O)        0.043     4.489 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.591     5.080    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X58Y166        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.493    18.732    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X58Y166        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.290    19.022    
                         clock uncertainty           -0.085    18.937    
    SLICE_X58Y166        FDRE (Setup_fdre_C_CE)      -0.169    18.768    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.768    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 13.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.937%)  route 0.093ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.285     1.220    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/userclk
    SLICE_X60Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y163        FDRE (Prop_fdre_C_Q)         0.100     1.320 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.093     1.413    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X61Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.435     1.660    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X61Y163        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.429     1.231    
    SLICE_X61Y163        FDRE (Hold_fdre_C_D)         0.040     1.271    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y1  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C                  n/a            0.400         8.000       7.600      SLICE_X56Y164       ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X58Y164       ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  LCLK160_LCLK_PLL
  To Clock:  LCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (MaxDelay Path 2.900ns)
  Data Path Delay:        0.520ns  (logic 0.216ns (41.557%)  route 0.304ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Timing Exception:       MaxDelay Path 2.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.455     3.896    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.855     2.041 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021     3.062    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.095     3.157 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.655     3.812    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.216     4.028 r  las_o_reg/Q
                         net (fo=1, routed)           0.304     4.332    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.900     2.900    
    AC9                                               0.000     2.900 r  LCLK_P (IN)
                         net (fo=0)                   0.000     2.900    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     3.663 r  CLKL0/O
                         net (fo=1, routed)           0.270     3.933    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.930     4.863 r  LB0/O
                         net (fo=1, routed)           0.256     5.119    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty           -0.285     4.834    
    OLOGIC_X1Y52         FDRE (Setup_fdre_C_D)       -0.448     4.386    lasi_reg
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 las_o_reg/C
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            lasi_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             LCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK rise@0.000ns - LCLK160_LCLK_PLL rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.872%)  route 0.179ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.651     1.795    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.745     1.050 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.376     1.426    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.023     1.449 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.359     1.808    lclk160
    SLICE_X109Y53        FDRE                                         r  las_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.100     1.908 r  las_o_reg/Q
                         net (fo=1, routed)           0.179     2.087    las_o
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK rise edge)       0.000     0.000 r  
    AC9                                               0.000     0.000 r  LCLK_P (IN)
                         net (fo=0)                   0.000     0.000    LCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  CLKL0/O
                         net (fo=1, routed)           0.217     0.695    LCLKI
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.506     1.201 r  LB0/O
                         net (fo=1, routed)           0.144     1.345    LCLK
    OLOGIC_X1Y52         FDRE                                         r  lasi_reg/C
                         clock pessimism              0.000     1.345    
                         clock uncertainty            0.285     1.630    
    OLOGIC_X1Y52         FDRE (Hold_fdre_C_D)        -0.087     1.543    lasi_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  MCLKA

Setup :            0  Failing Endpoints,  Worst Slack        2.262ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 readout_laser_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_laser_out_ff0_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLKA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.547%)  route 0.491ns (69.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88                                      0.000     0.000 r  readout_laser_out_reg/C
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  readout_laser_out_reg/Q
                         net (fo=1, routed)           0.491     0.707    readout_laser_out
    SLICE_X57Y93         FDRE                                         r  readout_laser_out_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)       -0.031     2.969    readout_laser_out_ff0_reg
  -------------------------------------------------------------------
                         required time                          2.969    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  2.262    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 tblock_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tblock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.673ns  (logic 0.216ns (32.100%)  route 0.457ns (67.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  tblock_reg/C
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  tblock_reg/Q
                         net (fo=1, routed)           0.457     0.673    tblock
    SLICE_X69Y94         FDRE                                         r  tblock1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X69Y94         FDRE (Setup_fdre_C_D)       -0.002     2.998    tblock1_reg
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  2.325    





---------------------------------------------------------------------------------------------------
From Clock:  CLKsys40
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKA320 rise@3.125ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.216ns (9.306%)  route 2.105ns (90.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 9.529 - 3.125 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.248     6.925    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X60Y69         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.216     7.141 r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=153, routed)         2.105     9.246    FitGbtPrg/Reset_Generator_comp/FSM_Clocks_I[Reset_dclk]
    SLICE_X49Y68         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    3.125     3.125 r  
    AB2                                               0.000     3.125 r  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 r  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311     6.680    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.745 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     8.317    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.389 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        1.140     9.529    FitGbtPrg/Reset_Generator_comp/SysClk_I
    SLICE_X49Y68         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_2/C
                         clock pessimism              0.325     9.854    
                         clock uncertainty           -0.228     9.626    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)       -0.022     9.604    FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_2
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/curr_orbit_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKA320 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.118ns (18.419%)  route 0.523ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.871ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.594     3.203    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X40Y70         FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.118     3.321 r  FitGbtPrg/Event_Selector_comp/curr_orbit_reg[18]/Q
                         net (fo=1, routed)           0.523     3.844    FitGbtPrg/Event_Selector_comp/curr_orbit_reg_n_0_[18]
    SLICE_X38Y68         FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        0.813     3.871    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X38Y68         FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[18]/C
                         clock pessimism             -0.382     3.489    
                         clock uncertainty            0.228     3.717    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.062     3.779    FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  CLKC320
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            TimeC1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.379ns  (logic 0.367ns (15.427%)  route 2.012ns (84.573%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y20                                       0.000     0.000 r  MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.324     0.324 r  MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[22]
                         net (fo=2, routed)           1.664     1.988    TimeC0[8]
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.043     2.031 r  TimeC1[8]_i_1/O
                         net (fo=2, routed)           0.348     2.379    TimeC[8]
    SLICE_X92Y91         FDRE                                         r  TimeC1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X92Y91         FDRE (Setup_fdre_C_D)        0.007     3.007    TimeC1_reg[8]
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  0.628    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLKA320

Setup :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLKA320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.560ns  (logic 0.216ns (38.593%)  route 0.344ns (61.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79                                      0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.344     0.560    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X67Y82         FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X67Y82         FDRE (Setup_fdre_C_D)       -0.031     1.969    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          1.969    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  1.409    





---------------------------------------------------------------------------------------------------
From Clock:  CLKA320
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLKsys40 rise@25.000ns - CLKA320 rise@21.875ns)
  Data Path Delay:        2.188ns  (logic 0.565ns (25.822%)  route 1.623ns (74.178%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 31.407 - 25.000 ) 
    Source Clock Delay      (SCD):    7.095ns = ( 28.970 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)   21.875    21.875 r  
    AB2                                               0.000    21.875 r  CLKA_P (IN)
                         net (fo=0)                   0.000    21.875    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893    22.768 r  CLKA0/O
                         net (fo=1, routed)           1.468    24.236    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    24.316 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435    25.751    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    25.820 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    27.472    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.552 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        1.418    28.970    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X49Y46         FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.216    29.186 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[3]/Q
                         net (fo=3, routed)           1.117    30.303    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_108
    SLICE_X52Y62         LUT4 (Prop_lut4_I2_O)        0.043    30.346 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_18/O
                         net (fo=1, routed)           0.000    30.346    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_18_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    30.603 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.603    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.652 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.506    31.158    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X53Y63         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.143    31.407    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X53Y63         FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]/C
                         clock pessimism              0.325    31.732    
                         clock uncertainty           -0.228    31.504    
    SLICE_X53Y63         FDRE (Setup_fdre_C_CE)      -0.097    31.407    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[13]
  -------------------------------------------------------------------
                         required time                         31.407    
                         arrival time                         -31.158    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FitGbtPrg/bc_indicator_data_comp/bc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/bc_indicator_data_comp/indicator_o_reg[bc][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLKsys40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKA320 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.203%)  route 0.496ns (80.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKA320 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout1_buf/O
                         net (fo=9026, routed)        0.589     3.198    FitGbtPrg/bc_indicator_data_comp/FSM_Clocks_I[System_Clk]
    SLICE_X50Y67         FDRE                                         r  FitGbtPrg/bc_indicator_data_comp/bc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.118     3.316 r  FitGbtPrg/bc_indicator_data_comp/bc_out_reg[4]/Q
                         net (fo=1, routed)           0.496     3.812    FitGbtPrg/bc_indicator_data_comp/bc_out_reg_n_0_[4]
    SLICE_X55Y67         FDRE                                         r  FitGbtPrg/bc_indicator_data_comp/indicator_o_reg[bc][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.804     3.862    FitGbtPrg/bc_indicator_data_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X55Y67         FDRE                                         r  FitGbtPrg/bc_indicator_data_comp/indicator_o_reg[bc][4]/C
                         clock pessimism             -0.382     3.480    
                         clock uncertainty            0.228     3.708    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.040     3.748    FitGbtPrg/bc_indicator_data_comp/indicator_o_reg[bc][4]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  MCLKA
  To Clock:  LCLK160_LCLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 a_t_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            an_t_reg/D
                            (falling edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (LCLK160_LCLK_PLL fall@3.125ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.216ns (43.051%)  route 0.286ns (56.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 6.512 - 3.125 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.258     3.699    clka_BUFG
    SLICE_X57Y93         FDRE                                         r  a_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.216     3.915 r  a_t_reg/Q
                         net (fo=2, routed)           0.286     4.201    a_t
    SLICE_X58Y94         FDRE                                         r  an_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL fall edge)
                                                      3.125     3.125 f  
    AB2                                               0.000     3.125 f  CLKA_P (IN)
                         net (fo=0)                   0.000     3.125    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     3.909 f  CLKA0/O
                         net (fo=1, routed)           1.388     5.297    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.369 f  clka_BUFG_inst/O
                         net (fo=178, routed)         1.330     6.699    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.679     5.020 f  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.928     5.948    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.064     6.012 f  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.500     6.512    lclk160
    SLICE_X58Y94         FDRE                                         r  an_t_reg/C  (IS_INVERTED)
                         clock pessimism              0.197     6.709    
                         clock uncertainty           -0.285     6.425    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)        0.002     6.427    an_t_reg
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 l_on0_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLKA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            l_on_reg/D
                            (rising edge-triggered cell FDRE clocked by LCLK160_LCLK_PLL  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             LCLK160_LCLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LCLK160_LCLK_PLL rise@0.000ns - MCLKA rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.174ns (20.587%)  route 0.671ns (79.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLKA rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.742    clka_BUFG
    SLICE_X62Y94         FDRE                                         r  l_on0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.118     1.860 r  l_on0_reg/Q
                         net (fo=3, routed)           0.426     2.286    l_on0
    SLICE_X62Y94         LUT5 (Prop_lut5_I0_O)        0.028     2.314 r  l_on_i_2/O
                         net (fo=1, routed)           0.245     2.559    l_on_i_2_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.028     2.587 r  l_on_i_1/O
                         net (fo=1, routed)           0.000     2.587    l_on_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  l_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LCLK160_LCLK_PLL rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.881     2.175    Lclk0/inst/clk40
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.985     1.190 r  Lclk0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.622    Lclk0/inst/LCLK160_LCLK_PLL
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.045     1.667 r  Lclk0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.443     2.110    lclk160
    SLICE_X65Y94         FDRE                                         r  l_on_reg/C
                         clock pessimism             -0.150     1.960    
                         clock uncertainty            0.285     2.245    
    SLICE_X65Y94         FDRE (Hold_fdre_C_D)         0.061     2.306    l_on_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.259ns (34.791%)  route 0.485ns (65.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.024 - 4.167 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.118     2.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X77Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.216     2.239 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.485     2.724    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X77Y150        LUT2 (Prop_lut2_I1_O)        0.043     2.767 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.767    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X77Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.000     6.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X77Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.071    
                         clock uncertainty           -0.215     5.856    
    SLICE_X77Y150        FDCE (Setup_fdce_C_D)        0.038     5.894    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.677ns  (logic 0.135ns (19.931%)  route 0.542ns (80.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 13.637 - 12.500 ) 
    Source Clock Delay      (SCD):    0.913ns = ( 13.412 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.552    13.413    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X77Y148        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y148        FDRE (Prop_fdre_C_Q)         0.107    13.520 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.542    14.062    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X77Y150        LUT2 (Prop_lut2_I0_O)        0.028    14.090 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.090    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X77Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.738    13.637    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X77Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.598    
                         clock uncertainty            0.215    13.814    
    SLICE_X77Y150        FDCE (Hold_fdce_C_D)         0.068    13.882    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.882    
                         arrival time                          14.090    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.128ns  (logic 0.523ns (16.719%)  route 2.605ns (83.281%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 26.912 - 24.999 ) 
    Source Clock Delay      (SCD):    2.068ns = ( 18.734 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.163    18.734    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X94Y114        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDCE (Prop_fdce_C_Q)         0.232    18.966 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[90]/Q
                         net (fo=11, routed)          0.691    19.657    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/Q[46]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.119    19.776 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_99/O
                         net (fo=1, routed)           0.391    20.166    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_99_n_0
    SLICE_X91Y113        LUT5 (Prop_lut5_I2_O)        0.043    20.209 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_85/O
                         net (fo=21, routed)          0.894    21.103    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s3_from_syndromes[0]
    SLICE_X96Y108        LUT4 (Prop_lut4_I3_O)        0.043    21.146 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38/O
                         net (fo=1, routed)           0.292    21.438    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38_n_0
    SLICE_X97Y108        LUT5 (Prop_lut5_I4_O)        0.043    21.481 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7/O
                         net (fo=1, routed)           0.338    21.819    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.043    21.862 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1/O
                         net (fo=1, routed)           0.000    21.862    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg_0
    SLICE_X97Y108        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.056    26.912    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/RX_FRAMECLK_O
    SLICE_X97Y108        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.960    
                         clock uncertainty           -0.215    26.745    
    SLICE_X97Y108        FDRE (Setup_fdre_C_D)        0.032    26.777    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.777    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.128ns (23.083%)  route 0.427ns (76.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.579     0.940    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X93Y115        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.100     1.040 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/Q
                         net (fo=6, routed)           0.427     1.467    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/Q[2]
    SLICE_X89Y114        LUT5 (Prop_lut5_I2_O)        0.028     1.495 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/RX_ISDATA_FLAG_O0/O
                         net (fo=1, routed)           0.000     1.495    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/rxIsDataFlag_from_decoder
    SLICE_X89Y114        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.776     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X89Y114        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                         clock pessimism             -0.039     1.137    
                         clock uncertainty            0.215     1.352    
    SLICE_X89Y114        FDCE (Hold_fdce_C_D)         0.060     1.412    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IPB_chg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        5.565ns  (logic 0.534ns (9.596%)  route 5.031ns (90.404%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 37.044 - 32.000 ) 
    Source Clock Delay      (SCD):    3.261ns = ( 27.261 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.850ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    K6                                                0.000    24.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    24.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    26.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    26.636    ipbus_module/gt_clkin
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.095    26.731 r  ipbus_module/gtgen0.bufh_gt0/O
                         net (fo=39, routed)          0.530    27.261    ipbus_module/eth/clk_gt125
    SLICE_X57Y170        FDRE                                         r  ipbus_module/eth/sgmii_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170        FDRE (Prop_fdre_C_Q)         0.216    27.477 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           1.654    29.131    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X94Y171        LUT1 (Prop_lut1_I0_O)        0.049    29.180 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.190    30.370    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.138    30.508 r  ipbus_module/eth/IPB_rdy0_i_1/O
                         net (fo=3, routed)           2.186    32.694    ipbus_module/eth/ipb_leds[0]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.131    32.825 r  ipbus_module/eth/IPB_chg_i_1/O
                         net (fo=1, routed)           0.000    32.825    ipbus_module_n_870
    SLICE_X63Y97         FDRE                                         r  IPB_chg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    K6                                                0.000    32.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    32.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    33.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    33.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    33.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    34.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    34.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.277    35.822    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072    35.894 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.150    37.044    ipb_clk
    SLICE_X63Y97         FDRE                                         r  IPB_chg_reg/C
                         clock pessimism              0.850    37.894    
                         clock uncertainty           -0.182    37.712    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.033    37.745    IPB_chg_reg
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                         -32.825    
  -------------------------------------------------------------------
                         slack                                  4.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.159ns (5.722%)  route 2.620ns (94.278%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.289     0.890    ipbus_module/clocks/clk_cmt125
    SLICE_X51Y158        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.100     0.990 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.016     2.006    ipbus_module/clocks/rst_reg_n_0
    SLICE_X0Y150         LUT1 (Prop_lut1_I0_O)        0.028     2.034 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=1, routed)           0.620     2.654    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X1Y174         LUT1 (Prop_lut1_I0_O)        0.031     2.685 r  ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix/O
                         net (fo=2, routed)           0.983     3.668    ipbus_module/clocks/rst_reg_n_0_hold_fix_1_hold_fix_1
    SLICE_X47Y159        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.642     2.146    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     2.176 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.735     2.911    ipbus_module/clocks/clkout1
    SLICE_X47Y159        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.341     2.570    
                         clock uncertainty            0.182     2.751    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)        -0.003     2.748    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.920    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.677ns  (logic 0.259ns (5.538%)  route 4.418ns (94.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 20.035 - 16.000 ) 
    Source Clock Delay      (SCD):    3.276ns = ( 11.276 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.545    11.276    ipbus_module/clocks/clk_cmt125
    SLICE_X51Y158        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.216    11.492 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.742    13.234    ipbus_module/clocks/rst_eth
    SLICE_X0Y158         LUT1 (Prop_lut1_I0_O)        0.043    13.277 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.676    15.953    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X65Y172        FDSE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.492    20.035    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X65Y172        FDSE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.939    20.974    
                         clock uncertainty           -0.173    20.800    
    SLICE_X65Y172        FDSE (Setup_fdse_C_S)       -0.295    20.505    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         20.505    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                  4.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.128ns (5.964%)  route 2.018ns (94.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.289     0.890    ipbus_module/clocks/clk_cmt125
    SLICE_X51Y158        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.100     0.990 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.007     1.997    ipbus_module/clocks/rst_eth
    SLICE_X0Y158         LUT1 (Prop_lut1_I0_O)        0.028     2.025 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.011     3.036    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X60Y162        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.436     2.421    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X60Y162        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/C
                         clock pessimism             -0.341     2.080    
                         clock uncertainty            0.173     2.253    
    SLICE_X60Y162        FDRE (Hold_fdre_C_R)        -0.014     2.239    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.797    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        6.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.254ns (19.130%)  route 1.074ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.732 - 8.000 ) 
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.592     3.101    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X88Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_fdre_C_Q)         0.254     3.355 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.074     4.429    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X55Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.493    10.732    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.144    10.876    
                         clock uncertainty           -0.205    10.671    
    SLICE_X55Y168        FDRE (Setup_fdre_C_D)       -0.022    10.649    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  6.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.118ns (15.211%)  route 0.658ns (84.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.322     1.257    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X88Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_fdre_C_Q)         0.118     1.375 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.658     2.033    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X55Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.430     1.655    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y168        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.214     1.441    
                         clock uncertainty            0.205     1.646    
    SLICE_X55Y168        FDRE (Hold_fdre_C_D)         0.040     1.686    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.524ns  (logic 0.254ns (16.668%)  route 1.270ns (83.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 18.783 - 16.000 ) 
    Source Clock Delay      (SCD):    3.041ns = ( 11.041 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     8.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     8.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     9.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     9.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030    10.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095    10.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.532    11.041    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X54Y170        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y170        FDRE (Prop_fdre_C_Q)         0.254    11.295 r  ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.270    12.565    ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_double[1]
    SLICE_X80Y169        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442    16.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064    16.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669    17.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    17.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935    18.175    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.064    18.239 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.544    18.783    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X80Y169        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.144    18.927    
                         clock uncertainty           -0.205    18.722    
    SLICE_X80Y169        FDRE (Setup_fdre_C_D)       -0.022    18.700    ipbus_module/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  6.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.091ns (15.344%)  route 0.502ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.284     1.219    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X55Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.091     1.310 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.502     1.812    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[15]
    SLICE_X74Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.441     1.666    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X74Y165        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.214     1.452    
                         clock uncertainty            0.205     1.657    
    SLICE_X74Y165        FDRE (Hold_fdre_C_D)         0.002     1.659    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKsys40
  To Clock:  CLKsys40

Setup :            0  Failing Endpoints,  Worst Slack       21.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.240ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[25]/CLR
                            (recovery check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLKsys40 rise@25.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.216ns (6.641%)  route 3.036ns (93.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 31.318 - 25.000 ) 
    Source Clock Delay      (SCD):    6.936ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.893     0.893 r  CLKA0/O
                         net (fo=1, routed)           1.468     2.361    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     2.441 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.435     3.876    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.945 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.652     5.597    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     5.677 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.259     6.936    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X53Y87         FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.216     7.152 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          3.036    10.189    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X91Y142        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                     25.000    25.000 r  
    AB2                                               0.000    25.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000    25.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784    25.784 r  CLKA0/O
                         net (fo=1, routed)           1.388    27.172    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    27.244 r  clka_BUFG_inst/O
                         net (fo=178, routed)         1.311    28.555    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    28.620 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.572    30.192    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    30.264 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        1.054    31.318    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X91Y142        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[25]/C
                         clock pessimism              0.425    31.743    
                         clock uncertainty           -0.108    31.635    
    SLICE_X91Y142        FDCE (Recov_fdce_C_CLR)     -0.206    31.429    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         31.429    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 21.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKsys40 rise@0.000ns - CLKsys40 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.581%)  route 0.159ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  CLKA0/O
                         net (fo=1, routed)           0.700     1.118    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.144 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.645     1.789    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.839 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.744     2.583    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.609 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.581     3.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X94Y143        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDPE (Prop_fdpe_C_Q)         0.118     3.308 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/Q
                         net (fo=25, routed)          0.159     3.467    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg_0
    SLICE_X96Y143        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKsys40 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  CLKA_P (IN)
                         net (fo=0)                   0.000     0.000    CLKA_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  CLKA0/O
                         net (fo=1, routed)           0.765     1.264    clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.294 r  clka_BUFG_inst/O
                         net (fo=178, routed)         0.874     2.168    tcma/PLL1/inst/MCLK
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.221 r  tcma/PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.807     3.028    tcma/PLL1/inst/CLKsys40_MMCM320_PH
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.058 r  tcma/PLL1/inst/clkout3_buf/O
                         net (fo=2425, routed)        0.781     3.839    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/TXDataClk
    SLICE_X96Y143        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.617     3.222    
    SLICE_X96Y143        FDCE (Remov_fdce_C_CLR)     -0.069     3.153    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[1]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.355ns  (logic 0.301ns (22.220%)  route 1.054ns (77.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 26.913 - 24.999 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 22.858 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.121    22.859    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y151        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDCE (Prop_fdce_C_Q)         0.258    23.117 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.608    23.724    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X88Y145        LUT2 (Prop_lut2_I1_O)        0.043    23.767 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.446    24.213    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X89Y146        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.057    26.913    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X89Y146        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[1]/C
                         clock pessimism              0.048    26.961    
                         clock uncertainty           -0.215    26.746    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.206    26.540    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[1]
  -------------------------------------------------------------------
                         required time                         26.540    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.405ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[2]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.650ns  (logic 0.151ns (23.225%)  route 0.499ns (76.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.895ns = ( 5.062 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.534     5.062    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X74Y151        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDCE (Prop_fdce_C_Q)         0.123     5.185 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.370     5.554    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X88Y145        LUT2 (Prop_lut2_I1_O)        0.028     5.582 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.129     5.712    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X88Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.781     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X88Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[2]/C
                         clock pessimism             -0.039     1.142    
                         clock uncertainty            0.215     1.357    
    SLICE_X88Y144        FDCE (Remov_fdce_C_CLR)     -0.050     1.307    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  4.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[12]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.872ns  (logic 0.223ns (25.587%)  route 0.649ns (74.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 10.196 - 8.333 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 6.192 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.120     6.191    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X73Y152        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDPE (Prop_fdpe_C_Q)         0.223     6.414 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.649     7.063    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X71Y146        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.006    10.196    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X71Y146        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[12]/C
                         clock pessimism              0.048    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X71Y146        FDCE (Recov_fdce_C_CLR)     -0.206    10.003    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.146ns (26.626%)  route 0.402ns (73.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.582     0.943    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X92Y142        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_fdce_C_Q)         0.118     1.061 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.193     1.254    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X94Y142        LUT2 (Prop_lut2_I1_O)        0.028     1.282 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.209     1.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X96Y135        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.778     1.178    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X96Y135        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/C
                         clock pessimism             -0.207     0.971    
    SLICE_X96Y135        FDCE (Remov_fdce_C_CLR)     -0.069     0.902    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.589    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       38.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.960ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_wr_rdy_reg/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.671ns  (logic 0.665ns (24.909%)  route 2.006ns (75.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 101.784 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    B20                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  cs1/O
                         net (fo=18, routed)          2.006    62.671    CSi
    SLICE_X60Y92         FDCE                                         f  spi_wr_rdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    D23                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         0.461   100.461 r  sck1/O
                         net (fo=1, routed)           0.704   101.165    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   101.191 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         0.593   101.784    SCKi_BUFG
    SLICE_X60Y92         FDCE                                         r  spi_wr_rdy_reg/C
                         clock pessimism              0.000   101.784    
                         clock uncertainty           -0.035   101.749    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.117   101.632    spi_wr_rdy_reg
  -------------------------------------------------------------------
                         required time                        101.632    
                         arrival time                         -62.671    
  -------------------------------------------------------------------
                         slack                                 38.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.518ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[2]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.720ns  (logic 1.320ns (35.477%)  route 2.401ns (64.523%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    B20                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    B20                  IBUF (Prop_ibuf_I_O)         1.320    56.320 f  cs1/O
                         net (fo=18, routed)          2.401    58.720    CSi
    SLICE_X58Y91         FDCE                                         f  spi_bit_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    D23                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sck1/O
                         net (fo=1, routed)           1.476     2.913    SCKi
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     2.993 r  SCKi_BUFG_inst/O
                         net (fo=171, routed)         1.257     4.250    SCKi_BUFG
    SLICE_X58Y91         FDCE                                         r  spi_bit_count_reg[2]/C
                         clock pessimism              0.000     4.250    
                         clock uncertainty            0.035     4.286    
    SLICE_X58Y91         FDCE (Remov_fdce_C_CLR)     -0.083     4.203    spi_bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.203    
                         arrival time                          58.720    
  -------------------------------------------------------------------
                         slack                                 54.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.910ns (44.586%)  route 1.131ns (55.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 10.247 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.849     3.945    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.043     3.988 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.282     4.270    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X90Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.057    10.247    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X90Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.048    10.295    
                         clock uncertainty           -0.035    10.260    
    SLICE_X90Y144        FDCE (Recov_fdce_C_CLR)     -0.145    10.115    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  5.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.557ns (48.989%)  route 0.580ns (51.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.443     2.051    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.028     2.079 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.137     2.216    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X90Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.782     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X90Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.039     1.143    
    SLICE_X90Y144        FDCE (Remov_fdce_C_CLR)     -0.050     1.093    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 1.023ns (60.485%)  route 0.668ns (39.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.500     0.500    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.095     0.595 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.720     1.315    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.384 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.030     2.414    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.095     2.509 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.655     3.164    ipbus_module/stretch/clkdiv/clkout2
    SLICE_X2Y152         SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.144 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.214     4.358    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X3Y152         LUT1 (Prop_lut1_I0_O)        0.043     4.401 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.454     4.855    ipbus_module/stretch/clkdiv/cnt[0]_i_2_n_0
    SLICE_X4Y154         FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.442     8.442    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.064     8.506 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.669     9.175    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     9.240 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.935    10.175    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.064    10.239 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.609    10.848    ipbus_module/stretch/clkdiv/clkout2
    SLICE_X4Y154         FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.270    11.118    
                         clock uncertainty           -0.077    11.041    
    SLICE_X4Y154         FDCE (Recov_fdce_C_CLR)     -0.206    10.835    ipbus_module/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  5.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.014%)  route 0.403ns (71.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.136     0.136    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.159 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.341     0.500    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.550 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.362     0.912    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.023     0.935 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.276     1.211    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X55Y173        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y173        FDPE (Prop_fdpe_C_Q)         0.091     1.302 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.228     1.530    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X53Y172        LUT2 (Prop_lut2_I0_O)        0.066     1.596 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.175     1.771    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X53Y172        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.164     0.164    ipbus_module/eth/I
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.209 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.502     0.711    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.764 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.416     1.180    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.045     1.225 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4486, routed)        0.428     1.653    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X53Y172        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.410     1.243    
    SLICE_X53Y172        FDPE (Remov_fdpe_C_PRE)     -0.072     1.171    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.600    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 1.023ns (66.730%)  route 0.510ns (33.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.293 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500     2.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095     2.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.543     3.274    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y158        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.980     4.254 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.155     4.408    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y158        LUT1 (Prop_lut1_I0_O)        0.043     4.451 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.355     4.807    ipbus_module/clocks/clkdiv/clear
    SLICE_X53Y160        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442     9.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064     9.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.501    10.293    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X53Y160        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.939    11.232    
                         clock uncertainty           -0.035    11.196    
    SLICE_X53Y160        FDCE (Recov_fdce_C_CLR)     -0.206    10.990    ipbus_module/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.990    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  6.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.426ns (69.621%)  route 0.186ns (30.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.287     0.888    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X54Y158        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.286 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.087     1.372    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X54Y158        LUT1 (Prop_lut1_I0_O)        0.028     1.400 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.099     1.499    ipbus_module/clocks/clkdiv/clear
    SLICE_X53Y158        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.440     1.382    ipbus_module/clocks/clkdiv/clk_cmt125
    SLICE_X53Y158        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.461     0.921    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.069     0.852    ipbus_module/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.507ns  (logic 0.259ns (5.747%)  route 4.248ns (94.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 20.038 - 16.000 ) 
    Source Clock Delay      (SCD):    3.276ns = ( 11.276 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    K6                                                0.000     8.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     8.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135    10.135 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.500    10.636    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.095    10.731 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.545    11.276    ipbus_module/clocks/clk_cmt125
    SLICE_X51Y158        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.216    11.492 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.742    13.234    ipbus_module/clocks/rst_eth
    SLICE_X0Y158         LUT1 (Prop_lut1_I0_O)        0.043    13.277 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.505    15.782    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X64Y170        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    K6                                                0.000    16.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000    16.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    17.285 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.442    17.728    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.064    17.792 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.688    18.480    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.545 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.934    19.479    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.064    19.543 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.495    20.038    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X64Y170        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.939    20.977    
                         clock uncertainty           -0.173    20.803    
    SLICE_X64Y170        FDCE (Recov_fdce_C_CLR)     -0.145    20.658    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         20.658    
                         arrival time                         -15.782    
  -------------------------------------------------------------------
                         slack                                  4.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.128ns (5.205%)  route 2.331ns (94.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.136     0.578    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.023     0.601 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.289     0.890    ipbus_module/clocks/clk_cmt125
    SLICE_X51Y158        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.100     0.990 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.007     1.997    ipbus_module/clocks/rst_eth
    SLICE_X0Y158         LUT1 (Prop_lut1_I0_O)        0.028     2.025 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.324     3.349    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X64Y159        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    K6                                                0.000     0.000 r  ETHCLK_P (IN)
                         net (fo=0)                   0.000     0.000    ETHCLK_P
    K6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ETHCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/ETHCLK_P_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=3, routed)           0.164     0.897    ipbus_module/gt_clkin
    BUFHCE_X0Y41         BUFH (Prop_bufh_I_O)         0.045     0.942 r  ipbus_module/gtgen0.bufh_gt1/O
                         net (fo=27, routed)          0.509     1.451    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.504 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.436     1.940    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     1.985 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.442     2.427    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y159        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.341     2.086    
                         clock uncertainty            0.173     2.259    
    SLICE_X64Y159        FDCE (Remov_fdce_C_CLR)     -0.050     2.209    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKA320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 tcma/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKA320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.838ns  (logic 3.457ns (44.106%)  route 4.381ns (55.894%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  tcma/done_reg/C
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.216     0.216 f  tcma/done_reg/Q
                         net (fo=67, routed)          2.910     3.126    tcma/side_OK
    SLICE_X22Y131        LUT1 (Prop_lut1_I0_O)        0.043     3.169 r  tcma/ledo1[6].leso0_i_1/O
                         net (fo=1, routed)           1.471     4.640    tcma_n_377
    E21                  OBUF (Prop_obuf_I_O)         3.198     7.838 r  ledo1[6].leso0/O
                         net (fo=0)                   0.000     7.838    LED[6]
    E21                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.162    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKC320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.375ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 tcmc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKC320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LED[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.625ns  (logic 3.453ns (45.284%)  route 4.172ns (54.716%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56                                      0.000     0.000 r  tcmc/done_reg/C
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.216     0.216 f  tcmc/done_reg/Q
                         net (fo=57, routed)          3.178     3.394    tcmc/sideC_OK
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.043     3.437 r  tcmc/ledo1[7].leso0_i_1/O
                         net (fo=1, routed)           0.994     4.431    tcmc_n_132
    E22                  OBUF (Prop_obuf_I_O)         3.194     7.625 r  ledo1[7].leso0/O
                         net (fo=0)                   0.000     7.625    LED[7]
    E22                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.375    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLKsys40
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by CLKsys40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.232ns  (logic 3.439ns (47.557%)  route 3.793ns (52.443%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118                                     0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.216     0.216 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=13, routed)          1.619     1.835    readout_status[GBT_status][gbtRx_Ready]
    SLICE_X53Y118        LUT1 (Prop_lut1_I0_O)        0.043     1.878 r  ledo1[2].leso0_i_1/O
                         net (fo=1, routed)           2.173     4.052    ledo1[2].leso0_i_1_n_0
    F22                  OBUF (Prop_obuf_I_O)         3.180     7.232 r  ledo1[2].leso0/O
                         net (fo=0)                   0.000     7.232    LED[2]
    F22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  7.768    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.915ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.085ns  (logic 3.541ns (49.982%)  route 3.544ns (50.018%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y173                                     0.000     0.000 r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
    SLICE_X54Y173        FDRE (Prop_fdre_C_Q)         0.232     0.232 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/Q
                         net (fo=9, routed)           0.503     0.735    ipbus_module/eth/status_vector[0]
    SLICE_X53Y171        LUT3 (Prop_lut3_I0_O)        0.119     0.854 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           3.041     3.895    ipbus_module_n_1489
    G25                  OBUF (Prop_obuf_I_O)         3.190     7.085 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000     7.085    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  7.915    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.468ns  (logic 3.583ns (37.847%)  route 5.885ns (62.153%))
  Logic Levels:           3  (LUT1=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X57Y170        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           1.654     1.870    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X94Y171        LUT1 (Prop_lut1_I0_O)        0.049     1.919 r  ipbus_module/eth/sgmii_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.190     3.109    ipbus_module/eth/sgmii_reg_n_0_hold_fix_1
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.128     3.237 r  ipbus_module/eth/ledo1[0].leso0_i_1/O
                         net (fo=1, routed)           3.041     6.278    ipbus_module_n_1489
    G25                  OBUF (Prop_obuf_I_O)         3.190     9.468 r  ledo1[0].leso0/O
                         net (fo=0)                   0.000     9.468    LED[0]
    G25                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.532    





