#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 21 15:25:14 2022
# Process ID: 18376
# Current directory: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog
# Command line: wbtcv.exe -mode batch -source C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog/webtalk.log
# Journal file: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth_array_partition/sim/verilog/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 21 15:25:16 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 21 15:25:16 2022...
