# Single-Cycle-RISC-V-32I-Implementation
This repository includes the implementation of single cycle RISC-V 32I including all set of instructions. 
The implementation is done in System Verilog and the simulation is verified using QuestaSim.
