Info (10281): Verilog HDL Declaration information at top_check_Concentrator.v(16): object "pon" differs only in case from object "Pon" in the same scope File: E:/Concentrator_sim/top_check_Concentrator.v Line: 16
Warning (10268): Verilog HDL information at multiport_access_mem.v(136): always construct contains both blocking and non-blocking assignments File: E:/Concentrator_sim/multiport_access_mem.v Line: 136
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv Line: 279
Warning (10236): Verilog HDL Implicit Net warning at uart_trans.v(26): created implicit net for "next" File: E:/Concentrator_sim/uart_trans.v Line: 26
Warning (10037): Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(24): conditional expression evaluates to a constant File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 24
Warning (10037): Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(26): conditional expression evaluates to a constant File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 26
