$date
	Sat Sep 12 16:08:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 8 ! OUT [7:0] $end
$var reg 8 " I [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ leftshift $end
$var reg 1 % reset $end
$var reg 1 & rightshift $end
$var reg 2 ' s [1:0] $end
$var reg 8 ( temp [7:0] $end
$scope module usr_1 $end
$var wire 8 ) I [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ leftshift $end
$var wire 1 % reset $end
$var wire 1 & rightshift $end
$var wire 2 * s [1:0] $end
$var wire 8 + w [7:0] $end
$var wire 8 , OUT [7:0] $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var wire 1 % reset $end
$var reg 1 . q $end
$upscope $end
$scope module d2 $end
$var wire 1 # clk $end
$var wire 1 / d $end
$var wire 1 % reset $end
$var reg 1 0 q $end
$upscope $end
$scope module d3 $end
$var wire 1 # clk $end
$var wire 1 1 d $end
$var wire 1 % reset $end
$var reg 1 2 q $end
$upscope $end
$scope module d4 $end
$var wire 1 # clk $end
$var wire 1 3 d $end
$var wire 1 % reset $end
$var reg 1 4 q $end
$upscope $end
$scope module d5 $end
$var wire 1 # clk $end
$var wire 1 5 d $end
$var wire 1 % reset $end
$var reg 1 6 q $end
$upscope $end
$scope module d6 $end
$var wire 1 # clk $end
$var wire 1 7 d $end
$var wire 1 % reset $end
$var reg 1 8 q $end
$upscope $end
$scope module d7 $end
$var wire 1 # clk $end
$var wire 1 9 d $end
$var wire 1 % reset $end
$var reg 1 : q $end
$upscope $end
$scope module d8 $end
$var wire 1 # clk $end
$var wire 1 ; d $end
$var wire 1 % reset $end
$var reg 1 < q $end
$upscope $end
$scope module m1 $end
$var wire 1 = i0 $end
$var wire 1 > i1 $end
$var wire 1 $ i2 $end
$var wire 1 ? i3 $end
$var wire 1 @ s0 $end
$var wire 1 A s1 $end
$var reg 1 B out $end
$upscope $end
$scope module m2 $end
$var wire 1 C i0 $end
$var wire 1 D i1 $end
$var wire 1 E i2 $end
$var wire 1 F i3 $end
$var wire 1 G s0 $end
$var wire 1 H s1 $end
$var reg 1 I out $end
$upscope $end
$scope module m3 $end
$var wire 1 J i0 $end
$var wire 1 K i1 $end
$var wire 1 L i2 $end
$var wire 1 M i3 $end
$var wire 1 N s0 $end
$var wire 1 O s1 $end
$var reg 1 P out $end
$upscope $end
$scope module m4 $end
$var wire 1 Q i0 $end
$var wire 1 R i1 $end
$var wire 1 S i2 $end
$var wire 1 T i3 $end
$var wire 1 U s0 $end
$var wire 1 V s1 $end
$var reg 1 W out $end
$upscope $end
$scope module m5 $end
$var wire 1 X i0 $end
$var wire 1 Y i1 $end
$var wire 1 Z i2 $end
$var wire 1 [ i3 $end
$var wire 1 \ s0 $end
$var wire 1 ] s1 $end
$var reg 1 ^ out $end
$upscope $end
$scope module m6 $end
$var wire 1 _ i0 $end
$var wire 1 ` i1 $end
$var wire 1 a i2 $end
$var wire 1 b i3 $end
$var wire 1 c s0 $end
$var wire 1 d s1 $end
$var reg 1 e out $end
$upscope $end
$scope module m7 $end
$var wire 1 f i0 $end
$var wire 1 g i1 $end
$var wire 1 h i2 $end
$var wire 1 i i3 $end
$var wire 1 j s0 $end
$var wire 1 k s1 $end
$var reg 1 l out $end
$upscope $end
$scope module m8 $end
$var wire 1 m i0 $end
$var wire 1 & i1 $end
$var wire 1 n i2 $end
$var wire 1 o i3 $end
$var wire 1 p s0 $end
$var wire 1 q s1 $end
$var reg 1 r out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
bx +
bx *
bx )
bx (
bx '
1&
1%
0$
0#
bx "
bx !
$end
#50
0E
0=
0L
0C
0>
0S
0J
0D
0Z
0Q
0K
0a
0X
0R
0h
0_
0Y
0n
0f
0`
0m
0g
0.
00
02
04
06
08
0:
b0 !
b0 ,
0<
1#
#100
0-
1/
01
13
05
07
09
0;
0B
1I
0P
1W
0^
0e
0l
b1010 +
0r
1A
1@
1H
1G
1O
1N
1V
1U
1]
1\
1d
1c
1k
1j
1q
1p
0?
1F
0M
1T
0[
0b
0i
0o
0#
b0 (
b11 '
b11 *
0%
b1010 "
b1010 )
#150
1Z
1Q
1K
1L
1C
1>
14
b1010 !
b1010 ,
10
1#
#200
1-
0/
11
03
1;
1B
0I
1P
0W
b10000101 +
1r
0A
0H
0O
0V
0]
0d
0k
0q
0#
b1 '
b1 *
b1010 (
#250
0-
1/
01
19
0B
1I
0P
b11000010 +
1l
1E
1=
0L
0C
0>
1S
1J
1D
0Z
0Q
0K
1m
1g
1.
00
12
04
b10000101 !
b10000101 ,
1<
1#
#300
13
09
0;
1W
0l
b1010 +
0r
1A
0@
1H
0G
1O
0N
1V
0U
1]
0\
1d
0c
1k
0j
1q
0p
0#
b10 '
b10 *
b10000101 (
#350
15
03
11
0/
1^
0W
1P
b10100 +
0I
0m
0g
1Z
1Q
1K
0S
0J
0D
1L
1C
1>
0E
0=
0<
14
02
10
b1010 !
b1010 ,
0.
1#
#400
1/
01
13
05
1I
0P
1W
b1010 +
0^
0A
0H
0O
0V
0]
0d
0k
0q
0#
b0 '
b0 *
b1010 (
#450
1#
#500
0#
#550
1#
#600
0#
