// Seed: 267083993
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    output supply0 id_5
);
  wire [1 : "" ==  1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_1 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  struct packed {logic [1 : -1] id_4;} [1 : -1] id_5 = 1 >> "";
endmodule
