( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "WRWT" 1 0  "WRWT" 1 0  )
( "RD_Ack" 7 0  "RD_Ack" 7 0  )
( "~RD_Ack" 7 0  "cdsbus9" 7 0  )
( "WD_Ack" 7 0  "WD_Ack" 7 0  )
( "WD_AckT" 7 0  "WD_AckT" 7 0  )
( "ReadDataT" 31 0  "ReadDataT" 31 0  )
( "~WRW" 1 0  "cdsbus8" 1 0  )
( "R_Address" 19 0  "R_Address" 19 0  )
( "ReadData" 31 0  "ReadData" 31 0  )
( "RD_AckT" 7 0  "RD_AckT" 7 0  )
( "WA_AckT" 4 0  "WA_AckT" 4 0  )
( "RA_AckT" 4 0  "RA_AckT" 4 0  )
( "~R_Address" 19 0  "cdsbus7" 19 0  )
( "W_Address" 19 0  "W_Address" 19 0  )
( "~W_Address" 19 0  "cdsbus6" 19 0  )
( "RA_Ack" 4 0  "RA_Ack" 4 0  )
( "RRW" 1 0  "RRW" 1 0  )
( "~ReadData" 31 0  "cdsbus5" 31 0  )
( "WriteDataT" 31 0  "WriteDataT" 31 0  )
( "WRW" 1 0  "WRW" 1 0  )
( "R_AddressT" 19 0  "R_AddressT" 19 0  )
( "~WriteData" 31 0  "cdsbus4" 31 0  )
( "W_AddressT" 19 0  "W_AddressT" 19 0  )
( "~WA_Ack" 4 0  "cdsbus3" 4 0  )
( "~RA_Ack" 4 0  "cdsbus2" 4 0  )
( "WA_Ack" 4 0  "WA_Ack" 4 0  )
( "~WD_Ack" 7 0  "cdsbus1" 7 0  )
( "RRWT" 1 0  "RRWT" 1 0  )
( "~RRW" 1 0  "cdsbus0" 1 0  )
( "WriteData" 31 0  "WriteData" 31 0  )
 )
( net
( "~WriteData<14>" "cdsbus4[14]" )
( "R_AddressT<0>" "R_AddressT[0]" )
( "~ReadData<29>" "cdsbus5[29]" )
( "ReadData<9>" "ReadData[9]" )
( "R_Address<7>" "R_Address[7]" )
( "RD_AckT<6>" "RD_AckT[6]" )
( "WriteDataT<20>" "WriteDataT[20]" )
( "RA_AckT<1>" "RA_AckT[1]" )
( "W_Address<17>" "W_Address[17]" )
( "W_AddressT<17>" "W_AddressT[17]" )
( "WriteDataT<18>" "WriteDataT[18]" )
( "~R_Address<17>" "cdsbus7[17]" )
( "~ReadData<20>" "cdsbus5[20]" )
( "WD_Ack<7>" "WD_Ack[7]" )
( "R_AddressT<4>" "R_AddressT[4]" )
( "W_AddressT<16>" "W_AddressT[16]" )
( "~WriteData<25>" "cdsbus4[25]" )
( "~ReadData<15>" "cdsbus5[15]" )
( "RA_Ack<0>" "RA_Ack[0]" )
( "WriteData<30>" "WriteData[30]" )
( "ReadData<3>" "ReadData[3]" )
( "WriteData<14>" "WriteData[14]" )
( "~W_Address<12>" "cdsbus6[12]" )
( "WriteData<10>" "WriteData[10]" )
( "RD_AckT<5>" "RD_AckT[5]" )
( "W_Address<13>" "W_Address[13]" )
( "W_Address<10>" "W_Address[10]" )
( "WriteData<28>" "WriteData[28]" )
( "ReadDataT<15>" "ReadDataT[15]" )
( "~RA_Ack<3>" "cdsbus2[3]" )
( "WriteData<29>" "WriteData[29]" )
( "~WriteData<28>" "cdsbus4[28]" )
( "WA_AckT<0>" "WA_AckT[0]" )
( "W_Address<4>" "W_Address[4]" )
( "R_AddressT<17>" "R_AddressT[17]" )
( "~RA_Ack<2>" "cdsbus2[2]" )
( "R_AddressT<2>" "R_AddressT[2]" )
( "R_AddressT<5>" "R_AddressT[5]" )
( "R_Address<3>" "R_Address[3]" )
( "ReadData<10>" "ReadData[10]" )
( "R_AddressT<13>" "R_AddressT[13]" )
( "ReadDataT<3>" "ReadDataT[3]" )
( "WriteData<31>" "WriteData[31]" )
( "W_AddressT<14>" "W_AddressT[14]" )
( "ReadDataT<29>" "ReadDataT[29]" )
( "R_Address<5>" "R_Address[5]" )
( "~WD_Ack<2>" "cdsbus1[2]" )
( "W_Address<15>" "W_Address[15]" )
( "WriteData<5>" "WriteData[5]" )
( "~WriteData<7>" "cdsbus4[7]" )
( "R_AddressT<14>" "R_AddressT[14]" )
( "~WriteData<23>" "cdsbus4[23]" )
( "WriteData<26>" "WriteData[26]" )
( "WriteDataT<4>" "WriteDataT[4]" )
( "WRWT<1>" "WRWT[1]" )
( "R_Address<16>" "R_Address[16]" )
( "W_AddressT<3>" "W_AddressT[3]" )
( "~WriteData<5>" "cdsbus4[5]" )
( "ReadData<31>" "ReadData[31]" )
( "~W_Address<13>" "cdsbus6[13]" )
( "WriteDataT<24>" "WriteDataT[24]" )
( "WRWT<0>" "WRWT[0]" )
( "R_Address<10>" "R_Address[10]" )
( "WD_Ack<1>" "WD_Ack[1]" )
( "~ReadData<25>" "cdsbus5[25]" )
( "WriteDataT<14>" "WriteDataT[14]" )
( "RA_Ack<2>" "RA_Ack[2]" )
( "RD_Ack<6>" "RD_Ack[6]" )
( "WriteDataT<1>" "WriteDataT[1]" )
( "WriteDataT<15>" "WriteDataT[15]" )
( "~W_Address<16>" "cdsbus6[16]" )
( "~ReadData<5>" "cdsbus5[5]" )
( "~RD_Ack<5>" "cdsbus9[5]" )
( "WriteDataT<31>" "WriteDataT[31]" )
( "~WriteData<9>" "cdsbus4[9]" )
( "~ReadData<1>" "cdsbus5[1]" )
( "~WriteData<15>" "cdsbus4[15]" )
( "WriteDataT<12>" "WriteDataT[12]" )
( "~R_Address<1>" "cdsbus7[1]" )
( "~ReadData<28>" "cdsbus5[28]" )
( "~W_Address<0>" "cdsbus6[0]" )
( "ReadDataT<12>" "ReadDataT[12]" )
( "RRW<0>" "RRW[0]" )
( "WA_AckT<3>" "WA_AckT[3]" )
( "~W_Address<8>" "cdsbus6[8]" )
( "~WriteData<22>" "cdsbus4[22]" )
( "W_AddressT<12>" "W_AddressT[12]" )
( "~WD_Ack<5>" "cdsbus1[5]" )
( "WriteDataT<5>" "WriteDataT[5]" )
( "~WriteData<10>" "cdsbus4[10]" )
( "~ReadData<17>" "cdsbus5[17]" )
( "~R_Address<6>" "cdsbus7[6]" )
( "~WriteData<0>" "cdsbus4[0]" )
( "WriteDataT<6>" "WriteDataT[6]" )
( "ReadData<21>" "ReadData[21]" )
( "WriteDataT<13>" "WriteDataT[13]" )
( "~WriteData<21>" "cdsbus4[21]" )
( "RD_Ack<2>" "RD_Ack[2]" )
( "~W_Address<9>" "cdsbus6[9]" )
( "~ReadData<24>" "cdsbus5[24]" )
( "~R_Address<11>" "cdsbus7[11]" )
( "~ReadData<6>" "cdsbus5[6]" )
( "ReadData<8>" "ReadData[8]" )
( "~WriteData<8>" "cdsbus4[8]" )
( "ReadData<16>" "ReadData[16]" )
( "WA_AckT<1>" "WA_AckT[1]" )
( "WriteDataT<7>" "WriteDataT[7]" )
( "~W_Address<4>" "cdsbus6[4]" )
( "ReadData<14>" "ReadData[14]" )
( "~ReadData<14>" "cdsbus5[14]" )
( "~R_Address<14>" "cdsbus7[14]" )
( "~W_Address<10>" "cdsbus6[10]" )
( "WriteDataT<11>" "WriteDataT[11]" )
( "ReadData<17>" "ReadData[17]" )
( "R_AddressT<7>" "R_AddressT[7]" )
( "ReadData<26>" "ReadData[26]" )
( "ReadDataT<23>" "ReadDataT[23]" )
( "R_Address<0>" "R_Address[0]" )
( "WD_Ack<4>" "WD_Ack[4]" )
( "ReadDataT<27>" "ReadDataT[27]" )
( "~ReadData<19>" "cdsbus5[19]" )
( "~WA_Ack<4>" "cdsbus3[4]" )
( "~RA_Ack<0>" "cdsbus2[0]" )
( "ReadData<18>" "ReadData[18]" )
( "~R_Address<7>" "cdsbus7[7]" )
( "W_Address<0>" "W_Address[0]" )
( "WriteData<0>" "WriteData[0]" )
( "~R_Address<18>" "cdsbus7[18]" )
( "WRW<1>" "WRW[1]" )
( "WriteDataT<21>" "WriteDataT[21]" )
( "~ReadData<16>" "cdsbus5[16]" )
( "ReadData<0>" "ReadData[0]" )
( "~RD_Ack<6>" "cdsbus9[6]" )
( "ReadDataT<21>" "ReadDataT[21]" )
( "R_AddressT<1>" "R_AddressT[1]" )
( "ReadData<20>" "ReadData[20]" )
( "W_Address<2>" "W_Address[2]" )
( "ReadDataT<8>" "ReadDataT[8]" )
( "~WriteData<6>" "cdsbus4[6]" )
( "~RRW<1>" "cdsbus0[1]" )
( "~ReadData<2>" "cdsbus5[2]" )
( "WD_AckT<7>" "WD_AckT[7]" )
( "ReadDataT<16>" "ReadDataT[16]" )
( "WriteData<20>" "WriteData[20]" )
( "~WriteData<29>" "cdsbus4[29]" )
( "R_Address<11>" "R_Address[11]" )
( "~R_Address<0>" "cdsbus7[0]" )
( "WriteDataT<19>" "WriteDataT[19]" )
( "ReadDataT<2>" "ReadDataT[2]" )
( "R_Address<14>" "R_Address[14]" )
( "R_Address<2>" "R_Address[2]" )
( "ReadData<12>" "ReadData[12]" )
( "RD_AckT<2>" "RD_AckT[2]" )
( "~R_Address<3>" "cdsbus7[3]" )
( "WriteDataT<0>" "WriteDataT[0]" )
( "WriteDataT<30>" "WriteDataT[30]" )
( "~ReadAck" "cdsNet0" )
( "WA_Ack<4>" "WA_Ack[4]" )
( "W_AddressT<10>" "W_AddressT[10]" )
( "~WriteData<4>" "cdsbus4[4]" )
( "~ReadData<3>" "cdsbus5[3]" )
( "W_AddressT<8>" "W_AddressT[8]" )
( "W_AddressT<9>" "W_AddressT[9]" )
( "R_AddressT<6>" "R_AddressT[6]" )
( "W_AddressT<4>" "W_AddressT[4]" )
( "WriteData<27>" "WriteData[27]" )
( "~RD_Ack<1>" "cdsbus9[1]" )
( "WD_AckT<5>" "WD_AckT[5]" )
( "WriteData<9>" "WriteData[9]" )
( "RD_Ack<3>" "RD_Ack[3]" )
( "WD_Ack<0>" "WD_Ack[0]" )
( "RA_AckT<2>" "RA_AckT[2]" )
( "~R_Address<4>" "cdsbus7[4]" )
( "~R_Address<8>" "cdsbus7[8]" )
( "WriteDataT<23>" "WriteDataT[23]" )
( "ReadDataT<24>" "ReadDataT[24]" )
( "R_Address<1>" "R_Address[1]" )
( "WriteDataT<25>" "WriteDataT[25]" )
( "W_AddressT<5>" "W_AddressT[5]" )
( "R_AddressT<9>" "R_AddressT[9]" )
( "~ReadData<0>" "cdsbus5[0]" )
( "ReadDataT<31>" "ReadDataT[31]" )
( "ReadDataT<4>" "ReadDataT[4]" )
( "W_Address<14>" "W_Address[14]" )
( "~WriteData<16>" "cdsbus4[16]" )
( "WriteDataT<3>" "WriteDataT[3]" )
( "ReadData<6>" "ReadData[6]" )
( "WD_AckT<0>" "WD_AckT[0]" )
( "R_Address<12>" "R_Address[12]" )
( "WriteDataT<8>" "WriteDataT[8]" )
( "R_Address<9>" "R_Address[9]" )
( "RD_AckT<0>" "RD_AckT[0]" )
( "~WA_Ack<1>" "cdsbus3[1]" )
( "WriteDataT<28>" "WriteDataT[28]" )
( "~ReadData<18>" "cdsbus5[18]" )
( "W_AddressT<11>" "W_AddressT[11]" )
( "~WriteData<31>" "cdsbus4[31]" )
( "~ReadData<30>" "cdsbus5[30]" )
( "ReadDataT<30>" "ReadDataT[30]" )
( "RA_AckT<4>" "RA_AckT[4]" )
( "~WriteAck" "cdsNet1" )
( "~ReadData<22>" "cdsbus5[22]" )
( "ReadDataT<10>" "ReadDataT[10]" )
( "ReadDataT<11>" "ReadDataT[11]" )
( "ReadData<5>" "ReadData[5]" )
( "~R_Address<12>" "cdsbus7[12]" )
( "WriteData<15>" "WriteData[15]" )
( "~WD_Ack<4>" "cdsbus1[4]" )
( "~WriteData<24>" "cdsbus4[24]" )
( "WriteDataT<10>" "WriteDataT[10]" )
( "W_Address<1>" "W_Address[1]" )
( "RD_Ack<1>" "RD_Ack[1]" )
( "ReadData<15>" "ReadData[15]" )
( "ReadData<7>" "ReadData[7]" )
( "ReadDataT<28>" "ReadDataT[28]" )
( "ReadDataT<0>" "ReadDataT[0]" )
( "~WRW<1>" "cdsbus8[1]" )
( "ReadData<4>" "ReadData[4]" )
( "~W_Address<18>" "cdsbus6[18]" )
( "WA_Ack<1>" "WA_Ack[1]" )
( "WriteDataT<17>" "WriteDataT[17]" )
( "WriteDataT<27>" "WriteDataT[27]" )
( "~ReadData<31>" "cdsbus5[31]" )
( "~WA_Ack<3>" "cdsbus3[3]" )
( "W_AddressT<19>" "W_AddressT[19]" )
( "R_Address<18>" "R_Address[18]" )
( "~R_Address<2>" "cdsbus7[2]" )
( "~W_Address<1>" "cdsbus6[1]" )
( "~WriteData<30>" "cdsbus4[30]" )
( "RD_Ack<4>" "RD_Ack[4]" )
( "R_Address<17>" "R_Address[17]" )
( "W_AddressT<18>" "W_AddressT[18]" )
( "ReadData<13>" "ReadData[13]" )
( "RD_Ack<0>" "RD_Ack[0]" )
( "~WriteData<26>" "cdsbus4[26]" )
( "ReadData<29>" "ReadData[29]" )
( "W_Address<8>" "W_Address[8]" )
( "WA_Ack<2>" "WA_Ack[2]" )
( "~WriteData<18>" "cdsbus4[18]" )
( "WA_Ack<3>" "WA_Ack[3]" )
( "W_AddressT<6>" "W_AddressT[6]" )
( "~WriteData<19>" "cdsbus4[19]" )
( "R_AddressT<15>" "R_AddressT[15]" )
( "WriteDataT<26>" "WriteDataT[26]" )
( "~ReadData<7>" "cdsbus5[7]" )
( "R_Address<13>" "R_Address[13]" )
( "ReadData<23>" "ReadData[23]" )
( "~W_Address<7>" "cdsbus6[7]" )
( "WriteData<16>" "WriteData[16]" )
( "W_Address<7>" "W_Address[7]" )
( "~RA_Ack<1>" "cdsbus2[1]" )
( "RA_Ack<3>" "RA_Ack[3]" )
( "ReadDataT<18>" "ReadDataT[18]" )
( "WA_AckT<2>" "WA_AckT[2]" )
( "WriteData<4>" "WriteData[4]" )
( "WriteData<7>" "WriteData[7]" )
( "R_AddressT<11>" "R_AddressT[11]" )
( "W_Address<3>" "W_Address[3]" )
( "WD_AckT<2>" "WD_AckT[2]" )
( "~WriteData<2>" "cdsbus4[2]" )
( "~WriteData<1>" "cdsbus4[1]" )
( "R_Address<6>" "R_Address[6]" )
( "W_Address<19>" "W_Address[19]" )
( "WA_AckT<4>" "WA_AckT[4]" )
( "~R_Address<10>" "cdsbus7[10]" )
( "~R_Address<9>" "cdsbus7[9]" )
( "WD_AckT<3>" "WD_AckT[3]" )
( "ReadData<25>" "ReadData[25]" )
( "ReadData<11>" "ReadData[11]" )
( "RD_AckT<4>" "RD_AckT[4]" )
( "~W_Address<6>" "cdsbus6[6]" )
( "~WriteData<20>" "cdsbus4[20]" )
( "~W_Address<14>" "cdsbus6[14]" )
( "~WA_Ack<0>" "cdsbus3[0]" )
( "WriteData<12>" "WriteData[12]" )
( "WriteDataT<29>" "WriteDataT[29]" )
( "ReadData<19>" "ReadData[19]" )
( "ReadDataT<13>" "ReadDataT[13]" )
( "RD_Ack<5>" "RD_Ack[5]" )
( "~ReadData<23>" "cdsbus5[23]" )
( "W_Address<16>" "W_Address[16]" )
( "ReadDataT<19>" "ReadDataT[19]" )
( "~WD_Ack<6>" "cdsbus1[6]" )
( "W_AddressT<2>" "W_AddressT[2]" )
( "R_AddressT<16>" "R_AddressT[16]" )
( "~R_Address<15>" "cdsbus7[15]" )
( "RD_Ack<7>" "RD_Ack[7]" )
( "WD_AckT<1>" "WD_AckT[1]" )
( "ReadDataT<9>" "ReadDataT[9]" )
( "~W_Address<11>" "cdsbus6[11]" )
( "RA_Ack<1>" "RA_Ack[1]" )
( "ReadData<24>" "ReadData[24]" )
( "R_AddressT<10>" "R_AddressT[10]" )
( "R_AddressT<3>" "R_AddressT[3]" )
( "WA_Ack<0>" "WA_Ack[0]" )
( "~WriteData<3>" "cdsbus4[3]" )
( "~ReadData<26>" "cdsbus5[26]" )
( "~RD_Ack<0>" "cdsbus9[0]" )
( "ReadDataT<5>" "ReadDataT[5]" )
( "ReadData<28>" "ReadData[28]" )
( "~W_Address<15>" "cdsbus6[15]" )
( "WriteData<24>" "WriteData[24]" )
( "W_AddressT<1>" "W_AddressT[1]" )
( "~W_Address<17>" "cdsbus6[17]" )
( "WriteData<21>" "WriteData[21]" )
( "~WA_Ack<2>" "cdsbus3[2]" )
( "WriteDataT<22>" "WriteDataT[22]" )
( "~WriteData<12>" "cdsbus4[12]" )
( "~R_Address<13>" "cdsbus7[13]" )
( "WriteData<6>" "WriteData[6]" )
( "WriteData<13>" "WriteData[13]" )
( "~W_Address<2>" "cdsbus6[2]" )
( "RD_AckT<1>" "RD_AckT[1]" )
( "W_AddressT<15>" "W_AddressT[15]" )
( "WD_AckT<4>" "WD_AckT[4]" )
( "R_Address<8>" "R_Address[8]" )
( "~W_Address<3>" "cdsbus6[3]" )
( "RRWT<0>" "RRWT[0]" )
( "WriteDataT<2>" "WriteDataT[2]" )
( "~WriteData<17>" "cdsbus4[17]" )
( "~WriteData<27>" "cdsbus4[27]" )
( "~RD_Ack<4>" "cdsbus9[4]" )
( "WriteData<8>" "WriteData[8]" )
( "~WD_Ack<0>" "cdsbus1[0]" )
( "WriteData<2>" "WriteData[2]" )
( "RRW<1>" "RRW[1]" )
( "WD_Ack<5>" "WD_Ack[5]" )
( "RA_AckT<0>" "RA_AckT[0]" )
( "R_Address<19>" "R_Address[19]" )
( "~ReadData<21>" "cdsbus5[21]" )
( "WD_Ack<2>" "WD_Ack[2]" )
( "W_Address<18>" "W_Address[18]" )
( "~WD_Ack<7>" "cdsbus1[7]" )
( "ReadData<22>" "ReadData[22]" )
( "~ReadData<4>" "cdsbus5[4]" )
( "WriteData<18>" "WriteData[18]" )
( "R_Address<4>" "R_Address[4]" )
( "ReadData<2>" "ReadData[2]" )
( "W_Address<12>" "W_Address[12]" )
( "WriteData<25>" "WriteData[25]" )
( "WD_Ack<6>" "WD_Ack[6]" )
( "W_Address<5>" "W_Address[5]" )
( "WriteData<17>" "WriteData[17]" )
( "~ReadData<11>" "cdsbus5[11]" )
( "~RD_Ack<7>" "cdsbus9[7]" )
( "ReadDataT<14>" "ReadDataT[14]" )
( "R_Address<15>" "R_Address[15]" )
( "ReadData<1>" "ReadData[1]" )
( "ReadData<30>" "ReadData[30]" )
( "RD_AckT<7>" "RD_AckT[7]" )
( "ReadDataT<17>" "ReadDataT[17]" )
( "ReadDataT<6>" "ReadDataT[6]" )
( "~R_Address<5>" "cdsbus7[5]" )
( "W_Address<9>" "W_Address[9]" )
( "ReadDataT<22>" "ReadDataT[22]" )
( "W_Address<6>" "W_Address[6]" )
( "WriteData<23>" "WriteData[23]" )
( "R_AddressT<8>" "R_AddressT[8]" )
( "~ReadData<10>" "cdsbus5[10]" )
( "~RD_Ack<2>" "cdsbus9[2]" )
( "WriteData<19>" "WriteData[19]" )
( "ReadDataT<1>" "ReadDataT[1]" )
( "~WD_Ack<1>" "cdsbus1[1]" )
( "R_AddressT<19>" "R_AddressT[19]" )
( "R_AddressT<12>" "R_AddressT[12]" )
( "~RD_Ack<3>" "cdsbus9[3]" )
( "~R_Address<16>" "cdsbus7[16]" )
( "~RRW<0>" "cdsbus0[0]" )
( "~ReadData<8>" "cdsbus5[8]" )
( "ReadDataT<25>" "ReadDataT[25]" )
( "WriteData<22>" "WriteData[22]" )
( "WRW<0>" "WRW[0]" )
( "~W_Address<5>" "cdsbus6[5]" )
( "~WriteData<13>" "cdsbus4[13]" )
( "WriteDataT<9>" "WriteDataT[9]" )
( "~WriteData<11>" "cdsbus4[11]" )
( "~R_Address<19>" "cdsbus7[19]" )
( "~ReadData<9>" "cdsbus5[9]" )
( "WD_Ack<3>" "WD_Ack[3]" )
( "~W_Address<19>" "cdsbus6[19]" )
( "W_AddressT<13>" "W_AddressT[13]" )
( "RA_AckT<3>" "RA_AckT[3]" )
( "W_AddressT<7>" "W_AddressT[7]" )
( "WriteDataT<16>" "WriteDataT[16]" )
( "R_AddressT<18>" "R_AddressT[18]" )
( "~RA_Ack<4>" "cdsbus2[4]" )
( "RA_Ack<4>" "RA_Ack[4]" )
( "~ReadData<27>" "cdsbus5[27]" )
( "~ReadData<13>" "cdsbus5[13]" )
( "~ReadData<12>" "cdsbus5[12]" )
( "~WRW<0>" "cdsbus8[0]" )
( "ReadData<27>" "ReadData[27]" )
( "WD_AckT<6>" "WD_AckT[6]" )
( "ReadDataT<26>" "ReadDataT[26]" )
( "WriteData<11>" "WriteData[11]" )
( "ReadDataT<7>" "ReadDataT[7]" )
( "W_Address<11>" "W_Address[11]" )
( "WriteData<1>" "WriteData[1]" )
( "WriteData<3>" "WriteData[3]" )
( "RRWT<1>" "RRWT[1]" )
( "~WD_Ack<3>" "cdsbus1[3]" )
( "W_AddressT<0>" "W_AddressT[0]" )
( "ReadDataT<20>" "ReadDataT[20]" )
( "RD_AckT<3>" "RD_AckT[3]" )
 )
( inst
( "I7<22>" "I7_22_" )
( "I25<3>" "I25_3_" )
( "I4<27>" "I4_27_" )
( "I7<7>" "I7_7_" )
( "I7<23>" "I7_23_" )
( "I7<30>" "I7_30_" )
( "I4<8>" "I4_8_" )
( "I4<9>" "I4_9_" )
( "I25<10>" "I25_10_" )
( "I7<29>" "I7_29_" )
( "I7<5>" "I7_5_" )
( "I7<18>" "I7_18_" )
( "I7<20>" "I7_20_" )
( "I4<6>" "I4_6_" )
( "I4<10>" "I4_10_" )
( "I4<18>" "I4_18_" )
( "I12<5>" "I12_5_" )
( "I28<10>" "I28_10_" )
( "I28<18>" "I28_18_" )
( "I26<0>" "I26_0_" )
( "I9<1>" "I9_1_" )
( "I4<17>" "I4_17_" )
( "I7<24>" "I7_24_" )
( "I21<2>" "I21_2_" )
( "I25<18>" "I25_18_" )
( "I7<12>" "I7_12_" )
( "I4<11>" "I4_11_" )
( "I7<8>" "I7_8_" )
( "I4<23>" "I4_23_" )
( "I28<13>" "I28_13_" )
( "I12<1>" "I12_1_" )
( "I7<16>" "I7_16_" )
( "I21<1>" "I21_1_" )
( "I28<3>" "I28_3_" )
( "I4<16>" "I4_16_" )
( "I7<4>" "I7_4_" )
( "I4<24>" "I4_24_" )
( "I25<16>" "I25_16_" )
( "I7<10>" "I7_10_" )
( "I4<4>" "I4_4_" )
( "I21<3>" "I21_3_" )
( "I21<4>" "I21_4_" )
( "I28<4>" "I28_4_" )
( "I7<19>" "I7_19_" )
( "I25<12>" "I25_12_" )
( "I25<19>" "I25_19_" )
( "I24<3>" "I24_3_" )
( "I7<1>" "I7_1_" )
( "I7<27>" "I7_27_" )
( "I4<21>" "I4_21_" )
( "I25<5>" "I25_5_" )
( "I4<0>" "I4_0_" )
( "I24<2>" "I24_2_" )
( "I12<3>" "I12_3_" )
( "I4<29>" "I4_29_" )
( "I28<2>" "I28_2_" )
( "I27<1>" "I27_1_" )
( "I9<5>" "I9_5_" )
( "I7<3>" "I7_3_" )
( "I9<4>" "I9_4_" )
( "I7<13>" "I7_13_" )
( "I4<28>" "I4_28_" )
( "I25<14>" "I25_14_" )
( "I12<6>" "I12_6_" )
( "I9<3>" "I9_3_" )
( "I7<26>" "I7_26_" )
( "I28<1>" "I28_1_" )
( "I28<5>" "I28_5_" )
( "I24<4>" "I24_4_" )
( "I28<8>" "I28_8_" )
( "I25<15>" "I25_15_" )
( "I7<11>" "I7_11_" )
( "I7<17>" "I7_17_" )
( "I4<3>" "I4_3_" )
( "I25<8>" "I25_8_" )
( "I4<26>" "I4_26_" )
( "I28<12>" "I28_12_" )
( "I28<19>" "I28_19_" )
( "I7<0>" "I7_0_" )
( "I7<6>" "I7_6_" )
( "I25<13>" "I25_13_" )
( "I24<0>" "I24_0_" )
( "I28<15>" "I28_15_" )
( "I25<1>" "I25_1_" )
( "I25<0>" "I25_0_" )
( "I26<1>" "I26_1_" )
( "I12<2>" "I12_2_" )
( "I7<2>" "I7_2_" )
( "I4<12>" "I4_12_" )
( "I9<0>" "I9_0_" )
( "I28<17>" "I28_17_" )
( "I9<2>" "I9_2_" )
( "I7<14>" "I7_14_" )
( "I4<22>" "I4_22_" )
( "I9<6>" "I9_6_" )
( "I7<21>" "I7_21_" )
( "I4<30>" "I4_30_" )
( "I12<7>" "I12_7_" )
( "I4<20>" "I4_20_" )
( "I4<31>" "I4_31_" )
( "I28<6>" "I28_6_" )
( "I25<4>" "I25_4_" )
( "I25<6>" "I25_6_" )
( "I28<7>" "I28_7_" )
( "I25<9>" "I25_9_" )
( "I12<4>" "I12_4_" )
( "I4<2>" "I4_2_" )
( "I4<19>" "I4_19_" )
( "I21<0>" "I21_0_" )
( "I28<14>" "I28_14_" )
( "I12<0>" "I12_0_" )
( "I4<14>" "I4_14_" )
( "I28<0>" "I28_0_" )
( "I28<9>" "I28_9_" )
( "I28<11>" "I28_11_" )
( "I25<11>" "I25_11_" )
( "I28<16>" "I28_16_" )
( "I25<7>" "I25_7_" )
( "I7<15>" "I7_15_" )
( "I4<5>" "I4_5_" )
( "I4<25>" "I4_25_" )
( "I25<2>" "I25_2_" )
( "I25<17>" "I25_17_" )
( "I4<7>" "I4_7_" )
( "I24<1>" "I24_1_" )
( "I9<7>" "I9_7_" )
( "I7<25>" "I7_25_" )
( "I4<1>" "I4_1_" )
( "I4<13>" "I4_13_" )
( "I7<9>" "I7_9_" )
( "I7<31>" "I7_31_" )
( "I4<15>" "I4_15_" )
( "I27<0>" "I27_0_" )
( "I7<28>" "I7_28_" )
 )
( model
 )
( term
 )
( param
 )
( "6T_SDP_BANK_Test" "cdsModule_29" )
 )
