/**
 * \file
 * \brief Generated by ifgen (2.6.3).
 */
#pragma once

#include "../enums/CCU40_CC40_C0V_FFL.h"
#include "../enums/CCU40_CC40_C1V_FFL.h"
#include "../enums/CCU40_CC40_C2V_FFL.h"
#include "../enums/CCU40_CC40_C3V_FFL.h"
#include "../enums/CCU40_CC40_CMC_CAP0S.h"
#include "../enums/CCU40_CC40_CMC_CAP1S.h"
#include "../enums/CCU40_CC40_CMC_CNTS.h"
#include "../enums/CCU40_CC40_CMC_ENDS.h"
#include "../enums/CCU40_CC40_CMC_GATES.h"
#include "../enums/CCU40_CC40_CMC_OFS.h"
#include "../enums/CCU40_CC40_CMC_STRTS.h"
#include "../enums/CCU40_CC40_CMC_TCE.h"
#include "../enums/CCU40_CC40_CMC_TS.h"
#include "../enums/CCU40_CC40_CMC_UDS.h"
#include "../enums/CCU40_CC40_ECRD0_FFL.h"
#include "../enums/CCU40_CC40_ECRD0_LCV.h"
#include "../enums/CCU40_CC40_ECRD0_SPTR.h"
#include "../enums/CCU40_CC40_ECRD0_VPTR.h"
#include "../enums/CCU40_CC40_ECRD1_FFL.h"
#include "../enums/CCU40_CC40_ECRD1_LCV.h"
#include "../enums/CCU40_CC40_ECRD1_SPTR.h"
#include "../enums/CCU40_CC40_ECRD1_VPTR.h"
#include "../enums/CCU40_CC40_INS_EV0EM.h"
#include "../enums/CCU40_CC40_INS_EV0IS.h"
#include "../enums/CCU40_CC40_INS_EV0LM.h"
#include "../enums/CCU40_CC40_INS_EV1EM.h"
#include "../enums/CCU40_CC40_INS_EV1IS.h"
#include "../enums/CCU40_CC40_INS_EV1LM.h"
#include "../enums/CCU40_CC40_INS_EV2EM.h"
#include "../enums/CCU40_CC40_INS_EV2IS.h"
#include "../enums/CCU40_CC40_INS_EV2LM.h"
#include "../enums/CCU40_CC40_INS_LPF0M.h"
#include "../enums/CCU40_CC40_INS_LPF1M.h"
#include "../enums/CCU40_CC40_INS_LPF2M.h"
#include "../enums/CCU40_CC40_INTE_CMDE.h"
#include "../enums/CCU40_CC40_INTE_CMUE.h"
#include "../enums/CCU40_CC40_INTE_E0AE.h"
#include "../enums/CCU40_CC40_INTE_E1AE.h"
#include "../enums/CCU40_CC40_INTE_E2AE.h"
#include "../enums/CCU40_CC40_INTE_OME.h"
#include "../enums/CCU40_CC40_INTE_PME.h"
#include "../enums/CCU40_CC40_INTS_CMDS.h"
#include "../enums/CCU40_CC40_INTS_CMUS.h"
#include "../enums/CCU40_CC40_INTS_E0AS.h"
#include "../enums/CCU40_CC40_INTS_E1AS.h"
#include "../enums/CCU40_CC40_INTS_E2AS.h"
#include "../enums/CCU40_CC40_INTS_OMDS.h"
#include "../enums/CCU40_CC40_INTS_PMUS.h"
#include "../enums/CCU40_CC40_PSL_PSL.h"
#include "../enums/CCU40_CC40_SRS_CMSR.h"
#include "../enums/CCU40_CC40_SRS_E0SR.h"
#include "../enums/CCU40_CC40_SRS_E1SR.h"
#include "../enums/CCU40_CC40_SRS_E2SR.h"
#include "../enums/CCU40_CC40_SRS_POSR.h"
#include "../enums/CCU40_CC40_TCST_CDIR.h"
#include "../enums/CCU40_CC40_TCST_TRB.h"
#include "../enums/CCU40_CC40_TC_CAPC.h"
#include "../enums/CCU40_CC40_TC_CCS.h"
#include "../enums/CCU40_CC40_TC_CMOD.h"
#include "../enums/CCU40_CC40_TC_DIM.h"
#include "../enums/CCU40_CC40_TC_DITHE.h"
#include "../enums/CCU40_CC40_TC_ECM.h"
#include "../enums/CCU40_CC40_TC_EMS.h"
#include "../enums/CCU40_CC40_TC_EMT.h"
#include "../enums/CCU40_CC40_TC_ENDM.h"
#include "../enums/CCU40_CC40_TC_FPE.h"
#include "../enums/CCU40_CC40_TC_MCME.h"
#include "../enums/CCU40_CC40_TC_SCE.h"
#include "../enums/CCU40_CC40_TC_STRM.h"
#include "../enums/CCU40_CC40_TC_TCM.h"
#include "../enums/CCU40_CC40_TC_TRAPE.h"
#include "../enums/CCU40_CC40_TC_TRPSE.h"
#include "../enums/CCU40_CC40_TC_TRPSW.h"
#include "../enums/CCU40_CC40_TC_TSSM.h"
#include "../ifgen/common.h"

namespace XMC4700
{

/**
 * Capture Compare Unit 4 - Unit 0
 */
struct [[gnu::packed]] ccu40_cc4
{
    /* Constant attributes. */
    static constexpr uint16_t id = 1;        /*!< ccu40_cc4's identifier. */
    static constexpr std::size_t size = 192; /*!< ccu40_cc4's size in bytes. */

    /* Fields. */
    uint32_t INS;             /*!< (read-write) Input Selector Configuration */
    uint32_t CMC;             /*!< (read-write) Connection Matrix Control */
    const uint32_t TCST = {}; /*!< (read-only) Slice Timer Status */
    uint32_t TCSET;           /*!< (write-only) Slice Timer Run Set */
    uint32_t TCCLR;           /*!< (write-only) Slice Timer Clear */
    uint32_t TC;              /*!< (read-write) Slice Timer Control */
    uint32_t PSL;             /*!< (read-write) Passive Level Config */
    const uint32_t DIT = {};  /*!< (read-only) Dither Config */
    uint32_t DITS;            /*!< (read-write) Dither Shadow Register */
    uint32_t PSC;             /*!< (read-write) Prescaler Control */
    uint32_t FPC;             /*!< (read-write) Floating Prescaler Control */
    uint32_t FPCS;            /*!< (read-write) Floating Prescaler Shadow */
    const uint32_t PR = {};   /*!< (read-only) Timer Period Value */
    uint32_t PRS;             /*!< (read-write) Timer Shadow Period Value */
    const uint32_t CR = {};   /*!< (read-only) Timer Compare Value */
    uint32_t CRS;             /*!< (read-write) Timer Shadow Compare Value */
    static constexpr std::size_t reserved_padding0_length = 12;
    const uint32_t reserved_padding0[reserved_padding0_length] = {};
    uint32_t TIMER;          /*!< (read-write) Timer Value */
    const uint32_t C0V = {}; /*!< (read-only) Capture Register 0 */
    const uint32_t C1V = {}; /*!< (read-only) Capture Register 1 */
    const uint32_t C2V = {}; /*!< (read-only) Capture Register 2 */
    const uint32_t C3V = {}; /*!< (read-only) Capture Register 3 */
    static constexpr std::size_t reserved_padding1_length = 7;
    const uint32_t reserved_padding1[reserved_padding1_length] = {};
    const uint32_t INTS = {}; /*!< (read-only) Interrupt Status */
    uint32_t INTE;            /*!< (read-write) Interrupt Enable Control */
    uint32_t SRS;             /*!< (read-write) Service Request Selector */
    uint32_t SWS;             /*!< (write-only) Interrupt Status Set */
    uint32_t SWR;             /*!< (write-only) Interrupt Status Clear */
    const uint32_t reserved_padding2 = {};
    const uint32_t ECRD0 = {}; /*!< (read-only) Extended Read Back 0 */
    const uint32_t ECRD1 = {}; /*!< (read-only) Extended Read Back 1 */

    /* Methods. */

    /**
     * Get INS's LPF2M field.
     */
    CCU40_CC40_INS_LPF2M get_INS_LPF2M()
    {
        return CCU40_CC40_INS_LPF2M((INS >> 29u) & 0b11u);
    }

    /**
     * Set INS's LPF2M field.
     */
    inline void set_INS_LPF2M(CCU40_CC40_INS_LPF2M value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 29u);
        curr |= (std::to_underlying(value) & 0b11u) << 29u;

        INS = curr;
    }

    /**
     * Get INS's LPF1M field.
     */
    CCU40_CC40_INS_LPF1M get_INS_LPF1M()
    {
        return CCU40_CC40_INS_LPF1M((INS >> 27u) & 0b11u);
    }

    /**
     * Set INS's LPF1M field.
     */
    inline void set_INS_LPF1M(CCU40_CC40_INS_LPF1M value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 27u);
        curr |= (std::to_underlying(value) & 0b11u) << 27u;

        INS = curr;
    }

    /**
     * Get INS's LPF0M field.
     */
    CCU40_CC40_INS_LPF0M get_INS_LPF0M()
    {
        return CCU40_CC40_INS_LPF0M((INS >> 25u) & 0b11u);
    }

    /**
     * Set INS's LPF0M field.
     */
    inline void set_INS_LPF0M(CCU40_CC40_INS_LPF0M value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 25u);
        curr |= (std::to_underlying(value) & 0b11u) << 25u;

        INS = curr;
    }

    /**
     * Get INS's EV2LM bit.
     */
    CCU40_CC40_INS_EV2LM get_INS_EV2LM()
    {
        return CCU40_CC40_INS_EV2LM(INS & (1u << 24u));
    }

    /**
     * Set INS's EV2LM bit.
     */
    inline void set_INS_EV2LM()
    {
        INS |= 1u << 24u;
    }

    /**
     * Clear INS's EV2LM bit.
     */
    inline void clear_INS_EV2LM()
    {
        INS &= ~(1u << 24u);
    }

    /**
     * Toggle INS's EV2LM bit.
     */
    inline void toggle_INS_EV2LM()
    {
        INS ^= 1u << 24u;
    }

    /**
     * Get INS's EV1LM bit.
     */
    CCU40_CC40_INS_EV1LM get_INS_EV1LM()
    {
        return CCU40_CC40_INS_EV1LM(INS & (1u << 23u));
    }

    /**
     * Set INS's EV1LM bit.
     */
    inline void set_INS_EV1LM()
    {
        INS |= 1u << 23u;
    }

    /**
     * Clear INS's EV1LM bit.
     */
    inline void clear_INS_EV1LM()
    {
        INS &= ~(1u << 23u);
    }

    /**
     * Toggle INS's EV1LM bit.
     */
    inline void toggle_INS_EV1LM()
    {
        INS ^= 1u << 23u;
    }

    /**
     * Get INS's EV0LM bit.
     */
    CCU40_CC40_INS_EV0LM get_INS_EV0LM()
    {
        return CCU40_CC40_INS_EV0LM(INS & (1u << 22u));
    }

    /**
     * Set INS's EV0LM bit.
     */
    inline void set_INS_EV0LM()
    {
        INS |= 1u << 22u;
    }

    /**
     * Clear INS's EV0LM bit.
     */
    inline void clear_INS_EV0LM()
    {
        INS &= ~(1u << 22u);
    }

    /**
     * Toggle INS's EV0LM bit.
     */
    inline void toggle_INS_EV0LM()
    {
        INS ^= 1u << 22u;
    }

    /**
     * Get INS's EV2EM field.
     */
    CCU40_CC40_INS_EV2EM get_INS_EV2EM()
    {
        return CCU40_CC40_INS_EV2EM((INS >> 20u) & 0b11u);
    }

    /**
     * Set INS's EV2EM field.
     */
    inline void set_INS_EV2EM(CCU40_CC40_INS_EV2EM value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 20u);
        curr |= (std::to_underlying(value) & 0b11u) << 20u;

        INS = curr;
    }

    /**
     * Get INS's EV1EM field.
     */
    CCU40_CC40_INS_EV1EM get_INS_EV1EM()
    {
        return CCU40_CC40_INS_EV1EM((INS >> 18u) & 0b11u);
    }

    /**
     * Set INS's EV1EM field.
     */
    inline void set_INS_EV1EM(CCU40_CC40_INS_EV1EM value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 18u);
        curr |= (std::to_underlying(value) & 0b11u) << 18u;

        INS = curr;
    }

    /**
     * Get INS's EV0EM field.
     */
    CCU40_CC40_INS_EV0EM get_INS_EV0EM()
    {
        return CCU40_CC40_INS_EV0EM((INS >> 16u) & 0b11u);
    }

    /**
     * Set INS's EV0EM field.
     */
    inline void set_INS_EV0EM(CCU40_CC40_INS_EV0EM value)
    {
        uint32_t curr = INS;

        curr &= ~(0b11u << 16u);
        curr |= (std::to_underlying(value) & 0b11u) << 16u;

        INS = curr;
    }

    /**
     * Get INS's EV2IS field.
     */
    CCU40_CC40_INS_EV2IS get_INS_EV2IS()
    {
        return CCU40_CC40_INS_EV2IS((INS >> 8u) & 0b1111u);
    }

    /**
     * Set INS's EV2IS field.
     */
    inline void set_INS_EV2IS(CCU40_CC40_INS_EV2IS value)
    {
        uint32_t curr = INS;

        curr &= ~(0b1111u << 8u);
        curr |= (std::to_underlying(value) & 0b1111u) << 8u;

        INS = curr;
    }

    /**
     * Get INS's EV1IS field.
     */
    CCU40_CC40_INS_EV1IS get_INS_EV1IS()
    {
        return CCU40_CC40_INS_EV1IS((INS >> 4u) & 0b1111u);
    }

    /**
     * Set INS's EV1IS field.
     */
    inline void set_INS_EV1IS(CCU40_CC40_INS_EV1IS value)
    {
        uint32_t curr = INS;

        curr &= ~(0b1111u << 4u);
        curr |= (std::to_underlying(value) & 0b1111u) << 4u;

        INS = curr;
    }

    /**
     * Get INS's EV0IS field.
     */
    CCU40_CC40_INS_EV0IS get_INS_EV0IS()
    {
        return CCU40_CC40_INS_EV0IS((INS >> 0u) & 0b1111u);
    }

    /**
     * Set INS's EV0IS field.
     */
    inline void set_INS_EV0IS(CCU40_CC40_INS_EV0IS value)
    {
        uint32_t curr = INS;

        curr &= ~(0b1111u << 0u);
        curr |= (std::to_underlying(value) & 0b1111u) << 0u;

        INS = curr;
    }

    /**
     * Get CMC's TCE bit.
     */
    CCU40_CC40_CMC_TCE get_CMC_TCE()
    {
        return CCU40_CC40_CMC_TCE(CMC & (1u << 20u));
    }

    /**
     * Set CMC's TCE bit.
     */
    inline void set_CMC_TCE()
    {
        CMC |= 1u << 20u;
    }

    /**
     * Clear CMC's TCE bit.
     */
    inline void clear_CMC_TCE()
    {
        CMC &= ~(1u << 20u);
    }

    /**
     * Toggle CMC's TCE bit.
     */
    inline void toggle_CMC_TCE()
    {
        CMC ^= 1u << 20u;
    }

    /**
     * Get CMC's MOS field.
     */
    uint8_t get_CMC_MOS()
    {
        return (CMC >> 18u) & 0b11u;
    }

    /**
     * Set CMC's MOS field.
     */
    inline void set_CMC_MOS(uint8_t value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 18u);
        curr |= (value & 0b11u) << 18u;

        CMC = curr;
    }

    /**
     * Get CMC's TS bit.
     */
    CCU40_CC40_CMC_TS get_CMC_TS()
    {
        return CCU40_CC40_CMC_TS(CMC & (1u << 17u));
    }

    /**
     * Set CMC's TS bit.
     */
    inline void set_CMC_TS()
    {
        CMC |= 1u << 17u;
    }

    /**
     * Clear CMC's TS bit.
     */
    inline void clear_CMC_TS()
    {
        CMC &= ~(1u << 17u);
    }

    /**
     * Toggle CMC's TS bit.
     */
    inline void toggle_CMC_TS()
    {
        CMC ^= 1u << 17u;
    }

    /**
     * Get CMC's OFS bit.
     */
    CCU40_CC40_CMC_OFS get_CMC_OFS()
    {
        return CCU40_CC40_CMC_OFS(CMC & (1u << 16u));
    }

    /**
     * Set CMC's OFS bit.
     */
    inline void set_CMC_OFS()
    {
        CMC |= 1u << 16u;
    }

    /**
     * Clear CMC's OFS bit.
     */
    inline void clear_CMC_OFS()
    {
        CMC &= ~(1u << 16u);
    }

    /**
     * Toggle CMC's OFS bit.
     */
    inline void toggle_CMC_OFS()
    {
        CMC ^= 1u << 16u;
    }

    /**
     * Get CMC's CNTS field.
     */
    CCU40_CC40_CMC_CNTS get_CMC_CNTS()
    {
        return CCU40_CC40_CMC_CNTS((CMC >> 14u) & 0b11u);
    }

    /**
     * Set CMC's CNTS field.
     */
    inline void set_CMC_CNTS(CCU40_CC40_CMC_CNTS value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 14u);
        curr |= (std::to_underlying(value) & 0b11u) << 14u;

        CMC = curr;
    }

    /**
     * Get CMC's LDS field.
     */
    uint8_t get_CMC_LDS()
    {
        return (CMC >> 12u) & 0b11u;
    }

    /**
     * Set CMC's LDS field.
     */
    inline void set_CMC_LDS(uint8_t value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 12u);
        curr |= (value & 0b11u) << 12u;

        CMC = curr;
    }

    /**
     * Get CMC's UDS field.
     */
    CCU40_CC40_CMC_UDS get_CMC_UDS()
    {
        return CCU40_CC40_CMC_UDS((CMC >> 10u) & 0b11u);
    }

    /**
     * Set CMC's UDS field.
     */
    inline void set_CMC_UDS(CCU40_CC40_CMC_UDS value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        CMC = curr;
    }

    /**
     * Get CMC's GATES field.
     */
    CCU40_CC40_CMC_GATES get_CMC_GATES()
    {
        return CCU40_CC40_CMC_GATES((CMC >> 8u) & 0b11u);
    }

    /**
     * Set CMC's GATES field.
     */
    inline void set_CMC_GATES(CCU40_CC40_CMC_GATES value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        CMC = curr;
    }

    /**
     * Get CMC's CAP1S field.
     */
    CCU40_CC40_CMC_CAP1S get_CMC_CAP1S()
    {
        return CCU40_CC40_CMC_CAP1S((CMC >> 6u) & 0b11u);
    }

    /**
     * Set CMC's CAP1S field.
     */
    inline void set_CMC_CAP1S(CCU40_CC40_CMC_CAP1S value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(value) & 0b11u) << 6u;

        CMC = curr;
    }

    /**
     * Get CMC's CAP0S field.
     */
    CCU40_CC40_CMC_CAP0S get_CMC_CAP0S()
    {
        return CCU40_CC40_CMC_CAP0S((CMC >> 4u) & 0b11u);
    }

    /**
     * Set CMC's CAP0S field.
     */
    inline void set_CMC_CAP0S(CCU40_CC40_CMC_CAP0S value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(value) & 0b11u) << 4u;

        CMC = curr;
    }

    /**
     * Get CMC's ENDS field.
     */
    CCU40_CC40_CMC_ENDS get_CMC_ENDS()
    {
        return CCU40_CC40_CMC_ENDS((CMC >> 2u) & 0b11u);
    }

    /**
     * Set CMC's ENDS field.
     */
    inline void set_CMC_ENDS(CCU40_CC40_CMC_ENDS value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(value) & 0b11u) << 2u;

        CMC = curr;
    }

    /**
     * Get CMC's STRTS field.
     */
    CCU40_CC40_CMC_STRTS get_CMC_STRTS()
    {
        return CCU40_CC40_CMC_STRTS((CMC >> 0u) & 0b11u);
    }

    /**
     * Set CMC's STRTS field.
     */
    inline void set_CMC_STRTS(CCU40_CC40_CMC_STRTS value)
    {
        uint32_t curr = CMC;

        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(value) & 0b11u) << 0u;

        CMC = curr;
    }

    /**
     * Get TCST's CDIR bit.
     */
    CCU40_CC40_TCST_CDIR get_TCST_CDIR()
    {
        return CCU40_CC40_TCST_CDIR(TCST & (1u << 1u));
    }

    /**
     * Get TCST's TRB bit.
     */
    CCU40_CC40_TCST_TRB get_TCST_TRB()
    {
        return CCU40_CC40_TCST_TRB(TCST & (1u << 0u));
    }

    /**
     * Set TCSET's TRBS bit.
     */
    inline void set_TCSET_TRBS()
    {
        TCSET |= 1u << 0u;
    }

    /**
     * Clear TCSET's TRBS bit.
     */
    inline void clear_TCSET_TRBS()
    {
        TCSET &= ~(1u << 0u);
    }

    /**
     * Toggle TCSET's TRBS bit.
     */
    inline void toggle_TCSET_TRBS()
    {
        TCSET ^= 1u << 0u;
    }

    /**
     * Set TCCLR's DITC bit.
     */
    inline void set_TCCLR_DITC()
    {
        TCCLR |= 1u << 2u;
    }

    /**
     * Clear TCCLR's DITC bit.
     */
    inline void clear_TCCLR_DITC()
    {
        TCCLR &= ~(1u << 2u);
    }

    /**
     * Toggle TCCLR's DITC bit.
     */
    inline void toggle_TCCLR_DITC()
    {
        TCCLR ^= 1u << 2u;
    }

    /**
     * Set TCCLR's TCC bit.
     */
    inline void set_TCCLR_TCC()
    {
        TCCLR |= 1u << 1u;
    }

    /**
     * Clear TCCLR's TCC bit.
     */
    inline void clear_TCCLR_TCC()
    {
        TCCLR &= ~(1u << 1u);
    }

    /**
     * Toggle TCCLR's TCC bit.
     */
    inline void toggle_TCCLR_TCC()
    {
        TCCLR ^= 1u << 1u;
    }

    /**
     * Set TCCLR's TRBC bit.
     */
    inline void set_TCCLR_TRBC()
    {
        TCCLR |= 1u << 0u;
    }

    /**
     * Clear TCCLR's TRBC bit.
     */
    inline void clear_TCCLR_TRBC()
    {
        TCCLR &= ~(1u << 0u);
    }

    /**
     * Toggle TCCLR's TRBC bit.
     */
    inline void toggle_TCCLR_TRBC()
    {
        TCCLR ^= 1u << 0u;
    }

    /**
     * Get TC's MCME bit.
     */
    CCU40_CC40_TC_MCME get_TC_MCME()
    {
        return CCU40_CC40_TC_MCME(TC & (1u << 25u));
    }

    /**
     * Set TC's MCME bit.
     */
    inline void set_TC_MCME()
    {
        TC |= 1u << 25u;
    }

    /**
     * Clear TC's MCME bit.
     */
    inline void clear_TC_MCME()
    {
        TC &= ~(1u << 25u);
    }

    /**
     * Toggle TC's MCME bit.
     */
    inline void toggle_TC_MCME()
    {
        TC ^= 1u << 25u;
    }

    /**
     * Get TC's EMT bit.
     */
    CCU40_CC40_TC_EMT get_TC_EMT()
    {
        return CCU40_CC40_TC_EMT(TC & (1u << 24u));
    }

    /**
     * Set TC's EMT bit.
     */
    inline void set_TC_EMT()
    {
        TC |= 1u << 24u;
    }

    /**
     * Clear TC's EMT bit.
     */
    inline void clear_TC_EMT()
    {
        TC &= ~(1u << 24u);
    }

    /**
     * Toggle TC's EMT bit.
     */
    inline void toggle_TC_EMT()
    {
        TC ^= 1u << 24u;
    }

    /**
     * Get TC's EMS bit.
     */
    CCU40_CC40_TC_EMS get_TC_EMS()
    {
        return CCU40_CC40_TC_EMS(TC & (1u << 23u));
    }

    /**
     * Set TC's EMS bit.
     */
    inline void set_TC_EMS()
    {
        TC |= 1u << 23u;
    }

    /**
     * Clear TC's EMS bit.
     */
    inline void clear_TC_EMS()
    {
        TC &= ~(1u << 23u);
    }

    /**
     * Toggle TC's EMS bit.
     */
    inline void toggle_TC_EMS()
    {
        TC ^= 1u << 23u;
    }

    /**
     * Get TC's TRPSW bit.
     */
    CCU40_CC40_TC_TRPSW get_TC_TRPSW()
    {
        return CCU40_CC40_TC_TRPSW(TC & (1u << 22u));
    }

    /**
     * Set TC's TRPSW bit.
     */
    inline void set_TC_TRPSW()
    {
        TC |= 1u << 22u;
    }

    /**
     * Clear TC's TRPSW bit.
     */
    inline void clear_TC_TRPSW()
    {
        TC &= ~(1u << 22u);
    }

    /**
     * Toggle TC's TRPSW bit.
     */
    inline void toggle_TC_TRPSW()
    {
        TC ^= 1u << 22u;
    }

    /**
     * Get TC's TRPSE bit.
     */
    CCU40_CC40_TC_TRPSE get_TC_TRPSE()
    {
        return CCU40_CC40_TC_TRPSE(TC & (1u << 21u));
    }

    /**
     * Set TC's TRPSE bit.
     */
    inline void set_TC_TRPSE()
    {
        TC |= 1u << 21u;
    }

    /**
     * Clear TC's TRPSE bit.
     */
    inline void clear_TC_TRPSE()
    {
        TC &= ~(1u << 21u);
    }

    /**
     * Toggle TC's TRPSE bit.
     */
    inline void toggle_TC_TRPSE()
    {
        TC ^= 1u << 21u;
    }

    /**
     * Get TC's TRAPE bit.
     */
    CCU40_CC40_TC_TRAPE get_TC_TRAPE()
    {
        return CCU40_CC40_TC_TRAPE(TC & (1u << 17u));
    }

    /**
     * Set TC's TRAPE bit.
     */
    inline void set_TC_TRAPE()
    {
        TC |= 1u << 17u;
    }

    /**
     * Clear TC's TRAPE bit.
     */
    inline void clear_TC_TRAPE()
    {
        TC &= ~(1u << 17u);
    }

    /**
     * Toggle TC's TRAPE bit.
     */
    inline void toggle_TC_TRAPE()
    {
        TC ^= 1u << 17u;
    }

    /**
     * Get TC's FPE bit.
     */
    CCU40_CC40_TC_FPE get_TC_FPE()
    {
        return CCU40_CC40_TC_FPE(TC & (1u << 16u));
    }

    /**
     * Set TC's FPE bit.
     */
    inline void set_TC_FPE()
    {
        TC |= 1u << 16u;
    }

    /**
     * Clear TC's FPE bit.
     */
    inline void clear_TC_FPE()
    {
        TC &= ~(1u << 16u);
    }

    /**
     * Toggle TC's FPE bit.
     */
    inline void toggle_TC_FPE()
    {
        TC ^= 1u << 16u;
    }

    /**
     * Get TC's DIM bit.
     */
    CCU40_CC40_TC_DIM get_TC_DIM()
    {
        return CCU40_CC40_TC_DIM(TC & (1u << 15u));
    }

    /**
     * Set TC's DIM bit.
     */
    inline void set_TC_DIM()
    {
        TC |= 1u << 15u;
    }

    /**
     * Clear TC's DIM bit.
     */
    inline void clear_TC_DIM()
    {
        TC &= ~(1u << 15u);
    }

    /**
     * Toggle TC's DIM bit.
     */
    inline void toggle_TC_DIM()
    {
        TC ^= 1u << 15u;
    }

    /**
     * Get TC's DITHE field.
     */
    CCU40_CC40_TC_DITHE get_TC_DITHE()
    {
        return CCU40_CC40_TC_DITHE((TC >> 13u) & 0b11u);
    }

    /**
     * Set TC's DITHE field.
     */
    inline void set_TC_DITHE(CCU40_CC40_TC_DITHE value)
    {
        uint32_t curr = TC;

        curr &= ~(0b11u << 13u);
        curr |= (std::to_underlying(value) & 0b11u) << 13u;

        TC = curr;
    }

    /**
     * Get TC's CCS bit.
     */
    CCU40_CC40_TC_CCS get_TC_CCS()
    {
        return CCU40_CC40_TC_CCS(TC & (1u << 12u));
    }

    /**
     * Set TC's CCS bit.
     */
    inline void set_TC_CCS()
    {
        TC |= 1u << 12u;
    }

    /**
     * Clear TC's CCS bit.
     */
    inline void clear_TC_CCS()
    {
        TC &= ~(1u << 12u);
    }

    /**
     * Toggle TC's CCS bit.
     */
    inline void toggle_TC_CCS()
    {
        TC ^= 1u << 12u;
    }

    /**
     * Get TC's SCE bit.
     */
    CCU40_CC40_TC_SCE get_TC_SCE()
    {
        return CCU40_CC40_TC_SCE(TC & (1u << 11u));
    }

    /**
     * Set TC's SCE bit.
     */
    inline void set_TC_SCE()
    {
        TC |= 1u << 11u;
    }

    /**
     * Clear TC's SCE bit.
     */
    inline void clear_TC_SCE()
    {
        TC &= ~(1u << 11u);
    }

    /**
     * Toggle TC's SCE bit.
     */
    inline void toggle_TC_SCE()
    {
        TC ^= 1u << 11u;
    }

    /**
     * Get TC's STRM bit.
     */
    CCU40_CC40_TC_STRM get_TC_STRM()
    {
        return CCU40_CC40_TC_STRM(TC & (1u << 10u));
    }

    /**
     * Set TC's STRM bit.
     */
    inline void set_TC_STRM()
    {
        TC |= 1u << 10u;
    }

    /**
     * Clear TC's STRM bit.
     */
    inline void clear_TC_STRM()
    {
        TC &= ~(1u << 10u);
    }

    /**
     * Toggle TC's STRM bit.
     */
    inline void toggle_TC_STRM()
    {
        TC ^= 1u << 10u;
    }

    /**
     * Get TC's ENDM field.
     */
    CCU40_CC40_TC_ENDM get_TC_ENDM()
    {
        return CCU40_CC40_TC_ENDM((TC >> 8u) & 0b11u);
    }

    /**
     * Set TC's ENDM field.
     */
    inline void set_TC_ENDM(CCU40_CC40_TC_ENDM value)
    {
        uint32_t curr = TC;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        TC = curr;
    }

    /**
     * Get TC's CAPC field.
     */
    CCU40_CC40_TC_CAPC get_TC_CAPC()
    {
        return CCU40_CC40_TC_CAPC((TC >> 5u) & 0b11u);
    }

    /**
     * Set TC's CAPC field.
     */
    inline void set_TC_CAPC(CCU40_CC40_TC_CAPC value)
    {
        uint32_t curr = TC;

        curr &= ~(0b11u << 5u);
        curr |= (std::to_underlying(value) & 0b11u) << 5u;

        TC = curr;
    }

    /**
     * Get TC's ECM bit.
     */
    CCU40_CC40_TC_ECM get_TC_ECM()
    {
        return CCU40_CC40_TC_ECM(TC & (1u << 4u));
    }

    /**
     * Set TC's ECM bit.
     */
    inline void set_TC_ECM()
    {
        TC |= 1u << 4u;
    }

    /**
     * Clear TC's ECM bit.
     */
    inline void clear_TC_ECM()
    {
        TC &= ~(1u << 4u);
    }

    /**
     * Toggle TC's ECM bit.
     */
    inline void toggle_TC_ECM()
    {
        TC ^= 1u << 4u;
    }

    /**
     * Get TC's CMOD bit.
     */
    CCU40_CC40_TC_CMOD get_TC_CMOD()
    {
        return CCU40_CC40_TC_CMOD(TC & (1u << 3u));
    }

    /**
     * Get TC's CLST bit.
     */
    bool get_TC_CLST()
    {
        return TC & (1u << 2u);
    }

    /**
     * Set TC's CLST bit.
     */
    inline void set_TC_CLST()
    {
        TC |= 1u << 2u;
    }

    /**
     * Clear TC's CLST bit.
     */
    inline void clear_TC_CLST()
    {
        TC &= ~(1u << 2u);
    }

    /**
     * Toggle TC's CLST bit.
     */
    inline void toggle_TC_CLST()
    {
        TC ^= 1u << 2u;
    }

    /**
     * Get TC's TSSM bit.
     */
    CCU40_CC40_TC_TSSM get_TC_TSSM()
    {
        return CCU40_CC40_TC_TSSM(TC & (1u << 1u));
    }

    /**
     * Set TC's TSSM bit.
     */
    inline void set_TC_TSSM()
    {
        TC |= 1u << 1u;
    }

    /**
     * Clear TC's TSSM bit.
     */
    inline void clear_TC_TSSM()
    {
        TC &= ~(1u << 1u);
    }

    /**
     * Toggle TC's TSSM bit.
     */
    inline void toggle_TC_TSSM()
    {
        TC ^= 1u << 1u;
    }

    /**
     * Get TC's TCM bit.
     */
    CCU40_CC40_TC_TCM get_TC_TCM()
    {
        return CCU40_CC40_TC_TCM(TC & (1u << 0u));
    }

    /**
     * Set TC's TCM bit.
     */
    inline void set_TC_TCM()
    {
        TC |= 1u << 0u;
    }

    /**
     * Clear TC's TCM bit.
     */
    inline void clear_TC_TCM()
    {
        TC &= ~(1u << 0u);
    }

    /**
     * Toggle TC's TCM bit.
     */
    inline void toggle_TC_TCM()
    {
        TC ^= 1u << 0u;
    }

    /**
     * Get PSL's PSL bit.
     */
    CCU40_CC40_PSL_PSL get_PSL_PSL()
    {
        return CCU40_CC40_PSL_PSL(PSL & (1u << 0u));
    }

    /**
     * Set PSL's PSL bit.
     */
    inline void set_PSL_PSL()
    {
        PSL |= 1u << 0u;
    }

    /**
     * Clear PSL's PSL bit.
     */
    inline void clear_PSL_PSL()
    {
        PSL &= ~(1u << 0u);
    }

    /**
     * Toggle PSL's PSL bit.
     */
    inline void toggle_PSL_PSL()
    {
        PSL ^= 1u << 0u;
    }

    /**
     * Get DIT's DCNT field.
     */
    uint8_t get_DIT_DCNT()
    {
        return (DIT >> 8u) & 0b1111u;
    }

    /**
     * Get DIT's DCV field.
     */
    uint8_t get_DIT_DCV()
    {
        return (DIT >> 0u) & 0b1111u;
    }

    /**
     * Get DITS's DCVS field.
     */
    uint8_t get_DITS_DCVS()
    {
        return (DITS >> 0u) & 0b1111u;
    }

    /**
     * Set DITS's DCVS field.
     */
    inline void set_DITS_DCVS(uint8_t value)
    {
        uint32_t curr = DITS;

        curr &= ~(0b1111u << 0u);
        curr |= (value & 0b1111u) << 0u;

        DITS = curr;
    }

    /**
     * Get PSC's PSIV field.
     */
    uint8_t get_PSC_PSIV()
    {
        return (PSC >> 0u) & 0b1111u;
    }

    /**
     * Set PSC's PSIV field.
     */
    inline void set_PSC_PSIV(uint8_t value)
    {
        uint32_t curr = PSC;

        curr &= ~(0b1111u << 0u);
        curr |= (value & 0b1111u) << 0u;

        PSC = curr;
    }

    /**
     * Get FPC's PVAL field.
     */
    uint8_t get_FPC_PVAL()
    {
        return (FPC >> 8u) & 0b1111u;
    }

    /**
     * Set FPC's PVAL field.
     */
    inline void set_FPC_PVAL(uint8_t value)
    {
        uint32_t curr = FPC;

        curr &= ~(0b1111u << 8u);
        curr |= (value & 0b1111u) << 8u;

        FPC = curr;
    }

    /**
     * Get FPC's PCMP field.
     */
    uint8_t get_FPC_PCMP()
    {
        return (FPC >> 0u) & 0b1111u;
    }

    /**
     * Get FPCS's PCMP field.
     */
    uint8_t get_FPCS_PCMP()
    {
        return (FPCS >> 0u) & 0b1111u;
    }

    /**
     * Set FPCS's PCMP field.
     */
    inline void set_FPCS_PCMP(uint8_t value)
    {
        uint32_t curr = FPCS;

        curr &= ~(0b1111u << 0u);
        curr |= (value & 0b1111u) << 0u;

        FPCS = curr;
    }

    /**
     * Get PR's PR field.
     */
    uint16_t get_PR_PR()
    {
        return (PR >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get PRS's PRS field.
     */
    uint16_t get_PRS_PRS()
    {
        return (PRS >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set PRS's PRS field.
     */
    inline void set_PRS_PRS(uint16_t value)
    {
        uint32_t curr = PRS;

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        PRS = curr;
    }

    /**
     * Get CR's CR field.
     */
    uint16_t get_CR_CR()
    {
        return (CR >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get CRS's CRS field.
     */
    uint16_t get_CRS_CRS()
    {
        return (CRS >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set CRS's CRS field.
     */
    inline void set_CRS_CRS(uint16_t value)
    {
        uint32_t curr = CRS;

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        CRS = curr;
    }

    /**
     * Get TIMER's TVAL field.
     */
    uint16_t get_TIMER_TVAL()
    {
        return (TIMER >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set TIMER's TVAL field.
     */
    inline void set_TIMER_TVAL(uint16_t value)
    {
        uint32_t curr = TIMER;

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        TIMER = curr;
    }

    /**
     * Get C0V's FFL bit.
     */
    CCU40_CC40_C0V_FFL get_C0V_FFL()
    {
        return CCU40_CC40_C0V_FFL(C0V & (1u << 20u));
    }

    /**
     * Get C0V's FPCV field.
     */
    uint8_t get_C0V_FPCV()
    {
        return (C0V >> 16u) & 0b1111u;
    }

    /**
     * Get C0V's CAPTV field.
     */
    uint16_t get_C0V_CAPTV()
    {
        return (C0V >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get C1V's FFL bit.
     */
    CCU40_CC40_C1V_FFL get_C1V_FFL()
    {
        return CCU40_CC40_C1V_FFL(C1V & (1u << 20u));
    }

    /**
     * Get C1V's FPCV field.
     */
    uint8_t get_C1V_FPCV()
    {
        return (C1V >> 16u) & 0b1111u;
    }

    /**
     * Get C1V's CAPTV field.
     */
    uint16_t get_C1V_CAPTV()
    {
        return (C1V >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get C2V's FFL bit.
     */
    CCU40_CC40_C2V_FFL get_C2V_FFL()
    {
        return CCU40_CC40_C2V_FFL(C2V & (1u << 20u));
    }

    /**
     * Get C2V's FPCV field.
     */
    uint8_t get_C2V_FPCV()
    {
        return (C2V >> 16u) & 0b1111u;
    }

    /**
     * Get C2V's CAPTV field.
     */
    uint16_t get_C2V_CAPTV()
    {
        return (C2V >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get C3V's FFL bit.
     */
    CCU40_CC40_C3V_FFL get_C3V_FFL()
    {
        return CCU40_CC40_C3V_FFL(C3V & (1u << 20u));
    }

    /**
     * Get C3V's FPCV field.
     */
    uint8_t get_C3V_FPCV()
    {
        return (C3V >> 16u) & 0b1111u;
    }

    /**
     * Get C3V's CAPTV field.
     */
    uint16_t get_C3V_CAPTV()
    {
        return (C3V >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get INTS's TRPF bit.
     */
    bool get_INTS_TRPF()
    {
        return INTS & (1u << 11u);
    }

    /**
     * Get INTS's E2AS bit.
     */
    CCU40_CC40_INTS_E2AS get_INTS_E2AS()
    {
        return CCU40_CC40_INTS_E2AS(INTS & (1u << 10u));
    }

    /**
     * Get INTS's E1AS bit.
     */
    CCU40_CC40_INTS_E1AS get_INTS_E1AS()
    {
        return CCU40_CC40_INTS_E1AS(INTS & (1u << 9u));
    }

    /**
     * Get INTS's E0AS bit.
     */
    CCU40_CC40_INTS_E0AS get_INTS_E0AS()
    {
        return CCU40_CC40_INTS_E0AS(INTS & (1u << 8u));
    }

    /**
     * Get INTS's CMDS bit.
     */
    CCU40_CC40_INTS_CMDS get_INTS_CMDS()
    {
        return CCU40_CC40_INTS_CMDS(INTS & (1u << 3u));
    }

    /**
     * Get INTS's CMUS bit.
     */
    CCU40_CC40_INTS_CMUS get_INTS_CMUS()
    {
        return CCU40_CC40_INTS_CMUS(INTS & (1u << 2u));
    }

    /**
     * Get INTS's OMDS bit.
     */
    CCU40_CC40_INTS_OMDS get_INTS_OMDS()
    {
        return CCU40_CC40_INTS_OMDS(INTS & (1u << 1u));
    }

    /**
     * Get INTS's PMUS bit.
     */
    CCU40_CC40_INTS_PMUS get_INTS_PMUS()
    {
        return CCU40_CC40_INTS_PMUS(INTS & (1u << 0u));
    }

    /**
     * Get INTE's E2AE bit.
     */
    CCU40_CC40_INTE_E2AE get_INTE_E2AE()
    {
        return CCU40_CC40_INTE_E2AE(INTE & (1u << 10u));
    }

    /**
     * Set INTE's E2AE bit.
     */
    inline void set_INTE_E2AE()
    {
        INTE |= 1u << 10u;
    }

    /**
     * Clear INTE's E2AE bit.
     */
    inline void clear_INTE_E2AE()
    {
        INTE &= ~(1u << 10u);
    }

    /**
     * Toggle INTE's E2AE bit.
     */
    inline void toggle_INTE_E2AE()
    {
        INTE ^= 1u << 10u;
    }

    /**
     * Get INTE's E1AE bit.
     */
    CCU40_CC40_INTE_E1AE get_INTE_E1AE()
    {
        return CCU40_CC40_INTE_E1AE(INTE & (1u << 9u));
    }

    /**
     * Set INTE's E1AE bit.
     */
    inline void set_INTE_E1AE()
    {
        INTE |= 1u << 9u;
    }

    /**
     * Clear INTE's E1AE bit.
     */
    inline void clear_INTE_E1AE()
    {
        INTE &= ~(1u << 9u);
    }

    /**
     * Toggle INTE's E1AE bit.
     */
    inline void toggle_INTE_E1AE()
    {
        INTE ^= 1u << 9u;
    }

    /**
     * Get INTE's E0AE bit.
     */
    CCU40_CC40_INTE_E0AE get_INTE_E0AE()
    {
        return CCU40_CC40_INTE_E0AE(INTE & (1u << 8u));
    }

    /**
     * Set INTE's E0AE bit.
     */
    inline void set_INTE_E0AE()
    {
        INTE |= 1u << 8u;
    }

    /**
     * Clear INTE's E0AE bit.
     */
    inline void clear_INTE_E0AE()
    {
        INTE &= ~(1u << 8u);
    }

    /**
     * Toggle INTE's E0AE bit.
     */
    inline void toggle_INTE_E0AE()
    {
        INTE ^= 1u << 8u;
    }

    /**
     * Get INTE's CMDE bit.
     */
    CCU40_CC40_INTE_CMDE get_INTE_CMDE()
    {
        return CCU40_CC40_INTE_CMDE(INTE & (1u << 3u));
    }

    /**
     * Set INTE's CMDE bit.
     */
    inline void set_INTE_CMDE()
    {
        INTE |= 1u << 3u;
    }

    /**
     * Clear INTE's CMDE bit.
     */
    inline void clear_INTE_CMDE()
    {
        INTE &= ~(1u << 3u);
    }

    /**
     * Toggle INTE's CMDE bit.
     */
    inline void toggle_INTE_CMDE()
    {
        INTE ^= 1u << 3u;
    }

    /**
     * Get INTE's CMUE bit.
     */
    CCU40_CC40_INTE_CMUE get_INTE_CMUE()
    {
        return CCU40_CC40_INTE_CMUE(INTE & (1u << 2u));
    }

    /**
     * Set INTE's CMUE bit.
     */
    inline void set_INTE_CMUE()
    {
        INTE |= 1u << 2u;
    }

    /**
     * Clear INTE's CMUE bit.
     */
    inline void clear_INTE_CMUE()
    {
        INTE &= ~(1u << 2u);
    }

    /**
     * Toggle INTE's CMUE bit.
     */
    inline void toggle_INTE_CMUE()
    {
        INTE ^= 1u << 2u;
    }

    /**
     * Get INTE's OME bit.
     */
    CCU40_CC40_INTE_OME get_INTE_OME()
    {
        return CCU40_CC40_INTE_OME(INTE & (1u << 1u));
    }

    /**
     * Set INTE's OME bit.
     */
    inline void set_INTE_OME()
    {
        INTE |= 1u << 1u;
    }

    /**
     * Clear INTE's OME bit.
     */
    inline void clear_INTE_OME()
    {
        INTE &= ~(1u << 1u);
    }

    /**
     * Toggle INTE's OME bit.
     */
    inline void toggle_INTE_OME()
    {
        INTE ^= 1u << 1u;
    }

    /**
     * Get INTE's PME bit.
     */
    CCU40_CC40_INTE_PME get_INTE_PME()
    {
        return CCU40_CC40_INTE_PME(INTE & (1u << 0u));
    }

    /**
     * Set INTE's PME bit.
     */
    inline void set_INTE_PME()
    {
        INTE |= 1u << 0u;
    }

    /**
     * Clear INTE's PME bit.
     */
    inline void clear_INTE_PME()
    {
        INTE &= ~(1u << 0u);
    }

    /**
     * Toggle INTE's PME bit.
     */
    inline void toggle_INTE_PME()
    {
        INTE ^= 1u << 0u;
    }

    /**
     * Get SRS's E2SR field.
     */
    CCU40_CC40_SRS_E2SR get_SRS_E2SR()
    {
        return CCU40_CC40_SRS_E2SR((SRS >> 12u) & 0b11u);
    }

    /**
     * Set SRS's E2SR field.
     */
    inline void set_SRS_E2SR(CCU40_CC40_SRS_E2SR value)
    {
        uint32_t curr = SRS;

        curr &= ~(0b11u << 12u);
        curr |= (std::to_underlying(value) & 0b11u) << 12u;

        SRS = curr;
    }

    /**
     * Get SRS's E1SR field.
     */
    CCU40_CC40_SRS_E1SR get_SRS_E1SR()
    {
        return CCU40_CC40_SRS_E1SR((SRS >> 10u) & 0b11u);
    }

    /**
     * Set SRS's E1SR field.
     */
    inline void set_SRS_E1SR(CCU40_CC40_SRS_E1SR value)
    {
        uint32_t curr = SRS;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        SRS = curr;
    }

    /**
     * Get SRS's E0SR field.
     */
    CCU40_CC40_SRS_E0SR get_SRS_E0SR()
    {
        return CCU40_CC40_SRS_E0SR((SRS >> 8u) & 0b11u);
    }

    /**
     * Set SRS's E0SR field.
     */
    inline void set_SRS_E0SR(CCU40_CC40_SRS_E0SR value)
    {
        uint32_t curr = SRS;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        SRS = curr;
    }

    /**
     * Get SRS's CMSR field.
     */
    CCU40_CC40_SRS_CMSR get_SRS_CMSR()
    {
        return CCU40_CC40_SRS_CMSR((SRS >> 2u) & 0b11u);
    }

    /**
     * Set SRS's CMSR field.
     */
    inline void set_SRS_CMSR(CCU40_CC40_SRS_CMSR value)
    {
        uint32_t curr = SRS;

        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(value) & 0b11u) << 2u;

        SRS = curr;
    }

    /**
     * Get SRS's POSR field.
     */
    CCU40_CC40_SRS_POSR get_SRS_POSR()
    {
        return CCU40_CC40_SRS_POSR((SRS >> 0u) & 0b11u);
    }

    /**
     * Set SRS's POSR field.
     */
    inline void set_SRS_POSR(CCU40_CC40_SRS_POSR value)
    {
        uint32_t curr = SRS;

        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(value) & 0b11u) << 0u;

        SRS = curr;
    }

    /**
     * Set SWS's STRPF bit.
     */
    inline void set_SWS_STRPF()
    {
        SWS |= 1u << 11u;
    }

    /**
     * Clear SWS's STRPF bit.
     */
    inline void clear_SWS_STRPF()
    {
        SWS &= ~(1u << 11u);
    }

    /**
     * Toggle SWS's STRPF bit.
     */
    inline void toggle_SWS_STRPF()
    {
        SWS ^= 1u << 11u;
    }

    /**
     * Set SWS's SE2A bit.
     */
    inline void set_SWS_SE2A()
    {
        SWS |= 1u << 10u;
    }

    /**
     * Clear SWS's SE2A bit.
     */
    inline void clear_SWS_SE2A()
    {
        SWS &= ~(1u << 10u);
    }

    /**
     * Toggle SWS's SE2A bit.
     */
    inline void toggle_SWS_SE2A()
    {
        SWS ^= 1u << 10u;
    }

    /**
     * Set SWS's SE1A bit.
     */
    inline void set_SWS_SE1A()
    {
        SWS |= 1u << 9u;
    }

    /**
     * Clear SWS's SE1A bit.
     */
    inline void clear_SWS_SE1A()
    {
        SWS &= ~(1u << 9u);
    }

    /**
     * Toggle SWS's SE1A bit.
     */
    inline void toggle_SWS_SE1A()
    {
        SWS ^= 1u << 9u;
    }

    /**
     * Set SWS's SE0A bit.
     */
    inline void set_SWS_SE0A()
    {
        SWS |= 1u << 8u;
    }

    /**
     * Clear SWS's SE0A bit.
     */
    inline void clear_SWS_SE0A()
    {
        SWS &= ~(1u << 8u);
    }

    /**
     * Toggle SWS's SE0A bit.
     */
    inline void toggle_SWS_SE0A()
    {
        SWS ^= 1u << 8u;
    }

    /**
     * Set SWS's SCMD bit.
     */
    inline void set_SWS_SCMD()
    {
        SWS |= 1u << 3u;
    }

    /**
     * Clear SWS's SCMD bit.
     */
    inline void clear_SWS_SCMD()
    {
        SWS &= ~(1u << 3u);
    }

    /**
     * Toggle SWS's SCMD bit.
     */
    inline void toggle_SWS_SCMD()
    {
        SWS ^= 1u << 3u;
    }

    /**
     * Set SWS's SCMU bit.
     */
    inline void set_SWS_SCMU()
    {
        SWS |= 1u << 2u;
    }

    /**
     * Clear SWS's SCMU bit.
     */
    inline void clear_SWS_SCMU()
    {
        SWS &= ~(1u << 2u);
    }

    /**
     * Toggle SWS's SCMU bit.
     */
    inline void toggle_SWS_SCMU()
    {
        SWS ^= 1u << 2u;
    }

    /**
     * Set SWS's SOM bit.
     */
    inline void set_SWS_SOM()
    {
        SWS |= 1u << 1u;
    }

    /**
     * Clear SWS's SOM bit.
     */
    inline void clear_SWS_SOM()
    {
        SWS &= ~(1u << 1u);
    }

    /**
     * Toggle SWS's SOM bit.
     */
    inline void toggle_SWS_SOM()
    {
        SWS ^= 1u << 1u;
    }

    /**
     * Set SWS's SPM bit.
     */
    inline void set_SWS_SPM()
    {
        SWS |= 1u << 0u;
    }

    /**
     * Clear SWS's SPM bit.
     */
    inline void clear_SWS_SPM()
    {
        SWS &= ~(1u << 0u);
    }

    /**
     * Toggle SWS's SPM bit.
     */
    inline void toggle_SWS_SPM()
    {
        SWS ^= 1u << 0u;
    }

    /**
     * Set SWR's RTRPF bit.
     */
    inline void set_SWR_RTRPF()
    {
        SWR |= 1u << 11u;
    }

    /**
     * Clear SWR's RTRPF bit.
     */
    inline void clear_SWR_RTRPF()
    {
        SWR &= ~(1u << 11u);
    }

    /**
     * Toggle SWR's RTRPF bit.
     */
    inline void toggle_SWR_RTRPF()
    {
        SWR ^= 1u << 11u;
    }

    /**
     * Set SWR's RE2A bit.
     */
    inline void set_SWR_RE2A()
    {
        SWR |= 1u << 10u;
    }

    /**
     * Clear SWR's RE2A bit.
     */
    inline void clear_SWR_RE2A()
    {
        SWR &= ~(1u << 10u);
    }

    /**
     * Toggle SWR's RE2A bit.
     */
    inline void toggle_SWR_RE2A()
    {
        SWR ^= 1u << 10u;
    }

    /**
     * Set SWR's RE1A bit.
     */
    inline void set_SWR_RE1A()
    {
        SWR |= 1u << 9u;
    }

    /**
     * Clear SWR's RE1A bit.
     */
    inline void clear_SWR_RE1A()
    {
        SWR &= ~(1u << 9u);
    }

    /**
     * Toggle SWR's RE1A bit.
     */
    inline void toggle_SWR_RE1A()
    {
        SWR ^= 1u << 9u;
    }

    /**
     * Set SWR's RE0A bit.
     */
    inline void set_SWR_RE0A()
    {
        SWR |= 1u << 8u;
    }

    /**
     * Clear SWR's RE0A bit.
     */
    inline void clear_SWR_RE0A()
    {
        SWR &= ~(1u << 8u);
    }

    /**
     * Toggle SWR's RE0A bit.
     */
    inline void toggle_SWR_RE0A()
    {
        SWR ^= 1u << 8u;
    }

    /**
     * Set SWR's RCMD bit.
     */
    inline void set_SWR_RCMD()
    {
        SWR |= 1u << 3u;
    }

    /**
     * Clear SWR's RCMD bit.
     */
    inline void clear_SWR_RCMD()
    {
        SWR &= ~(1u << 3u);
    }

    /**
     * Toggle SWR's RCMD bit.
     */
    inline void toggle_SWR_RCMD()
    {
        SWR ^= 1u << 3u;
    }

    /**
     * Set SWR's RCMU bit.
     */
    inline void set_SWR_RCMU()
    {
        SWR |= 1u << 2u;
    }

    /**
     * Clear SWR's RCMU bit.
     */
    inline void clear_SWR_RCMU()
    {
        SWR &= ~(1u << 2u);
    }

    /**
     * Toggle SWR's RCMU bit.
     */
    inline void toggle_SWR_RCMU()
    {
        SWR ^= 1u << 2u;
    }

    /**
     * Set SWR's ROM bit.
     */
    inline void set_SWR_ROM()
    {
        SWR |= 1u << 1u;
    }

    /**
     * Clear SWR's ROM bit.
     */
    inline void clear_SWR_ROM()
    {
        SWR &= ~(1u << 1u);
    }

    /**
     * Toggle SWR's ROM bit.
     */
    inline void toggle_SWR_ROM()
    {
        SWR ^= 1u << 1u;
    }

    /**
     * Set SWR's RPM bit.
     */
    inline void set_SWR_RPM()
    {
        SWR |= 1u << 0u;
    }

    /**
     * Clear SWR's RPM bit.
     */
    inline void clear_SWR_RPM()
    {
        SWR &= ~(1u << 0u);
    }

    /**
     * Toggle SWR's RPM bit.
     */
    inline void toggle_SWR_RPM()
    {
        SWR ^= 1u << 0u;
    }

    /**
     * Get ECRD0's LCV bit.
     */
    CCU40_CC40_ECRD0_LCV get_ECRD0_LCV()
    {
        return CCU40_CC40_ECRD0_LCV(ECRD0 & (1u << 25u));
    }

    /**
     * Get ECRD0's FFL bit.
     */
    CCU40_CC40_ECRD0_FFL get_ECRD0_FFL()
    {
        return CCU40_CC40_ECRD0_FFL(ECRD0 & (1u << 24u));
    }

    /**
     * Get ECRD0's VPTR field.
     */
    CCU40_CC40_ECRD0_VPTR get_ECRD0_VPTR()
    {
        return CCU40_CC40_ECRD0_VPTR((ECRD0 >> 22u) & 0b11u);
    }

    /**
     * Get ECRD0's SPTR field.
     */
    CCU40_CC40_ECRD0_SPTR get_ECRD0_SPTR()
    {
        return CCU40_CC40_ECRD0_SPTR((ECRD0 >> 20u) & 0b11u);
    }

    /**
     * Get ECRD0's FPCV field.
     */
    uint8_t get_ECRD0_FPCV()
    {
        return (ECRD0 >> 16u) & 0b1111u;
    }

    /**
     * Get ECRD0's CAPV field.
     */
    uint16_t get_ECRD0_CAPV()
    {
        return (ECRD0 >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get ECRD1's LCV bit.
     */
    CCU40_CC40_ECRD1_LCV get_ECRD1_LCV()
    {
        return CCU40_CC40_ECRD1_LCV(ECRD1 & (1u << 25u));
    }

    /**
     * Get ECRD1's FFL bit.
     */
    CCU40_CC40_ECRD1_FFL get_ECRD1_FFL()
    {
        return CCU40_CC40_ECRD1_FFL(ECRD1 & (1u << 24u));
    }

    /**
     * Get ECRD1's VPTR field.
     */
    CCU40_CC40_ECRD1_VPTR get_ECRD1_VPTR()
    {
        return CCU40_CC40_ECRD1_VPTR((ECRD1 >> 22u) & 0b11u);
    }

    /**
     * Get ECRD1's SPTR field.
     */
    CCU40_CC40_ECRD1_SPTR get_ECRD1_SPTR()
    {
        return CCU40_CC40_ECRD1_SPTR((ECRD1 >> 20u) & 0b11u);
    }

    /**
     * Get ECRD1's FPCV field.
     */
    uint8_t get_ECRD1_FPCV()
    {
        return (ECRD1 >> 16u) & 0b1111u;
    }

    /**
     * Get ECRD1's CAPV field.
     */
    uint16_t get_ECRD1_CAPV()
    {
        return (ECRD1 >> 0u) & 0b1111111111111111u;
    }
};

static_assert(sizeof(ccu40_cc4) == ccu40_cc4::size);

static volatile ccu40_cc4 *const CCU40_CC40 =
    reinterpret_cast<ccu40_cc4 *>(0x4000C100);

static volatile ccu40_cc4 *const CCU40_CC41 =
    reinterpret_cast<ccu40_cc4 *>(0x4000C200);

static volatile ccu40_cc4 *const CCU40_CC42 =
    reinterpret_cast<ccu40_cc4 *>(0x4000C300);

static volatile ccu40_cc4 *const CCU40_CC43 =
    reinterpret_cast<ccu40_cc4 *>(0x4000C400);

static volatile ccu40_cc4 *const CCU41_CC40 =
    reinterpret_cast<ccu40_cc4 *>(0x40010100);

static volatile ccu40_cc4 *const CCU41_CC41 =
    reinterpret_cast<ccu40_cc4 *>(0x40010200);

static volatile ccu40_cc4 *const CCU41_CC42 =
    reinterpret_cast<ccu40_cc4 *>(0x40010300);

static volatile ccu40_cc4 *const CCU41_CC43 =
    reinterpret_cast<ccu40_cc4 *>(0x40010400);

static volatile ccu40_cc4 *const CCU42_CC40 =
    reinterpret_cast<ccu40_cc4 *>(0x40014100);

static volatile ccu40_cc4 *const CCU42_CC41 =
    reinterpret_cast<ccu40_cc4 *>(0x40014200);

static volatile ccu40_cc4 *const CCU42_CC42 =
    reinterpret_cast<ccu40_cc4 *>(0x40014300);

static volatile ccu40_cc4 *const CCU42_CC43 =
    reinterpret_cast<ccu40_cc4 *>(0x40014400);

static volatile ccu40_cc4 *const CCU43_CC40 =
    reinterpret_cast<ccu40_cc4 *>(0x48004100);

static volatile ccu40_cc4 *const CCU43_CC41 =
    reinterpret_cast<ccu40_cc4 *>(0x48004200);

static volatile ccu40_cc4 *const CCU43_CC42 =
    reinterpret_cast<ccu40_cc4 *>(0x48004300);

static volatile ccu40_cc4 *const CCU43_CC43 =
    reinterpret_cast<ccu40_cc4 *>(0x48004400);

}; // namespace XMC4700
