--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topVGA.twx topVGA.ncd -o topVGA.twr topVGA.pcf -ucf
Nexys3_Master.ucf

Design file:              topVGA.ncd
Physical constraint file: topVGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 945 paths analyzed, 184 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.982ns.
--------------------------------------------------------------------------------

Paths for end point sig1/row_5 (SLICE_X15Y10.B1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_3 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_3 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.DQ       Tcko                  0.430   sig1/row<3>
                                                       sig1/row_3
    SLICE_X13Y9.D3       net (fanout=5)        0.621   sig1/row<3>
    SLICE_X13Y9.D        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063_SW0
    SLICE_X13Y9.C1       net (fanout=1)        1.225   N2
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y10.B1      net (fanout=10)       0.772   sig1/_n0063
    SLICE_X15Y10.CLK     Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.321ns logic, 2.618ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_4 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.297 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_4 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   sig1/col<5>
                                                       sig1/col_4
    SLICE_X10Y11.D1      net (fanout=7)        0.847   sig1/col<4>
    SLICE_X10Y11.D       Tilo                  0.254   sig1/col<8>
                                                       sig1/col[9]_PWR_2_o_equal_3_o<9>_SW1
    SLICE_X13Y9.C2       net (fanout=1)        0.948   N6
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y10.B1      net (fanout=10)       0.772   sig1/_n0063
    SLICE_X15Y10.CLK     Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.316ns logic, 2.567ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_0 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_0 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.AQ       Tcko                  0.430   sig1/row<3>
                                                       sig1/row_0
    SLICE_X13Y9.D4       net (fanout=5)        0.529   sig1/row<0>
    SLICE_X13Y9.D        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063_SW0
    SLICE_X13Y9.C1       net (fanout=1)        1.225   N2
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y10.B1      net (fanout=10)       0.772   sig1/_n0063
    SLICE_X15Y10.CLK     Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.321ns logic, 2.526ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point sig1/row_2 (SLICE_X15Y9.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_3 (FF)
  Destination:          sig1/row_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_3 to sig1/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.DQ       Tcko                  0.430   sig1/row<3>
                                                       sig1/row_3
    SLICE_X13Y9.D3       net (fanout=5)        0.621   sig1/row<3>
    SLICE_X13Y9.D        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063_SW0
    SLICE_X13Y9.C1       net (fanout=1)        1.225   N2
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y9.C1       net (fanout=10)       0.771   sig1/_n0063
    SLICE_X15Y9.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_2_rstpot
                                                       sig1/row_2
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (1.321ns logic, 2.617ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_4 (FF)
  Destination:          sig1/row_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.294 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_4 to sig1/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   sig1/col<5>
                                                       sig1/col_4
    SLICE_X10Y11.D1      net (fanout=7)        0.847   sig1/col<4>
    SLICE_X10Y11.D       Tilo                  0.254   sig1/col<8>
                                                       sig1/col[9]_PWR_2_o_equal_3_o<9>_SW1
    SLICE_X13Y9.C2       net (fanout=1)        0.948   N6
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y9.C1       net (fanout=10)       0.771   sig1/_n0063
    SLICE_X15Y9.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_2_rstpot
                                                       sig1/row_2
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.316ns logic, 2.566ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_0 (FF)
  Destination:          sig1/row_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_0 to sig1/row_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.AQ       Tcko                  0.430   sig1/row<3>
                                                       sig1/row_0
    SLICE_X13Y9.D4       net (fanout=5)        0.529   sig1/row<0>
    SLICE_X13Y9.D        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063_SW0
    SLICE_X13Y9.C1       net (fanout=1)        1.225   N2
    SLICE_X13Y9.C        Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X15Y9.C1       net (fanout=10)       0.771   sig1/_n0063
    SLICE_X15Y9.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_2_rstpot
                                                       sig1/row_2
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.321ns logic, 2.525ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point pxl1/next_color_6 (SLICE_X12Y1.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_3 (FF)
  Destination:          pxl1/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.309 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_3 to pxl1/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.DQ       Tcko                  0.430   sig1/row<3>
                                                       sig1/row_3
    SLICE_X13Y8.A1       net (fanout=5)        0.997   sig1/row<3>
    SLICE_X13Y8.A        Tilo                  0.259   sig1/h_in_frame_v_in_frame_AND_5_o1
                                                       sig1/h_in_frame_v_in_frame_AND_5_o1
    SLICE_X11Y2.A4       net (fanout=1)        0.951   sig1/h_in_frame_v_in_frame_AND_5_o1
    SLICE_X11Y2.A        Tilo                  0.259   sig1/vgaRed<2>
                                                       sig1/h_in_frame_v_in_frame_AND_5_o3
    SLICE_X12Y1.C3       net (fanout=16)       0.681   sig1/h_in_frame_v_in_frame_AND_5_o
    SLICE_X12Y1.CLK      Tas                   0.349   pxl1/next_color<7>
                                                       pxl1/next_color_6_rstpot
                                                       pxl1/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.297ns logic, 2.629ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_7 (FF)
  Destination:          pxl1/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.309 - 0.325)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_7 to pxl1/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.BQ      Tcko                  0.525   sig1/col<8>
                                                       sig1/col_7
    SLICE_X11Y11.D1      net (fanout=8)        0.768   sig1/col<7>
    SLICE_X11Y11.D       Tilo                  0.259   sig1/h_in_frame_v_in_frame_AND_5_o2
                                                       sig1/h_in_frame_v_in_frame_AND_5_o2
    SLICE_X11Y2.A5       net (fanout=1)        0.909   sig1/h_in_frame_v_in_frame_AND_5_o2
    SLICE_X11Y2.A        Tilo                  0.259   sig1/vgaRed<2>
                                                       sig1/h_in_frame_v_in_frame_AND_5_o3
    SLICE_X12Y1.C3       net (fanout=16)       0.681   sig1/h_in_frame_v_in_frame_AND_5_o
    SLICE_X12Y1.CLK      Tas                   0.349   pxl1/next_color<7>
                                                       pxl1/next_color_6_rstpot
                                                       pxl1/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.392ns logic, 2.358ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_9 (FF)
  Destination:          pxl1/next_color_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.309 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_9 to pxl1/next_color_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.AQ      Tcko                  0.430   sig1/col<9>
                                                       sig1/col_9
    SLICE_X11Y11.D2      net (fanout=8)        0.851   sig1/col<9>
    SLICE_X11Y11.D       Tilo                  0.259   sig1/h_in_frame_v_in_frame_AND_5_o2
                                                       sig1/h_in_frame_v_in_frame_AND_5_o2
    SLICE_X11Y2.A5       net (fanout=1)        0.909   sig1/h_in_frame_v_in_frame_AND_5_o2
    SLICE_X11Y2.A        Tilo                  0.259   sig1/vgaRed<2>
                                                       sig1/h_in_frame_v_in_frame_AND_5_o3
    SLICE_X12Y1.C3       net (fanout=16)       0.681   sig1/h_in_frame_v_in_frame_AND_5_o
    SLICE_X12Y1.CLK      Tas                   0.349   pxl1/next_color<7>
                                                       pxl1/next_color_6_rstpot
                                                       pxl1/next_color_6
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.297ns logic, 2.441ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pxl1/next_color_7 (SLICE_X12Y1.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl1/next_color_7 (FF)
  Destination:          pxl1/next_color_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl1/next_color_7 to pxl1/next_color_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.DQ       Tcko                  0.200   pxl1/next_color<7>
                                                       pxl1/next_color_7
    SLICE_X12Y1.D6       net (fanout=2)        0.026   pxl1/next_color<7>
    SLICE_X12Y1.CLK      Tah         (-Th)    -0.190   pxl1/next_color<7>
                                                       pxl1/next_color_7_rstpot
                                                       pxl1/next_color_7
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point pxl1/next_color_0 (SLICE_X13Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl1/next_color_0 (FF)
  Destination:          pxl1/next_color_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl1/next_color_0 to pxl1/next_color_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.198   pxl1/next_color<3>
                                                       pxl1/next_color_0
    SLICE_X13Y2.A6       net (fanout=2)        0.025   pxl1/next_color<0>
    SLICE_X13Y2.CLK      Tah         (-Th)    -0.215   pxl1/next_color<3>
                                                       pxl1/next_color_0_rstpot
                                                       pxl1/next_color_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point pxl1/next_color_3 (SLICE_X13Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl1/next_color_3 (FF)
  Destination:          pxl1/next_color_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl1/next_color_3 to pxl1/next_color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.DQ       Tcko                  0.198   pxl1/next_color<3>
                                                       pxl1/next_color_3
    SLICE_X13Y2.D6       net (fanout=2)        0.025   pxl1/next_color<3>
    SLICE_X13Y2.CLK      Tah         (-Th)    -0.215   pxl1/next_color<3>
                                                       pxl1/next_color_3_rstpot
                                                       pxl1/next_color_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sig1/vgaBlue<1>/CLK
  Logical resource: sig1/vgaBlue_0/CK
  Location pin: SLICE_X10Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sig1/vgaBlue<1>/CLK
  Logical resource: sig1/vgaBlue_1/CK
  Location pin: SLICE_X10Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.982|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 945 paths, 0 nets, and 288 connections

Design statistics:
   Minimum period:   3.982ns{1}   (Maximum frequency: 251.130MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 15 11:52:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



