// Seed: 1599745
`define pp_3 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2
);
  logic id_3;
endmodule
