$date
	Fri Jul 14 22:39:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! xor_g $end
$var wire 1 " xnor_g $end
$var wire 1 # or_g $end
$var wire 1 $ not_g $end
$var wire 1 % nor_g $end
$var wire 1 & nand_g $end
$var wire 1 ' and_g $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module dut $end
$var wire 1 ( a $end
$var wire 1 ' and_g $end
$var wire 1 ) b $end
$var wire 1 & nand_g $end
$var wire 1 % nor_g $end
$var wire 1 $ not_g $end
$var wire 1 # or_g $end
$var wire 1 " xnor_g $end
$var wire 1 ! xor_g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
0%
0"
1#
1!
1)
#20
0$
0)
1(
#30
0&
1"
1'
0!
1)
#40
