\t (00:00:03) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:03)     Journal start - Sun Nov 05 21:54:38 2023
\t (00:00:03)         Host=DESKTOP-KCLED0O User=ece Pid=7052 CPUs=6
\t (00:00:03) 
\t (00:00:06) Opening existing design...
\d (00:00:06) Database opened: C:/GIT/PMOD2BNC/16_6/PMOD2BNC_SIMPLE_V1_0/PMOD2BNCSIMPLE_v1_02.brd
\t (00:00:07) Grids are drawn 0.1000, 0.1000 apart for enhanced viewability.
\i (00:00:07) trapsize 959
\i (00:00:07) trapsize 916
\i (00:00:07) trapsize 966
\i (00:00:07) trapsize 699
\i (00:00:07) trapsize 992
\i (00:00:08) generaledit 
\i (00:00:11) pick grid 0.8812 -1.3965
\t (00:00:11) last pick:  0.8750  -1.4000
\i (00:00:11) zoom in 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 0.9209 -1.3569
\i (00:00:11) trapsize 496
\i (00:00:11) zoom in 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 0.9209 -1.3172
\i (00:00:11) trapsize 248
\i (00:00:12) roam y -96 
\i (00:00:12) roam y -96
\i (00:00:12) roam y -96 
\i (00:00:12) roam y -96
\i (00:00:12) roam y -96 
\i (00:00:12) roam y -96
\i (00:00:13) roam y -96 
\i (00:00:13) roam y -96
\i (00:00:13) roam y -96 
\i (00:00:13) roam y -96
\i (00:00:13) roam y -96 
\i (00:00:13) roam y -96
\i (00:00:14) roam y -96 
\i (00:00:14) roam y -96
\i (00:00:19) zoom in 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 2.1366 3.3567
\i (00:00:19) trapsize 124
\i (00:00:20) zoom in 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 1.4866 4.0860
\i (00:00:20) trapsize 62
\i (00:00:20) zoom in 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 1.4842 4.0526
\i (00:00:20) trapsize 31
\i (00:00:21) zoom out 
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 1.4842 4.0525
\i (00:00:21) trapsize 62
\i (00:00:21) zoom out 
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 1.4842 4.0526
\i (00:00:21) trapsize 124
\i (00:00:21) zoom out 
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 1.4843 4.0527
\i (00:00:21) trapsize 248
\i (00:00:21) zoom out 
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 1.4843 4.0526
\i (00:00:21) trapsize 496
\i (00:00:22) roam y -96 
\i (00:00:22) roam y -96
\i (00:00:22) roam y -96 
\i (00:00:22) roam y -96
\i (00:00:28) signal setup 
\i (00:00:30) setwindow form.sigSetup
\i (00:00:30) FORM sigSetup wiz_next  
   (00:00:30) Loading signal.cxt 
   (00:00:30) Loading axlcore.cxt 
   (00:00:30) Loading fputil.cxt 
\i (00:00:32) FORM sigSetup wiz_next  
\i (00:00:36) fillin no 
\i (00:00:37) FORM sigSetup selectedxnets 'MULTISEL NO' 'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:37) FORM sigSetup selectedxnets  'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:39) FORM sigSetup selectedxnets 'MULTISEL YES' 'Net N08588' 'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:39) FORM sigSetup selectedxnets  'Net N08588' 'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:40) FORM sigSetup selectedxnets 'MULTISEL YES' 'Net N08600' 'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:40) FORM sigSetup selectedxnets  'Net N08600' 'Dsn PMOD2BNCSIMPLE_V1_02' 
\i (00:00:40) FORM sigSetup wiz_next  
\i (00:00:43) FORM sigSetup searchdirectories 'C:`\GIT`\PMOD2BNC`\16_6`\PMOD2BNC_SIMPLE_V1_0' 
\i (00:00:44) FORM sigSetup wiz_next  
\i (00:00:46) FORM sigSetup wiz_next  
\i (00:00:48) FORM sigSetup wiz_next  
\i (00:00:50) FORM sigSetup likelyvoltagenets row 1 
\i (00:00:51) FORM sigSetup identifyvoltagenet  
\i (00:00:52) fillin "0 V"
\i (00:00:53) FORM sigSetup wiz_next  
\i (00:00:56) FORM sigSetup wiz_next  
\i (00:00:59) FORM sigSetup wiz_next  
\i (00:01:17) FORM sigSetup nomodelcomponents  '71764_0114_717640112_71764_0114 71764_0114' 
\i (00:01:18) FORM sigSetup nomodelcomponents 'MULTISEL YES' 'RES_0805_RES_0805_RES_0805 RES_0805' 
\i (00:01:18) FORM sigSetup nomodelcomponents  'RES_0805_RES_0805_RES_0805 RES_0805' 
\i (00:01:46) FORM sigSetup wiz_back  
\i (00:01:47) FORM sigSetup componentclasses  'All Classes' 
\i (00:02:04) FORM sigSetup componentclasses 'MULTISEL YES' 'RES_0805_RES_0805_RES_0805 RES_0805' IC 'All Classes' 
\i (00:02:04) FORM sigSetup componentclasses  'RES_0805_RES_0805_RES_0805 RES_0805' IC 'All Classes' 
\i (00:02:05) FORM sigSetup changetodiscrete  
\i (00:02:07) FORM sigSetup componentclasses  'All Classes' 
\i (00:02:23) FORM sigSetup wiz_next  
\i (00:02:37) FORM sigSetup wiz_next  
\i (00:02:40) fillin yes 
\i (00:02:42) FORM sigSetup wiz_next  
\i (00:02:45) fillin no 
\i (00:02:49) fillin no 
\i (00:02:50) FORM sigSetup xnetswithoutdrivers N08588 
\i (00:02:52) setwindow form.sigChangeXnetPinUse
\i (00:02:52) FORM sigChangeXnetPinUse otherpins BNC7.5 
\i (00:03:10) FORM sigChangeXnetPinUse changetooutput  
\i (00:03:11) FORM sigChangeXnetPinUse otherpins J1.8 
\i (00:03:12) FORM sigChangeXnetPinUse changetoinput  
\i (00:03:14) FORM sigChangeXnetPinUse ok  
\i (00:03:16) setwindow form.sigSetup
\i (00:03:16) FORM sigSetup xnetswithoutdrivers N08600 
\i (00:03:17) setwindow form.sigChangeXnetPinUse
\i (00:03:17) FORM sigChangeXnetPinUse otherpins BNC8.5 
\i (00:03:20) FORM sigChangeXnetPinUse changetooutput  
\i (00:03:21) FORM sigChangeXnetPinUse otherpins J1.5 
\i (00:03:22) FORM sigChangeXnetPinUse changetoinput  
\i (00:03:23) FORM sigChangeXnetPinUse ok  
\i (00:03:24) setwindow form.sigSetup
\i (00:03:24) FORM sigSetup wiz_next  
\i (00:03:26) FORM sigSetup wiz_next  
\i (00:03:28) FORM sigSetup reflectionsimulation YES 
\i (00:03:29) FORM sigSetup wiz_next  
\i (00:03:31) FORM sigSetup wiz_finish  
\i (00:03:32) setwindow pcb
\i (00:03:32) generaledit 
\i (00:03:46) topology template 
\i (00:03:49) setwindow form.fpsxtopocpy
\i (00:03:49) FORM fpsxtopocpy selectxnets N08600 
\i (00:03:55) fillin confirm
   (00:03:55) Loading sigallegro.cxt 
\i (00:04:00) FORM fpsxtopocpy done  
\i (00:04:00) setwindow pcb
\i (00:04:00) generaledit 
\i (00:04:26) topology template 
\i (00:04:27) setwindow form.fpsxtopocpy
\i (00:04:27) FORM fpsxtopocpy selectxnets N08600 
\i (00:04:29) fillin confirm
\i (00:04:30) FORM fpsxtopocpy done  
\i (00:04:30) setwindow pcb
\i (00:04:30) generaledit 
\i (00:04:34) exit 
\e (00:04:34) Do you want to save the changes you made to PMOD2BNCSIMPLE_v1_02.brd?
\i (00:04:35) fillin no 
\t (00:04:35)     Journal end - Sun Nov 05 21:59:10 2023
