`numWaves	4096

module wavetable(input logic CLK, RESET, [11:0] ADDR
					  output logic [15:0] phase
					  );
					  
logic [15:0] wave [`numWaves];

initial begin

	$readmemh("wavetable.txt" wave);

end
					  
always_ff @ (posedge CLK) begin

	phase <= wave[ADDR];

end

endmodule
