Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 23 09:41:19 2020
| Host         : LAPTOP-E1JQUC07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_ram_control_sets_placed.rpt
| Design       : uart_ram
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           17 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal        |                       Enable Signal                      |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------------------------+---------------------------------+------------------+----------------+
|  top_to_ram/top_rx/rxd_nege |                                                          | top_to_ram/top_rx/baud_rx/rst_n |                1 |              1 |
|  top_to_ram/top_tx/txd_pose |                                                          | top_to_ram/top_rx/baud_rx/rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG          |                                                          | top_to_ram/top_rx/rxd_nege      |                1 |              1 |
|  sys_clk_IBUF_BUFG          |                                                          | top_to_ram/top_tx/txd_pose      |                1 |              1 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_rx/baud_rx/bps_clk_up_reg_0               | top_to_ram/top_rx/baud_rx/rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_rx/baud_rx/bps_clk_up_reg_1[0]            | top_to_ram/top_rx/baud_rx/rst_n |                1 |              5 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_tx/baud_tx/state_reg[1][0]                | top_to_ram/top_rx/baud_rx/rst_n |                3 |              6 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_rx/baud_rx/FSM_sequential_state_reg[2][0] | top_to_ram/top_rx/baud_rx/rst_n |                2 |              8 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_rx/baud_rx/E[0]                           | top_to_ram/top_rx/baud_rx/rst_n |                1 |              8 |
|  sys_clk_IBUF_BUFG          | top_to_ram/top_tx/baud_tx/E[0]                           | top_to_ram/top_rx/baud_rx/rst_n |                2 |              8 |
|  rx_bits_ok_BUFG            |                                                          | top_to_ram/top_rx/baud_rx/rst_n |                6 |             15 |
|  rx_bits_ok_BUFG            | ctrl_for_ram/ram_command[7]_i_1_n_0                      | top_to_ram/top_rx/baud_rx/rst_n |                7 |             16 |
|  sys_clk_IBUF_BUFG          |                                                          | top_to_ram/top_rx/baud_rx/rst_n |                9 |             30 |
|  sys_clk_IBUF_BUFG          | ctrl_for_ram/we                                          |                                 |                8 |             32 |
+-----------------------------+----------------------------------------------------------+---------------------------------+------------------+----------------+


