{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541316342429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541316342439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 01:25:42 2018 " "Processing started: Sun Nov 04 01:25:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541316342439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316342439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorArm -c ProcessorArm " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorArm -c ProcessorArm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316342439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541316343882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541316343882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Memory/imem.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/Memory/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Memory/dmem.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/Memory/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorN " "Found entity 1: xorN" {  } { { "ALU/xorN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/xorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNbits " "Found entity 1: sumadorNbits" {  } { { "ALU/sumadorNbits.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/sumadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "ALU/sumador1bit.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/srln.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/srln.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srlN " "Found entity 1: srlN" {  } { { "ALU/srlN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/srlN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/slln.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/slln.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sllN " "Found entity 1: sllN" {  } { { "ALU/sllN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/sllN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbits " "Found entity 1: restadorNbits" {  } { { "ALU/restadorNbits.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/restadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orN " "Found entity 1: orN" {  } { { "ALU/orN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/orN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/notn.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/notn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notN " "Found entity 1: notN" {  } { { "ALU/notN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/notN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360623 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ALU/MUX.sv " "Entity \"MUX\" obtained from \"ALU/MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "ALU/MUX.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1541316360633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "ALU/MUX.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "ALU/andN.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/andN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360679 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" decoder.sv(6) " "Verilog HDL syntax error at decoder.sv(6) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/decoder.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541316360692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(26) " "Verilog HDL warning at decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541316360692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(41) " "Verilog HDL warning at decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541316360692 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder decoder.sv(1) " "Ignored design unit \"decoder\" at decoder.sv(1) due to previous errors" {  } { { "decoder.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/decoder.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541316360692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360752 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(14) " "Verilog HDL warning at extend.sv(14): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541316360760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541316360822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/output_files/ProcessorArm.map.smsg " "Generated suppressed messages file C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/ProcesadorFinal/output_files/ProcessorArm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316360872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541316361029 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 04 01:26:01 2018 " "Processing ended: Sun Nov 04 01:26:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541316361029 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541316361029 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541316361029 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541316361029 ""}
