// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/14/2022 19:01:56"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoriaCache (
	clock,
	wren,
	data,
	address,
	hit,
	valid,
	LRU,
	dirty,
	writeBack,
	tag,
	dadoParaCPU);
input 	clock;
input 	wren;
input 	[2:0] data;
input 	[4:0] address;
output 	hit;
output 	valid;
output 	LRU;
output 	dirty;
output 	writeBack;
output 	[2:0] tag;
output 	[2:0] dadoParaCPU;

// Design Ports Information
// hit	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// valid	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LRU	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dirty	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// writeBack	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[0]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[2]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wren	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("memoriaCache_v.sdo");
// synopsys translate_on

wire \cache[4][8]~regout ;
wire \cache[0][8]~regout ;
wire \always0~0_combout ;
wire \cache[2][3]~regout ;
wire \cache[7][3]~regout ;
wire \cache[7][4]~regout ;
wire \tag~10_combout ;
wire \tag~11_combout ;
wire \tag~22_combout ;
wire \dadoParaCPU~1_combout ;
wire \Mux15~2_combout ;
wire \dadoParaCPU~11_combout ;
wire \cache[2][1]~regout ;
wire \cache[3][1]~regout ;
wire \Mux14~2_combout ;
wire \dadoParaCPU~19_combout ;
wire \cache[4][2]~regout ;
wire \cache[6][2]~regout ;
wire \Mux13~2_combout ;
wire \dadoParaCPU~31_combout ;
wire \dadoParaCPU~33_combout ;
wire \cache[4][8]~20_combout ;
wire \cache[4][8]~22_combout ;
wire \cache[0][8]~23_combout ;
wire \cache[2][3]~28_combout ;
wire \cache[7][3]~39_combout ;
wire \cache[7][4]~43_combout ;
wire \cache[2][1]~78_combout ;
wire \cache[3][1]~83_combout ;
wire \cache[4][2]~88_combout ;
wire \cache[6][2]~90_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \via1~0_combout ;
wire \wren~combout ;
wire \cache~55_combout ;
wire \cache~104_combout ;
wire \varEspera~0_combout ;
wire \varEnviaDado~0_combout ;
wire \varEnviaDado~regout ;
wire \varEspera~1_combout ;
wire \varEspera~regout ;
wire \cache[6][7]~regout ;
wire \cache[2][7]~61_combout ;
wire \cache[2][7]~regout ;
wire \cache[0][7]~63_combout ;
wire \cache[0][7]~regout ;
wire \cache[4][7]~62_combout ;
wire \cache[4][7]~regout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \cache[6][3]~98_combout ;
wire \cache[6][5]~35_combout ;
wire \cache[6][5]~regout ;
wire \cache[4][3]~96_combout ;
wire \cache[4][5]~33_combout ;
wire \cache[4][5]~regout ;
wire \cache[0][3]~97_combout ;
wire \cache[0][5]~34_combout ;
wire \cache[0][5]~regout ;
wire \Mux17~0_combout ;
wire \cache[2][3]~95_combout ;
wire \cache[2][5]~32_combout ;
wire \cache[2][5]~regout ;
wire \Mux17~1_combout ;
wire \cache[2][4]~24_combout ;
wire \cache[2][4]~regout ;
wire \cache[6][4]~27_combout ;
wire \cache[6][4]~regout ;
wire \cache[0][4]~26_combout ;
wire \cache[0][4]~regout ;
wire \cache[4][4]~25_combout ;
wire \cache[4][4]~regout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \cache[6][3]~31_combout ;
wire \cache[6][3]~regout ;
wire \cache[0][3]~30_combout ;
wire \cache[0][3]~regout ;
wire \cache[4][3]~29_combout ;
wire \cache[4][3]~regout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \cache[5][8]~48_combout ;
wire \cache[5][8]~50_combout ;
wire \cache[5][8]~regout ;
wire \via1~3_combout ;
wire \cache[7][8]~49_combout ;
wire \cache[7][8]~regout ;
wire \Mux23~0_combout ;
wire \cache[3][3]~99_combout ;
wire \cache[3][5]~44_combout ;
wire \cache[3][5]~regout ;
wire \cache[1][3]~101_combout ;
wire \cache[1][5]~46_combout ;
wire \cache[1][5]~regout ;
wire \cache[5][3]~100_combout ;
wire \cache[5][5]~45_combout ;
wire \cache[5][5]~regout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \cache[3][3]~36_combout ;
wire \cache[3][3]~regout ;
wire \cache[1][3]~38_combout ;
wire \cache[1][3]~regout ;
wire \cache[5][3]~37_combout ;
wire \cache[5][3]~regout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \cache[5][4]~41_combout ;
wire \cache[5][4]~regout ;
wire \cache[1][4]~42_combout ;
wire \cache[1][4]~regout ;
wire \Mux25~0_combout ;
wire \cache[3][4]~40_combout ;
wire \cache[3][4]~regout ;
wire \Mux25~1_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \hit~0_combout ;
wire \hit~reg0feeder_combout ;
wire \hit~reg0_regout ;
wire \valid~reg0feeder_combout ;
wire \valid~reg0_regout ;
wire \LRU~0_combout ;
wire \LRU~reg0_regout ;
wire \cache[5][8]~103_combout ;
wire \cache[5][6]~52_combout ;
wire \cache[5][6]~regout ;
wire \via1~1_combout ;
wire \cache[1][6]~53_combout ;
wire \cache[1][6]~regout ;
wire \Mux7~0_combout ;
wire \cache[7][6]~54_combout ;
wire \cache[7][6]~regout ;
wire \via1~2_combout ;
wire \cache[3][6]~51_combout ;
wire \cache[3][6]~regout ;
wire \Mux7~1_combout ;
wire \dirty~0_combout ;
wire \dirty~1_combout ;
wire \dirty~reg0_regout ;
wire \cache[0][8]~21_combout ;
wire \cache[2][6]~56_combout ;
wire \cache[4][6]~58_combout ;
wire \cache[4][6]~regout ;
wire \cache[0][6]~59_combout ;
wire \cache[0][6]~regout ;
wire \Mux7~2_combout ;
wire \cache[6][6]~60_combout ;
wire \cache[6][6]~regout ;
wire \cache[2][6]~57_combout ;
wire \cache[2][6]~regout ;
wire \Mux7~3_combout ;
wire \writeBack~0_combout ;
wire \writeBack~1_combout ;
wire \writeBack~reg0_regout ;
wire \tag[0]~9_combout ;
wire \tag~12_combout ;
wire \tag~27_combout ;
wire \tag~13_combout ;
wire \tag~14_combout ;
wire \tag[0]~reg0_regout ;
wire \tag~15_combout ;
wire \tag~16_combout ;
wire \tag~17_combout ;
wire \tag~18_combout ;
wire \tag~19_combout ;
wire \tag~20_combout ;
wire \tag~21_combout ;
wire \tag[1]~reg0_regout ;
wire \cache[7][3]~102_combout ;
wire \cache[7][5]~47_combout ;
wire \cache[7][5]~regout ;
wire \tag~23_combout ;
wire \tag~24_combout ;
wire \tag~28_combout ;
wire \tag[0]~8_combout ;
wire \tag~25_combout ;
wire \tag~26_combout ;
wire \tag[2]~reg0_regout ;
wire \dadoParaCPU[0]~15_combout ;
wire \dadoParaCPU[0]~2_combout ;
wire \dadoParaCPU[0]~3_combout ;
wire \cache[1][0]~71_combout ;
wire \cache[1][0]~72_combout ;
wire \cache[7][0]~73_combout ;
wire \cache[7][0]~regout ;
wire \cache[3][0]~75_combout ;
wire \cache[3][0]~regout ;
wire \Mux15~3_combout ;
wire \dadoParaCPU[0]~14_combout ;
wire \cache[4][0]~65_combout ;
wire \cache[4][0]~66_combout ;
wire \cache[4][0]~68_combout ;
wire \cache[4][0]~regout ;
wire \cache[0][0]~69_combout ;
wire \cache[0][0]~regout ;
wire \Mux15~0_combout ;
wire \cache[2][0]~67_combout ;
wire \cache[2][0]~regout ;
wire \cache[6][0]~70_combout ;
wire \cache[6][0]~regout ;
wire \Mux15~1_combout ;
wire \varDadoWriteBack~0_combout ;
wire \varEndMem~0_combout ;
wire \varEndMem~1_combout ;
wire \cache[6][1]~81_combout ;
wire \cache[6][1]~regout ;
wire \cache[4][1]~79_combout ;
wire \cache[4][1]~regout ;
wire \cache[0][1]~80_combout ;
wire \cache[0][1]~regout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \cache[5][1]~84_combout ;
wire \cache[5][1]~regout ;
wire \cache[0][2]~89_combout ;
wire \cache[0][2]~regout ;
wire \Mux13~0_combout ;
wire \cache~86_combout ;
wire \cache[2][2]~87_combout ;
wire \cache[2][2]~regout ;
wire \Mux13~1_combout ;
wire \cache[7][2]~91_combout ;
wire \cache[7][2]~regout ;
wire \cache[5][2]~92_combout ;
wire \cache[5][2]~regout ;
wire \Mux13~3_combout ;
wire \varDadoWriteBack~2_combout ;
wire \cache~77_combout ;
wire \cache[7][1]~85_combout ;
wire \cache[7][1]~regout ;
wire \Mux14~3_combout ;
wire \varDadoWriteBack~1_combout ;
wire \cache~64_combout ;
wire \cache[5][0]~74_combout ;
wire \cache[5][0]~regout ;
wire \dadoParaCPU~0_combout ;
wire \dadoParaCPU~9_combout ;
wire \dadoParaCPU[0]~4_combout ;
wire \dadoParaCPU[0]~5_combout ;
wire \cache[1][0]~76_combout ;
wire \cache[1][0]~regout ;
wire \dadoParaCPU~6_combout ;
wire \dadoParaCPU~7_combout ;
wire \dadoParaCPU~8_combout ;
wire \dadoParaCPU~10_combout ;
wire \dadoParaCPU~12_combout ;
wire \dadoParaCPU~13_combout ;
wire \dadoParaCPU~16_combout ;
wire \dadoParaCPU[0]~reg0_regout ;
wire \cache[1][1]~82_combout ;
wire \cache[1][1]~regout ;
wire \dadoParaCPU~17_combout ;
wire \dadoParaCPU~22_combout ;
wire \dadoParaCPU~23_combout ;
wire \dadoParaCPU~18_combout ;
wire \dadoParaCPU~20_combout ;
wire \dadoParaCPU~21_combout ;
wire \dadoParaCPU~24_combout ;
wire \dadoParaCPU~25_combout ;
wire \dadoParaCPU[1]~reg0_regout ;
wire \dadoParaCPU~26_combout ;
wire \dadoParaCPU~27_combout ;
wire \cache[3][2]~93_combout ;
wire \cache[3][2]~regout ;
wire \cache[1][2]~94_combout ;
wire \cache[1][2]~regout ;
wire \dadoParaCPU~28_combout ;
wire \dadoParaCPU~29_combout ;
wire \dadoParaCPU~30_combout ;
wire \dadoParaCPU~32_combout ;
wire \dadoParaCPU~34_combout ;
wire \dadoParaCPU~35_combout ;
wire \dadoParaCPU~36_combout ;
wire \dadoParaCPU[2]~reg0_regout ;
wire [3:0] varEndMem;
wire [2:0] varDadoWriteBack;
wire [2:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [2:0] \data~combout ;
wire [4:0] \address~combout ;

wire [2:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

// Location: LCFF_X21_Y33_N19
cycloneii_lcell_ff \cache[4][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][8]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][8]~regout ));

// Location: LCFF_X21_Y33_N29
cycloneii_lcell_ff \cache[0][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][8]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][8]~regout ));

// Location: LCCOMB_X21_Y33_N2
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\address~combout [0]) # ((\address~combout [1] & ((\cache[4][8]~regout ))) # (!\address~combout [1] & (\cache[0][8]~regout )))

	.dataa(\address~combout [0]),
	.datab(\cache[0][8]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[4][8]~regout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFEAE;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N25
cycloneii_lcell_ff \cache[2][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][3]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][3]~regout ));

// Location: LCFF_X24_Y33_N21
cycloneii_lcell_ff \cache[7][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][3]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][3]~regout ));

// Location: LCFF_X23_Y33_N7
cycloneii_lcell_ff \cache[7][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][4]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][4]~regout ));

// Location: LCCOMB_X24_Y33_N4
cycloneii_lcell_comb \tag~10 (
// Equation(s):
// \tag~10_combout  = (\address~combout [1] & ((\address~combout [0] & ((\cache[3][3]~regout ))) # (!\address~combout [0] & (\cache[1][3]~regout )))) # (!\address~combout [1] & (\address~combout [0]))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[1][3]~regout ),
	.datad(\cache[3][3]~regout ),
	.cin(gnd),
	.combout(\tag~10_combout ),
	.cout());
// synopsys translate_off
defparam \tag~10 .lut_mask = 16'hEC64;
defparam \tag~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N2
cycloneii_lcell_comb \tag~11 (
// Equation(s):
// \tag~11_combout  = (\address~combout [1] & (((\tag~10_combout )))) # (!\address~combout [1] & ((\tag~10_combout  & (\cache[7][3]~regout )) # (!\tag~10_combout  & ((\cache[5][3]~regout )))))

	.dataa(\address~combout [1]),
	.datab(\cache[7][3]~regout ),
	.datac(\cache[5][3]~regout ),
	.datad(\tag~10_combout ),
	.cin(gnd),
	.combout(\tag~11_combout ),
	.cout());
// synopsys translate_off
defparam \tag~11 .lut_mask = 16'hEE50;
defparam \tag~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N10
cycloneii_lcell_comb \tag~22 (
// Equation(s):
// \tag~22_combout  = (\address~combout [0] & (((!\address~combout [1])) # (!\cache[3][5]~regout ))) # (!\address~combout [0] & (((\cache[1][5]~regout  & \address~combout [1]))))

	.dataa(\cache[3][5]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[1][5]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~22_combout ),
	.cout());
// synopsys translate_off
defparam \tag~22 .lut_mask = 16'h74CC;
defparam \tag~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \dadoParaCPU~1 (
// Equation(s):
// \dadoParaCPU~1_combout  = (\dadoParaCPU~0_combout ) # ((\address~combout [1] & \data~combout [0]))

	.dataa(\dadoParaCPU~0_combout ),
	.datab(\address~combout [1]),
	.datac(\data~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dadoParaCPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~1 .lut_mask = 16'hEAEA;
defparam \dadoParaCPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\address~combout [1] & ((\cache[5][0]~regout ) # ((\address~combout [0])))) # (!\address~combout [1] & (((!\address~combout [0] & \cache[1][0]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[5][0]~regout ),
	.datac(\address~combout [0]),
	.datad(\cache[1][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hADA8;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cycloneii_lcell_comb \dadoParaCPU~11 (
// Equation(s):
// \dadoParaCPU~11_combout  = (\dadoParaCPU~6_combout ) # ((\data~combout [0] & !\address~combout [1]))

	.dataa(\dadoParaCPU~6_combout ),
	.datab(\data~combout [0]),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dadoParaCPU~11_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~11 .lut_mask = 16'hAEAE;
defparam \dadoParaCPU~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N21
cycloneii_lcell_ff \cache[2][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][1]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][1]~regout ));

// Location: LCFF_X24_Y32_N31
cycloneii_lcell_ff \cache[3][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][1]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][1]~regout ));

// Location: LCCOMB_X25_Y32_N20
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\address~combout [1] & (((\address~combout [0])))) # (!\address~combout [1] & ((\address~combout [0] & (!\cache[3][1]~regout )) # (!\address~combout [0] & ((\cache[1][1]~regout )))))

	.dataa(\cache[3][1]~regout ),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[1][1]~regout ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hD3D0;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneii_lcell_comb \dadoParaCPU~19 (
// Equation(s):
// \dadoParaCPU~19_combout  = (!\address~combout [1] & ((\address~combout [0] & ((\cache[7][1]~regout ))) # (!\address~combout [0] & (\cache[5][1]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[5][1]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[7][1]~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU~19_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~19 .lut_mask = 16'h0E04;
defparam \dadoParaCPU~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N13
cycloneii_lcell_ff \cache[4][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][2]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][2]~regout ));

// Location: LCFF_X24_Y32_N11
cycloneii_lcell_ff \cache[6][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][2]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][2]~regout ));

// Location: LCCOMB_X28_Y32_N2
cycloneii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\address~combout [0] & (((\address~combout [1])) # (!\cache[3][2]~regout ))) # (!\address~combout [0] & (((!\address~combout [1] & !\cache[1][2]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[3][2]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[1][2]~regout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hA2A7;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cycloneii_lcell_comb \dadoParaCPU~31 (
// Equation(s):
// \dadoParaCPU~31_combout  = (\dadoParaCPU~26_combout ) # ((\address~combout [1] & \ram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(vcc),
	.datab(\dadoParaCPU~26_combout ),
	.datac(\address~combout [1]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadoParaCPU~31_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~31 .lut_mask = 16'hFCCC;
defparam \dadoParaCPU~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cycloneii_lcell_comb \dadoParaCPU~33 (
// Equation(s):
// \dadoParaCPU~33_combout  = (\dadoParaCPU~28_combout ) # ((!\address~combout [1] & \data~combout [2]))

	.dataa(\address~combout [1]),
	.datab(\data~combout [2]),
	.datac(vcc),
	.datad(\dadoParaCPU~28_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~33_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~33 .lut_mask = 16'hFF44;
defparam \dadoParaCPU~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N30
cycloneii_lcell_comb \cache[4][8]~20 (
// Equation(s):
// \cache[4][8]~20_combout  = (\wren~combout  & ((\always0~2_combout ) # ((\Mux30~1_combout  & \always0~4_combout )))) # (!\wren~combout  & (((\Mux30~1_combout ))))

	.dataa(\always0~2_combout ),
	.datab(\Mux30~1_combout ),
	.datac(\always0~4_combout ),
	.datad(\wren~combout ),
	.cin(gnd),
	.combout(\cache[4][8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][8]~20 .lut_mask = 16'hEACC;
defparam \cache[4][8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N18
cycloneii_lcell_comb \cache[4][8]~22 (
// Equation(s):
// \cache[4][8]~22_combout  = (\cache[4][8]~regout ) # ((\via1~0_combout  & (\cache[4][8]~20_combout  & !\cache[0][8]~21_combout )))

	.dataa(\via1~0_combout ),
	.datab(\cache[4][8]~20_combout ),
	.datac(\cache[4][8]~regout ),
	.datad(\cache[0][8]~21_combout ),
	.cin(gnd),
	.combout(\cache[4][8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][8]~22 .lut_mask = 16'hF0F8;
defparam \cache[4][8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N28
cycloneii_lcell_comb \cache[0][8]~23 (
// Equation(s):
// \cache[0][8]~23_combout  = (\cache[0][8]~regout ) # ((!\via1~1_combout  & (\cache[4][8]~20_combout  & !\cache[0][8]~21_combout )))

	.dataa(\via1~1_combout ),
	.datab(\cache[4][8]~20_combout ),
	.datac(\cache[0][8]~regout ),
	.datad(\cache[0][8]~21_combout ),
	.cin(gnd),
	.combout(\cache[0][8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][8]~23 .lut_mask = 16'hF0F4;
defparam \cache[0][8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cycloneii_lcell_comb \cache[2][3]~28 (
// Equation(s):
// \cache[2][3]~28_combout  = (\cache[2][3]~95_combout  & ((\address~combout [2]))) # (!\cache[2][3]~95_combout  & (\cache[2][3]~regout ))

	.dataa(\cache[2][3]~95_combout ),
	.datab(vcc),
	.datac(\cache[2][3]~regout ),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\cache[2][3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][3]~28 .lut_mask = 16'hFA50;
defparam \cache[2][3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N20
cycloneii_lcell_comb \cache[7][3]~39 (
// Equation(s):
// \cache[7][3]~39_combout  = (\cache[7][3]~102_combout  & (\address~combout [2])) # (!\cache[7][3]~102_combout  & ((\cache[7][3]~regout )))

	.dataa(vcc),
	.datab(\address~combout [2]),
	.datac(\cache[7][3]~regout ),
	.datad(\cache[7][3]~102_combout ),
	.cin(gnd),
	.combout(\cache[7][3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][3]~39 .lut_mask = 16'hCCF0;
defparam \cache[7][3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N6
cycloneii_lcell_comb \cache[7][4]~43 (
// Equation(s):
// \cache[7][4]~43_combout  = (\cache[7][3]~102_combout  & (\address~combout [3])) # (!\cache[7][3]~102_combout  & ((\cache[7][4]~regout )))

	.dataa(\address~combout [3]),
	.datab(vcc),
	.datac(\cache[7][4]~regout ),
	.datad(\cache[7][3]~102_combout ),
	.cin(gnd),
	.combout(\cache[7][4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][4]~43 .lut_mask = 16'hAAF0;
defparam \cache[7][4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneii_lcell_comb \cache[2][1]~78 (
// Equation(s):
// \cache[2][1]~78_combout  = (\via1~2_combout  & ((\cache[4][0]~66_combout  & (!\cache~77_combout )) # (!\cache[4][0]~66_combout  & ((\cache[2][1]~regout ))))) # (!\via1~2_combout  & (((\cache[2][1]~regout ))))

	.dataa(\cache~77_combout ),
	.datab(\via1~2_combout ),
	.datac(\cache[2][1]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[2][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][1]~78 .lut_mask = 16'h74F0;
defparam \cache[2][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneii_lcell_comb \cache[3][1]~83 (
// Equation(s):
// \cache[3][1]~83_combout  = (\via1~2_combout  & ((\cache[1][0]~72_combout  & ((\cache[3][1]~regout ))) # (!\cache[1][0]~72_combout  & (!\cache~77_combout )))) # (!\via1~2_combout  & (((\cache[3][1]~regout ))))

	.dataa(\via1~2_combout ),
	.datab(\cache~77_combout ),
	.datac(\cache[3][1]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[3][1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][1]~83 .lut_mask = 16'hF072;
defparam \cache[3][1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneii_lcell_comb \cache[4][2]~88 (
// Equation(s):
// \cache[4][2]~88_combout  = (\via1~0_combout  & ((\cache[4][0]~66_combout  & (\cache~86_combout )) # (!\cache[4][0]~66_combout  & ((\cache[4][2]~regout ))))) # (!\via1~0_combout  & (((\cache[4][2]~regout ))))

	.dataa(\cache~86_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[4][2]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[4][2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][2]~88 .lut_mask = 16'hB8F0;
defparam \cache[4][2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \cache[6][2]~90 (
// Equation(s):
// \cache[6][2]~90_combout  = (\via1~3_combout  & ((\cache[4][0]~66_combout  & ((\cache~86_combout ))) # (!\cache[4][0]~66_combout  & (\cache[6][2]~regout )))) # (!\via1~3_combout  & (((\cache[6][2]~regout ))))

	.dataa(\via1~3_combout ),
	.datab(\cache[4][0]~66_combout ),
	.datac(\cache[6][2]~regout ),
	.datad(\cache~86_combout ),
	.cin(gnd),
	.combout(\cache[6][2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][2]~90 .lut_mask = 16'hF870;
defparam \cache[6][2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .input_async_reset = "none";
defparam \data[1]~I .input_power_up = "low";
defparam \data[1]~I .input_register_mode = "none";
defparam \data[1]~I .input_sync_reset = "none";
defparam \data[1]~I .oe_async_reset = "none";
defparam \data[1]~I .oe_power_up = "low";
defparam \data[1]~I .oe_register_mode = "none";
defparam \data[1]~I .oe_sync_reset = "none";
defparam \data[1]~I .operation_mode = "input";
defparam \data[1]~I .output_async_reset = "none";
defparam \data[1]~I .output_power_up = "low";
defparam \data[1]~I .output_register_mode = "none";
defparam \data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "input";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "input";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N16
cycloneii_lcell_comb \via1~0 (
// Equation(s):
// \via1~0_combout  = (!\address~combout [0] & \address~combout [1])

	.dataa(\address~combout [0]),
	.datab(vcc),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via1~0_combout ),
	.cout());
// synopsys translate_off
defparam \via1~0 .lut_mask = 16'h5050;
defparam \via1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wren~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wren~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren));
// synopsys translate_off
defparam \wren~I .input_async_reset = "none";
defparam \wren~I .input_power_up = "low";
defparam \wren~I .input_register_mode = "none";
defparam \wren~I .input_sync_reset = "none";
defparam \wren~I .oe_async_reset = "none";
defparam \wren~I .oe_power_up = "low";
defparam \wren~I .oe_register_mode = "none";
defparam \wren~I .oe_sync_reset = "none";
defparam \wren~I .operation_mode = "input";
defparam \wren~I .output_async_reset = "none";
defparam \wren~I .output_power_up = "low";
defparam \wren~I .output_register_mode = "none";
defparam \wren~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "input";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N20
cycloneii_lcell_comb \cache~55 (
// Equation(s):
// \cache~55_combout  = (!\always0~2_combout  & ((!\always0~4_combout ) # (!\Mux30~1_combout )))

	.dataa(vcc),
	.datab(\Mux30~1_combout ),
	.datac(\always0~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\cache~55_combout ),
	.cout());
// synopsys translate_off
defparam \cache~55 .lut_mask = 16'h003F;
defparam \cache~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N4
cycloneii_lcell_comb \cache~104 (
// Equation(s):
// \cache~104_combout  = (\address~combout [1] & ((\address~combout [0] & (\cache~55_combout )) # (!\address~combout [0] & ((\cache[6][7]~regout ))))) # (!\address~combout [1] & (((\cache[6][7]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\cache~55_combout ),
	.datac(\cache[6][7]~regout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\cache~104_combout ),
	.cout());
// synopsys translate_off
defparam \cache~104 .lut_mask = 16'hD8F0;
defparam \cache~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N14
cycloneii_lcell_comb \varEspera~0 (
// Equation(s):
// \varEspera~0_combout  = (!\varEspera~regout  & (\always0~4_combout  & !\always0~2_combout ))

	.dataa(vcc),
	.datab(\varEspera~regout ),
	.datac(\always0~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\varEspera~0_combout ),
	.cout());
// synopsys translate_off
defparam \varEspera~0 .lut_mask = 16'h0030;
defparam \varEspera~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneii_lcell_comb \varEnviaDado~0 (
// Equation(s):
// \varEnviaDado~0_combout  = (\varEspera~regout  & (((\varEnviaDado~regout )))) # (!\varEspera~regout  & ((\wren~combout  & (\varEnviaDado~regout )) # (!\wren~combout  & ((!\hit~0_combout )))))

	.dataa(\varEspera~regout ),
	.datab(\wren~combout ),
	.datac(\varEnviaDado~regout ),
	.datad(\hit~0_combout ),
	.cin(gnd),
	.combout(\varEnviaDado~0_combout ),
	.cout());
// synopsys translate_off
defparam \varEnviaDado~0 .lut_mask = 16'hE0F1;
defparam \varEnviaDado~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N13
cycloneii_lcell_ff varEnviaDado(
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varEnviaDado~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\varEnviaDado~regout ));

// Location: LCCOMB_X25_Y33_N20
cycloneii_lcell_comb \varEspera~1 (
// Equation(s):
// \varEspera~1_combout  = (!\wren~combout  & (\varEspera~0_combout  & !\varEnviaDado~regout ))

	.dataa(vcc),
	.datab(\wren~combout ),
	.datac(\varEspera~0_combout ),
	.datad(\varEnviaDado~regout ),
	.cin(gnd),
	.combout(\varEspera~1_combout ),
	.cout());
// synopsys translate_off
defparam \varEspera~1 .lut_mask = 16'h0030;
defparam \varEspera~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N21
cycloneii_lcell_ff varEspera(
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varEspera~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\varEspera~regout ));

// Location: LCFF_X21_Y33_N5
cycloneii_lcell_ff \cache[6][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache~104_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\varEspera~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][7]~regout ));

// Location: LCCOMB_X21_Y33_N8
cycloneii_lcell_comb \cache[2][7]~61 (
// Equation(s):
// \cache[2][7]~61_combout  = (\via1~2_combout  & ((\varEspera~regout  & (\cache[2][7]~regout )) # (!\varEspera~regout  & ((!\cache~55_combout ))))) # (!\via1~2_combout  & (((\cache[2][7]~regout ))))

	.dataa(\via1~2_combout ),
	.datab(\varEspera~regout ),
	.datac(\cache[2][7]~regout ),
	.datad(\cache~55_combout ),
	.cin(gnd),
	.combout(\cache[2][7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][7]~61 .lut_mask = 16'hD0F2;
defparam \cache[2][7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N9
cycloneii_lcell_ff \cache[2][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][7]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][7]~regout ));

// Location: LCCOMB_X21_Y33_N0
cycloneii_lcell_comb \cache[0][7]~63 (
// Equation(s):
// \cache[0][7]~63_combout  = (\via1~1_combout  & (((\cache[0][7]~regout )))) # (!\via1~1_combout  & ((\varEspera~regout  & (\cache[0][7]~regout )) # (!\varEspera~regout  & ((!\cache~55_combout )))))

	.dataa(\via1~1_combout ),
	.datab(\varEspera~regout ),
	.datac(\cache[0][7]~regout ),
	.datad(\cache~55_combout ),
	.cin(gnd),
	.combout(\cache[0][7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][7]~63 .lut_mask = 16'hE0F1;
defparam \cache[0][7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N1
cycloneii_lcell_ff \cache[0][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][7]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][7]~regout ));

// Location: LCCOMB_X21_Y33_N10
cycloneii_lcell_comb \cache[4][7]~62 (
// Equation(s):
// \cache[4][7]~62_combout  = (\via1~0_combout  & ((\varEspera~regout  & (\cache[4][7]~regout )) # (!\varEspera~regout  & ((!\cache~55_combout ))))) # (!\via1~0_combout  & (((\cache[4][7]~regout ))))

	.dataa(\via1~0_combout ),
	.datab(\varEspera~regout ),
	.datac(\cache[4][7]~regout ),
	.datad(\cache~55_combout ),
	.cin(gnd),
	.combout(\cache[4][7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][7]~62 .lut_mask = 16'hD0F2;
defparam \cache[4][7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N11
cycloneii_lcell_ff \cache[4][7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][7]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][7]~regout ));

// Location: LCCOMB_X21_Y33_N6
cycloneii_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & ((!\cache[4][7]~regout ))) # (!\address~combout [1] & (!\cache[0][7]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[0][7]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[4][7]~regout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hA1F1;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N22
cycloneii_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\address~combout [0] & ((\Mux30~0_combout  & (\cache[6][7]~regout )) # (!\Mux30~0_combout  & ((!\cache[2][7]~regout ))))) # (!\address~combout [0] & (((\Mux30~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[6][7]~regout ),
	.datac(\cache[2][7]~regout ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hDD0A;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneii_lcell_comb \cache[6][3]~98 (
// Equation(s):
// \cache[6][3]~98_combout  = (\address~combout [1] & (\address~combout [0] & (\Mux30~1_combout  & \varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\Mux30~1_combout ),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[6][3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][3]~98 .lut_mask = 16'h8000;
defparam \cache[6][3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneii_lcell_comb \cache[6][5]~35 (
// Equation(s):
// \cache[6][5]~35_combout  = (\cache[6][3]~98_combout  & (!\address~combout [4])) # (!\cache[6][3]~98_combout  & ((\cache[6][5]~regout )))

	.dataa(vcc),
	.datab(\address~combout [4]),
	.datac(\cache[6][5]~regout ),
	.datad(\cache[6][3]~98_combout ),
	.cin(gnd),
	.combout(\cache[6][5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][5]~35 .lut_mask = 16'h33F0;
defparam \cache[6][5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N19
cycloneii_lcell_ff \cache[6][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][5]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][5]~regout ));

// Location: LCCOMB_X21_Y32_N10
cycloneii_lcell_comb \cache[4][3]~96 (
// Equation(s):
// \cache[4][3]~96_combout  = (\address~combout [1] & (!\address~combout [0] & (\Mux30~1_combout  & \varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\Mux30~1_combout ),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[4][3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][3]~96 .lut_mask = 16'h2000;
defparam \cache[4][3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneii_lcell_comb \cache[4][5]~33 (
// Equation(s):
// \cache[4][5]~33_combout  = (\cache[4][3]~96_combout  & (\address~combout [4])) # (!\cache[4][3]~96_combout  & ((\cache[4][5]~regout )))

	.dataa(vcc),
	.datab(\address~combout [4]),
	.datac(\cache[4][5]~regout ),
	.datad(\cache[4][3]~96_combout ),
	.cin(gnd),
	.combout(\cache[4][5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][5]~33 .lut_mask = 16'hCCF0;
defparam \cache[4][5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N5
cycloneii_lcell_ff \cache[4][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][5]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][5]~regout ));

// Location: LCCOMB_X21_Y32_N12
cycloneii_lcell_comb \cache[0][3]~97 (
// Equation(s):
// \cache[0][3]~97_combout  = (!\address~combout [1] & (!\address~combout [0] & (\Mux30~1_combout  & \varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\Mux30~1_combout ),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[0][3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][3]~97 .lut_mask = 16'h1000;
defparam \cache[0][3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneii_lcell_comb \cache[0][5]~34 (
// Equation(s):
// \cache[0][5]~34_combout  = (\cache[0][3]~97_combout  & (!\address~combout [4])) # (!\cache[0][3]~97_combout  & ((\cache[0][5]~regout )))

	.dataa(vcc),
	.datab(\address~combout [4]),
	.datac(\cache[0][5]~regout ),
	.datad(\cache[0][3]~97_combout ),
	.cin(gnd),
	.combout(\cache[0][5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][5]~34 .lut_mask = 16'h33F0;
defparam \cache[0][5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N27
cycloneii_lcell_ff \cache[0][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][5]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][5]~regout ));

// Location: LCCOMB_X22_Y32_N24
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][5]~regout )) # (!\address~combout [1] & ((!\cache[0][5]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][5]~regout ),
	.datad(\cache[0][5]~regout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hC8D9;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneii_lcell_comb \cache[2][3]~95 (
// Equation(s):
// \cache[2][3]~95_combout  = (!\address~combout [1] & (\address~combout [0] & (\Mux30~1_combout  & \varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\Mux30~1_combout ),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[2][3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][3]~95 .lut_mask = 16'h4000;
defparam \cache[2][3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneii_lcell_comb \cache[2][5]~32 (
// Equation(s):
// \cache[2][5]~32_combout  = (\cache[2][3]~95_combout  & (\address~combout [4])) # (!\cache[2][3]~95_combout  & ((\cache[2][5]~regout )))

	.dataa(vcc),
	.datab(\address~combout [4]),
	.datac(\cache[2][5]~regout ),
	.datad(\cache[2][3]~95_combout ),
	.cin(gnd),
	.combout(\cache[2][5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][5]~32 .lut_mask = 16'hCCF0;
defparam \cache[2][5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N31
cycloneii_lcell_ff \cache[2][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][5]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][5]~regout ));

// Location: LCCOMB_X22_Y32_N16
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\address~combout [0] & ((\Mux17~0_combout  & (!\cache[6][5]~regout )) # (!\Mux17~0_combout  & ((\cache[2][5]~regout ))))) # (!\address~combout [0] & (((\Mux17~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[6][5]~regout ),
	.datac(\Mux17~0_combout ),
	.datad(\cache[2][5]~regout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'h7A70;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "input";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneii_lcell_comb \cache[2][4]~24 (
// Equation(s):
// \cache[2][4]~24_combout  = (\cache[2][3]~95_combout  & (\address~combout [3])) # (!\cache[2][3]~95_combout  & ((\cache[2][4]~regout )))

	.dataa(vcc),
	.datab(\address~combout [3]),
	.datac(\cache[2][4]~regout ),
	.datad(\cache[2][3]~95_combout ),
	.cin(gnd),
	.combout(\cache[2][4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][4]~24 .lut_mask = 16'hCCF0;
defparam \cache[2][4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N1
cycloneii_lcell_ff \cache[2][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][4]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][4]~regout ));

// Location: LCCOMB_X22_Y32_N20
cycloneii_lcell_comb \cache[6][4]~27 (
// Equation(s):
// \cache[6][4]~27_combout  = (\cache[6][3]~98_combout  & (!\address~combout [3])) # (!\cache[6][3]~98_combout  & ((\cache[6][4]~regout )))

	.dataa(vcc),
	.datab(\address~combout [3]),
	.datac(\cache[6][4]~regout ),
	.datad(\cache[6][3]~98_combout ),
	.cin(gnd),
	.combout(\cache[6][4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][4]~27 .lut_mask = 16'h33F0;
defparam \cache[6][4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N21
cycloneii_lcell_ff \cache[6][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][4]~regout ));

// Location: LCCOMB_X22_Y32_N8
cycloneii_lcell_comb \cache[0][4]~26 (
// Equation(s):
// \cache[0][4]~26_combout  = (\cache[0][3]~97_combout  & (\address~combout [3])) # (!\cache[0][3]~97_combout  & ((\cache[0][4]~regout )))

	.dataa(vcc),
	.datab(\address~combout [3]),
	.datac(\cache[0][4]~regout ),
	.datad(\cache[0][3]~97_combout ),
	.cin(gnd),
	.combout(\cache[0][4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][4]~26 .lut_mask = 16'hCCF0;
defparam \cache[0][4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N9
cycloneii_lcell_ff \cache[0][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][4]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][4]~regout ));

// Location: LCCOMB_X22_Y32_N6
cycloneii_lcell_comb \cache[4][4]~25 (
// Equation(s):
// \cache[4][4]~25_combout  = (\cache[4][3]~96_combout  & (\address~combout [3])) # (!\cache[4][3]~96_combout  & ((\cache[4][4]~regout )))

	.dataa(vcc),
	.datab(\address~combout [3]),
	.datac(\cache[4][4]~regout ),
	.datad(\cache[4][3]~96_combout ),
	.cin(gnd),
	.combout(\cache[4][4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][4]~25 .lut_mask = 16'hCCF0;
defparam \cache[4][4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N7
cycloneii_lcell_ff \cache[4][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][4]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][4]~regout ));

// Location: LCCOMB_X22_Y32_N10
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[4][4]~regout ))) # (!\address~combout [1] & (\cache[0][4]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][4]~regout ),
	.datad(\cache[4][4]~regout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hDC98;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\address~combout [0] & ((\Mux18~0_combout  & ((!\cache[6][4]~regout ))) # (!\Mux18~0_combout  & (\cache[2][4]~regout )))) # (!\address~combout [0] & (((\Mux18~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[2][4]~regout ),
	.datac(\cache[6][4]~regout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'h5F88;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "input";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N20
cycloneii_lcell_comb \cache[6][3]~31 (
// Equation(s):
// \cache[6][3]~31_combout  = (\cache[6][3]~98_combout  & (\address~combout [2])) # (!\cache[6][3]~98_combout  & ((\cache[6][3]~regout )))

	.dataa(vcc),
	.datab(\address~combout [2]),
	.datac(\cache[6][3]~regout ),
	.datad(\cache[6][3]~98_combout ),
	.cin(gnd),
	.combout(\cache[6][3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][3]~31 .lut_mask = 16'hCCF0;
defparam \cache[6][3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N21
cycloneii_lcell_ff \cache[6][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][3]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][3]~regout ));

// Location: LCCOMB_X21_Y32_N4
cycloneii_lcell_comb \cache[0][3]~30 (
// Equation(s):
// \cache[0][3]~30_combout  = (\cache[0][3]~97_combout  & (\address~combout [2])) # (!\cache[0][3]~97_combout  & ((\cache[0][3]~regout )))

	.dataa(vcc),
	.datab(\address~combout [2]),
	.datac(\cache[0][3]~regout ),
	.datad(\cache[0][3]~97_combout ),
	.cin(gnd),
	.combout(\cache[0][3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][3]~30 .lut_mask = 16'hCCF0;
defparam \cache[0][3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N5
cycloneii_lcell_ff \cache[0][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][3]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][3]~regout ));

// Location: LCCOMB_X21_Y32_N30
cycloneii_lcell_comb \cache[4][3]~29 (
// Equation(s):
// \cache[4][3]~29_combout  = (\cache[4][3]~96_combout  & (\address~combout [2])) # (!\cache[4][3]~96_combout  & ((\cache[4][3]~regout )))

	.dataa(vcc),
	.datab(\address~combout [2]),
	.datac(\cache[4][3]~regout ),
	.datad(\cache[4][3]~96_combout ),
	.cin(gnd),
	.combout(\cache[4][3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][3]~29 .lut_mask = 16'hCCF0;
defparam \cache[4][3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N31
cycloneii_lcell_ff \cache[4][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][3]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][3]~regout ));

// Location: LCCOMB_X21_Y32_N2
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[4][3]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & (\cache[0][3]~regout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[0][3]~regout ),
	.datad(\cache[4][3]~regout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hBA98;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\address~combout [0] & ((\Mux19~0_combout  & ((\cache[6][3]~regout ))) # (!\Mux19~0_combout  & (\cache[2][3]~regout )))) # (!\address~combout [0] & (((\Mux19~0_combout ))))

	.dataa(\cache[2][3]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[6][3]~regout ),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hF388;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\address~combout [2] & (\Mux19~1_combout  & (\address~combout [3] $ (!\Mux18~1_combout )))) # (!\address~combout [2] & (!\Mux19~1_combout  & (\address~combout [3] $ (!\Mux18~1_combout ))))

	.dataa(\address~combout [2]),
	.datab(\address~combout [3]),
	.datac(\Mux18~1_combout ),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h8241;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\always0~0_combout  & (\always0~1_combout  & (\address~combout [4] $ (!\Mux17~1_combout ))))

	.dataa(\always0~0_combout ),
	.datab(\address~combout [4]),
	.datac(\Mux17~1_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h8200;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N24
cycloneii_lcell_comb \cache[5][8]~48 (
// Equation(s):
// \cache[5][8]~48_combout  = (\varEspera~regout ) # ((\always0~2_combout ) # ((!\wren~combout  & !\always0~4_combout )))

	.dataa(\varEspera~regout ),
	.datab(\wren~combout ),
	.datac(\always0~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~48 .lut_mask = 16'hFFAB;
defparam \cache[5][8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N8
cycloneii_lcell_comb \cache[5][8]~50 (
// Equation(s):
// \cache[5][8]~50_combout  = (\cache[5][8]~regout ) # ((!\dadoParaCPU[0]~14_combout  & (\via1~0_combout  & !\cache[5][8]~48_combout )))

	.dataa(\dadoParaCPU[0]~14_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[5][8]~regout ),
	.datad(\cache[5][8]~48_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~50 .lut_mask = 16'hF0F4;
defparam \cache[5][8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N9
cycloneii_lcell_ff \cache[5][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][8]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][8]~regout ));

// Location: LCCOMB_X28_Y32_N16
cycloneii_lcell_comb \via1~3 (
// Equation(s):
// \via1~3_combout  = (\address~combout [1] & \address~combout [0])

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(vcc),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\via1~3_combout ),
	.cout());
// synopsys translate_off
defparam \via1~3 .lut_mask = 16'hCC00;
defparam \via1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N22
cycloneii_lcell_comb \cache[7][8]~49 (
// Equation(s):
// \cache[7][8]~49_combout  = (\cache[7][8]~regout ) # ((!\dadoParaCPU[0]~14_combout  & (\via1~3_combout  & !\cache[5][8]~48_combout )))

	.dataa(\dadoParaCPU[0]~14_combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[7][8]~regout ),
	.datad(\cache[5][8]~48_combout ),
	.cin(gnd),
	.combout(\cache[7][8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][8]~49 .lut_mask = 16'hF0F4;
defparam \cache[7][8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N23
cycloneii_lcell_ff \cache[7][8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][8]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][8]~regout ));

// Location: LCCOMB_X24_Y33_N26
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ((\address~combout [0] & ((\cache[7][8]~regout ))) # (!\address~combout [0] & (\cache[5][8]~regout ))) # (!\address~combout [1])

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[5][8]~regout ),
	.datad(\cache[7][8]~regout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hFD75;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N2
cycloneii_lcell_comb \cache[3][3]~99 (
// Equation(s):
// \cache[3][3]~99_combout  = (\varEspera~0_combout  & (!\Mux30~1_combout  & (\address~combout [0] & !\address~combout [1])))

	.dataa(\varEspera~0_combout ),
	.datab(\Mux30~1_combout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\cache[3][3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][3]~99 .lut_mask = 16'h0020;
defparam \cache[3][3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N24
cycloneii_lcell_comb \cache[3][5]~44 (
// Equation(s):
// \cache[3][5]~44_combout  = (\cache[3][3]~99_combout  & (\address~combout [4])) # (!\cache[3][3]~99_combout  & ((\cache[3][5]~regout )))

	.dataa(\address~combout [4]),
	.datab(vcc),
	.datac(\cache[3][5]~regout ),
	.datad(\cache[3][3]~99_combout ),
	.cin(gnd),
	.combout(\cache[3][5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][5]~44 .lut_mask = 16'hAAF0;
defparam \cache[3][5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N25
cycloneii_lcell_ff \cache[3][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][5]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][5]~regout ));

// Location: LCCOMB_X22_Y33_N30
cycloneii_lcell_comb \cache[1][3]~101 (
// Equation(s):
// \cache[1][3]~101_combout  = (\address~combout [1]) # ((\Mux30~1_combout ) # ((\address~combout [0]) # (!\varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\Mux30~1_combout ),
	.datac(\address~combout [0]),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[1][3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][3]~101 .lut_mask = 16'hFEFF;
defparam \cache[1][3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N16
cycloneii_lcell_comb \cache[1][5]~46 (
// Equation(s):
// \cache[1][5]~46_combout  = (\cache[1][3]~101_combout  & ((\cache[1][5]~regout ))) # (!\cache[1][3]~101_combout  & (!\address~combout [4]))

	.dataa(\address~combout [4]),
	.datab(vcc),
	.datac(\cache[1][5]~regout ),
	.datad(\cache[1][3]~101_combout ),
	.cin(gnd),
	.combout(\cache[1][5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][5]~46 .lut_mask = 16'hF055;
defparam \cache[1][5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N17
cycloneii_lcell_ff \cache[1][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][5]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][5]~regout ));

// Location: LCCOMB_X22_Y33_N0
cycloneii_lcell_comb \cache[5][3]~100 (
// Equation(s):
// \cache[5][3]~100_combout  = (\address~combout [1] & (!\Mux30~1_combout  & (!\address~combout [0] & \varEspera~0_combout )))

	.dataa(\address~combout [1]),
	.datab(\Mux30~1_combout ),
	.datac(\address~combout [0]),
	.datad(\varEspera~0_combout ),
	.cin(gnd),
	.combout(\cache[5][3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][3]~100 .lut_mask = 16'h0200;
defparam \cache[5][3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N18
cycloneii_lcell_comb \cache[5][5]~45 (
// Equation(s):
// \cache[5][5]~45_combout  = (\cache[5][3]~100_combout  & (\address~combout [4])) # (!\cache[5][3]~100_combout  & ((\cache[5][5]~regout )))

	.dataa(\address~combout [4]),
	.datab(vcc),
	.datac(\cache[5][5]~regout ),
	.datad(\cache[5][3]~100_combout ),
	.cin(gnd),
	.combout(\cache[5][5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][5]~45 .lut_mask = 16'hAAF0;
defparam \cache[5][5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N19
cycloneii_lcell_ff \cache[5][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][5]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][5]~regout ));

// Location: LCCOMB_X22_Y33_N26
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[5][5]~regout ))) # (!\address~combout [1] & (!\cache[1][5]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[1][5]~regout ),
	.datad(\cache[5][5]~regout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hCD89;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N22
cycloneii_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\address~combout [0] & ((\Mux24~0_combout  & (\cache[7][5]~regout )) # (!\Mux24~0_combout  & ((\cache[3][5]~regout ))))) # (!\address~combout [0] & (((\Mux24~0_combout ))))

	.dataa(\cache[7][5]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[3][5]~regout ),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hBBC0;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \cache[3][3]~36 (
// Equation(s):
// \cache[3][3]~36_combout  = (\cache[3][3]~99_combout  & (!\address~combout [2])) # (!\cache[3][3]~99_combout  & ((\cache[3][3]~regout )))

	.dataa(\address~combout [2]),
	.datab(vcc),
	.datac(\cache[3][3]~regout ),
	.datad(\cache[3][3]~99_combout ),
	.cin(gnd),
	.combout(\cache[3][3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][3]~36 .lut_mask = 16'h55F0;
defparam \cache[3][3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N17
cycloneii_lcell_ff \cache[3][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][3]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][3]~regout ));

// Location: LCCOMB_X23_Y33_N30
cycloneii_lcell_comb \cache[1][3]~38 (
// Equation(s):
// \cache[1][3]~38_combout  = (\cache[1][3]~101_combout  & ((\cache[1][3]~regout ))) # (!\cache[1][3]~101_combout  & (!\address~combout [2]))

	.dataa(\address~combout [2]),
	.datab(vcc),
	.datac(\cache[1][3]~101_combout ),
	.datad(\cache[1][3]~regout ),
	.cin(gnd),
	.combout(\cache[1][3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][3]~38 .lut_mask = 16'hF505;
defparam \cache[1][3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N5
cycloneii_lcell_ff \cache[1][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache[1][3]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][3]~regout ));

// Location: LCCOMB_X23_Y33_N0
cycloneii_lcell_comb \cache[5][3]~37 (
// Equation(s):
// \cache[5][3]~37_combout  = (\cache[5][3]~100_combout  & (\address~combout [2])) # (!\cache[5][3]~100_combout  & ((\cache[5][3]~regout )))

	.dataa(\address~combout [2]),
	.datab(\cache[5][3]~regout ),
	.datac(\cache[5][3]~100_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[5][3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][3]~37 .lut_mask = 16'hACAC;
defparam \cache[5][3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N3
cycloneii_lcell_ff \cache[5][3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache[5][3]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][3]~regout ));

// Location: LCCOMB_X24_Y33_N18
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[5][3]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & (!\cache[1][3]~regout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[1][3]~regout ),
	.datad(\cache[5][3]~regout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hAB89;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N14
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\address~combout [0] & ((\Mux26~0_combout  & (\cache[7][3]~regout )) # (!\Mux26~0_combout  & ((!\cache[3][3]~regout ))))) # (!\address~combout [0] & (((\Mux26~0_combout ))))

	.dataa(\cache[7][3]~regout ),
	.datab(\cache[3][3]~regout ),
	.datac(\address~combout [0]),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hAF30;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N4
cycloneii_lcell_comb \cache[5][4]~41 (
// Equation(s):
// \cache[5][4]~41_combout  = (\cache[5][3]~100_combout  & ((\address~combout [3]))) # (!\cache[5][3]~100_combout  & (\cache[5][4]~regout ))

	.dataa(\cache[5][3]~100_combout ),
	.datab(vcc),
	.datac(\cache[5][4]~regout ),
	.datad(\address~combout [3]),
	.cin(gnd),
	.combout(\cache[5][4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][4]~41 .lut_mask = 16'hFA50;
defparam \cache[5][4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N5
cycloneii_lcell_ff \cache[5][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][4]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][4]~regout ));

// Location: LCCOMB_X23_Y33_N22
cycloneii_lcell_comb \cache[1][4]~42 (
// Equation(s):
// \cache[1][4]~42_combout  = (\cache[1][3]~101_combout  & (\cache[1][4]~regout )) # (!\cache[1][3]~101_combout  & ((\address~combout [3])))

	.dataa(\cache[1][3]~101_combout ),
	.datab(vcc),
	.datac(\cache[1][4]~regout ),
	.datad(\address~combout [3]),
	.cin(gnd),
	.combout(\cache[1][4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][4]~42 .lut_mask = 16'hF5A0;
defparam \cache[1][4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N23
cycloneii_lcell_ff \cache[1][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][4]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][4]~regout ));

// Location: LCCOMB_X23_Y33_N20
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[5][4]~regout )) # (!\address~combout [1] & ((\cache[1][4]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[5][4]~regout ),
	.datad(\cache[1][4]~regout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hD9C8;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cycloneii_lcell_comb \cache[3][4]~40 (
// Equation(s):
// \cache[3][4]~40_combout  = (\cache[3][3]~99_combout  & (\address~combout [3])) # (!\cache[3][3]~99_combout  & ((\cache[3][4]~regout )))

	.dataa(\address~combout [3]),
	.datab(vcc),
	.datac(\cache[3][4]~regout ),
	.datad(\cache[3][3]~99_combout ),
	.cin(gnd),
	.combout(\cache[3][4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][4]~40 .lut_mask = 16'hAAF0;
defparam \cache[3][4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N11
cycloneii_lcell_ff \cache[3][4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][4]~regout ));

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\address~combout [0] & ((\Mux25~0_combout  & (\cache[7][4]~regout )) # (!\Mux25~0_combout  & ((\cache[3][4]~regout ))))) # (!\address~combout [0] & (((\Mux25~0_combout ))))

	.dataa(\cache[7][4]~regout ),
	.datab(\address~combout [0]),
	.datac(\Mux25~0_combout ),
	.datad(\cache[3][4]~regout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hBCB0;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\address~combout [3] & ((\address~combout [2] $ (\Mux26~1_combout )) # (!\Mux25~1_combout ))) # (!\address~combout [3] & ((\Mux25~1_combout ) # (\address~combout [2] $ (\Mux26~1_combout ))))

	.dataa(\address~combout [3]),
	.datab(\address~combout [2]),
	.datac(\Mux26~1_combout ),
	.datad(\Mux25~1_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h7DBE;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N0
cycloneii_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ((\always0~3_combout ) # (\address~combout [4] $ (\Mux24~1_combout ))) # (!\Mux23~0_combout )

	.dataa(\address~combout [4]),
	.datab(\Mux23~0_combout ),
	.datac(\Mux24~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hFF7B;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N30
cycloneii_lcell_comb \hit~0 (
// Equation(s):
// \hit~0_combout  = (\always0~2_combout ) # (!\always0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\always0~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \hit~0 .lut_mask = 16'hFF0F;
defparam \hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N0
cycloneii_lcell_comb \hit~reg0feeder (
// Equation(s):
// \hit~reg0feeder_combout  = \hit~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\hit~0_combout ),
	.cin(gnd),
	.combout(\hit~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hit~reg0feeder .lut_mask = 16'hFF00;
defparam \hit~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N1
cycloneii_lcell_ff \hit~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\hit~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\varEspera~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hit~reg0_regout ));

// Location: LCCOMB_X21_Y32_N8
cycloneii_lcell_comb \valid~reg0feeder (
// Equation(s):
// \valid~reg0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\valid~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valid~reg0feeder .lut_mask = 16'hFFFF;
defparam \valid~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N9
cycloneii_lcell_ff \valid~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\valid~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\varEspera~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\valid~reg0_regout ));

// Location: LCCOMB_X21_Y32_N6
cycloneii_lcell_comb \LRU~0 (
// Equation(s):
// \LRU~0_combout  = !\varEspera~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\varEspera~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\LRU~0_combout ),
	.cout());
// synopsys translate_off
defparam \LRU~0 .lut_mask = 16'h0F0F;
defparam \LRU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N7
cycloneii_lcell_ff \LRU~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\LRU~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LRU~reg0_regout ));

// Location: LCCOMB_X27_Y33_N28
cycloneii_lcell_comb \cache[5][8]~103 (
// Equation(s):
// \cache[5][8]~103_combout  = (\cache[5][8]~48_combout ) # ((\always0~4_combout  & \Mux30~1_combout ))

	.dataa(vcc),
	.datab(\always0~4_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\cache[5][8]~48_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~103 .lut_mask = 16'hFFC0;
defparam \cache[5][8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneii_lcell_comb \cache[5][6]~52 (
// Equation(s):
// \cache[5][6]~52_combout  = (\via1~0_combout  & ((\cache[5][8]~103_combout  & ((\cache[5][6]~regout ))) # (!\cache[5][8]~103_combout  & (\wren~combout )))) # (!\via1~0_combout  & (((\cache[5][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[5][6]~regout ),
	.datad(\cache[5][8]~103_combout ),
	.cin(gnd),
	.combout(\cache[5][6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][6]~52 .lut_mask = 16'hF0B8;
defparam \cache[5][6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N15
cycloneii_lcell_ff \cache[5][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][6]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][6]~regout ));

// Location: LCCOMB_X21_Y33_N24
cycloneii_lcell_comb \via1~1 (
// Equation(s):
// \via1~1_combout  = (\address~combout [0]) # (\address~combout [1])

	.dataa(\address~combout [0]),
	.datab(vcc),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via1~1_combout ),
	.cout());
// synopsys translate_off
defparam \via1~1 .lut_mask = 16'hFAFA;
defparam \via1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneii_lcell_comb \cache[1][6]~53 (
// Equation(s):
// \cache[1][6]~53_combout  = (\via1~1_combout  & (((\cache[1][6]~regout )))) # (!\via1~1_combout  & ((\cache[5][8]~103_combout  & ((\cache[1][6]~regout ))) # (!\cache[5][8]~103_combout  & (\wren~combout ))))

	.dataa(\wren~combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[1][6]~regout ),
	.datad(\cache[5][8]~103_combout ),
	.cin(gnd),
	.combout(\cache[1][6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][6]~53 .lut_mask = 16'hF0E2;
defparam \cache[1][6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N5
cycloneii_lcell_ff \cache[1][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][6]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][6]~regout ));

// Location: LCCOMB_X27_Y33_N22
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (!\cache[5][6]~regout )) # (!\address~combout [1] & ((!\cache[1][6]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[5][6]~regout ),
	.datac(\cache[1][6]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hBB05;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N8
cycloneii_lcell_comb \cache[7][6]~54 (
// Equation(s):
// \cache[7][6]~54_combout  = (\via1~3_combout  & ((\cache[5][8]~103_combout  & ((\cache[7][6]~regout ))) # (!\cache[5][8]~103_combout  & (\wren~combout )))) # (!\via1~3_combout  & (((\cache[7][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[7][6]~regout ),
	.datad(\cache[5][8]~103_combout ),
	.cin(gnd),
	.combout(\cache[7][6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][6]~54 .lut_mask = 16'hF0B8;
defparam \cache[7][6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N9
cycloneii_lcell_ff \cache[7][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][6]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][6]~regout ));

// Location: LCCOMB_X27_Y33_N18
cycloneii_lcell_comb \via1~2 (
// Equation(s):
// \via1~2_combout  = (\address~combout [0] & !\address~combout [1])

	.dataa(\address~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\via1~2_combout ),
	.cout());
// synopsys translate_off
defparam \via1~2 .lut_mask = 16'h00AA;
defparam \via1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneii_lcell_comb \cache[3][6]~51 (
// Equation(s):
// \cache[3][6]~51_combout  = (\via1~2_combout  & ((\cache[5][8]~103_combout  & ((\cache[3][6]~regout ))) # (!\cache[5][8]~103_combout  & (\wren~combout )))) # (!\via1~2_combout  & (((\cache[3][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~2_combout ),
	.datac(\cache[3][6]~regout ),
	.datad(\cache[5][8]~103_combout ),
	.cin(gnd),
	.combout(\cache[3][6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][6]~51 .lut_mask = 16'hF0B8;
defparam \cache[3][6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N13
cycloneii_lcell_ff \cache[3][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][6]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][6]~regout ));

// Location: LCCOMB_X27_Y33_N6
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\address~combout [0] & ((\Mux7~0_combout  & (!\cache[7][6]~regout )) # (!\Mux7~0_combout  & ((!\cache[3][6]~regout ))))) # (!\address~combout [0] & (\Mux7~0_combout ))

	.dataa(\address~combout [0]),
	.datab(\Mux7~0_combout ),
	.datac(\cache[7][6]~regout ),
	.datad(\cache[3][6]~regout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'h4C6E;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N26
cycloneii_lcell_comb \dirty~0 (
// Equation(s):
// \dirty~0_combout  = (!\always0~4_combout  & (!\always0~2_combout  & !\Mux7~1_combout ))

	.dataa(\always0~4_combout ),
	.datab(vcc),
	.datac(\always0~2_combout ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\dirty~0_combout ),
	.cout());
// synopsys translate_off
defparam \dirty~0 .lut_mask = 16'h0005;
defparam \dirty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneii_lcell_comb \dirty~1 (
// Equation(s):
// \dirty~1_combout  = (\wren~combout ) # ((\dirty~0_combout ) # ((!\Mux7~3_combout  & \always0~2_combout )))

	.dataa(\Mux7~3_combout ),
	.datab(\wren~combout ),
	.datac(\always0~2_combout ),
	.datad(\dirty~0_combout ),
	.cin(gnd),
	.combout(\dirty~1_combout ),
	.cout());
// synopsys translate_off
defparam \dirty~1 .lut_mask = 16'hFFDC;
defparam \dirty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N15
cycloneii_lcell_ff \dirty~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dirty~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\varEspera~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dirty~reg0_regout ));

// Location: LCCOMB_X25_Y33_N10
cycloneii_lcell_comb \cache[0][8]~21 (
// Equation(s):
// \cache[0][8]~21_combout  = (\varEspera~regout ) # ((!\wren~combout  & ((\always0~2_combout ) # (!\always0~4_combout ))))

	.dataa(\varEspera~regout ),
	.datab(\wren~combout ),
	.datac(\always0~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\cache[0][8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][8]~21 .lut_mask = 16'hBBAB;
defparam \cache[0][8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneii_lcell_comb \cache[2][6]~56 (
// Equation(s):
// \cache[2][6]~56_combout  = (!\cache[0][8]~21_combout  & ((\wren~combout  & ((!\cache~55_combout ))) # (!\wren~combout  & (\Mux30~1_combout ))))

	.dataa(\Mux30~1_combout ),
	.datab(\wren~combout ),
	.datac(\cache~55_combout ),
	.datad(\cache[0][8]~21_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~56 .lut_mask = 16'h002E;
defparam \cache[2][6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneii_lcell_comb \cache[4][6]~58 (
// Equation(s):
// \cache[4][6]~58_combout  = (\via1~0_combout  & ((\cache[2][6]~56_combout  & (\wren~combout )) # (!\cache[2][6]~56_combout  & ((\cache[4][6]~regout ))))) # (!\via1~0_combout  & (((\cache[4][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[4][6]~regout ),
	.datad(\cache[2][6]~56_combout ),
	.cin(gnd),
	.combout(\cache[4][6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][6]~58 .lut_mask = 16'hB8F0;
defparam \cache[4][6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N31
cycloneii_lcell_ff \cache[4][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][6]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][6]~regout ));

// Location: LCCOMB_X27_Y33_N20
cycloneii_lcell_comb \cache[0][6]~59 (
// Equation(s):
// \cache[0][6]~59_combout  = (\via1~1_combout  & (((\cache[0][6]~regout )))) # (!\via1~1_combout  & ((\cache[2][6]~56_combout  & (\wren~combout )) # (!\cache[2][6]~56_combout  & ((\cache[0][6]~regout )))))

	.dataa(\wren~combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[0][6]~regout ),
	.datad(\cache[2][6]~56_combout ),
	.cin(gnd),
	.combout(\cache[0][6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][6]~59 .lut_mask = 16'hE2F0;
defparam \cache[0][6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N21
cycloneii_lcell_ff \cache[0][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][6]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][6]~regout ));

// Location: LCCOMB_X27_Y33_N2
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (!\cache[4][6]~regout )) # (!\address~combout [1] & ((!\cache[0][6]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[4][6]~regout ),
	.datac(\cache[0][6]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hBB05;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \cache[6][6]~60 (
// Equation(s):
// \cache[6][6]~60_combout  = (\via1~3_combout  & ((\cache[2][6]~56_combout  & (\wren~combout )) # (!\cache[2][6]~56_combout  & ((\cache[6][6]~regout ))))) # (!\via1~3_combout  & (((\cache[6][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[6][6]~regout ),
	.datad(\cache[2][6]~56_combout ),
	.cin(gnd),
	.combout(\cache[6][6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][6]~60 .lut_mask = 16'hB8F0;
defparam \cache[6][6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N25
cycloneii_lcell_ff \cache[6][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][6]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][6]~regout ));

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \cache[2][6]~57 (
// Equation(s):
// \cache[2][6]~57_combout  = (\via1~2_combout  & ((\cache[2][6]~56_combout  & (\wren~combout )) # (!\cache[2][6]~56_combout  & ((\cache[2][6]~regout ))))) # (!\via1~2_combout  & (((\cache[2][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via1~2_combout ),
	.datac(\cache[2][6]~regout ),
	.datad(\cache[2][6]~56_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~57 .lut_mask = 16'hB8F0;
defparam \cache[2][6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N1
cycloneii_lcell_ff \cache[2][6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][6]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][6]~regout ));

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\address~combout [0] & ((\Mux7~2_combout  & (!\cache[6][6]~regout )) # (!\Mux7~2_combout  & ((!\cache[2][6]~regout ))))) # (!\address~combout [0] & (\Mux7~2_combout ))

	.dataa(\address~combout [0]),
	.datab(\Mux7~2_combout ),
	.datac(\cache[6][6]~regout ),
	.datad(\cache[2][6]~regout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'h4C6E;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneii_lcell_comb \writeBack~0 (
// Equation(s):
// \writeBack~0_combout  = (\Mux30~1_combout  & ((!\Mux7~3_combout ))) # (!\Mux30~1_combout  & (!\Mux7~1_combout ))

	.dataa(\Mux7~1_combout ),
	.datab(vcc),
	.datac(\Mux30~1_combout ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~0 .lut_mask = 16'h05F5;
defparam \writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cycloneii_lcell_comb \writeBack~1 (
// Equation(s):
// \writeBack~1_combout  = (!\always0~2_combout  & (!\varEspera~regout  & (\writeBack~0_combout  & \always0~4_combout )))

	.dataa(\always0~2_combout ),
	.datab(\varEspera~regout ),
	.datac(\writeBack~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\writeBack~1_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~1 .lut_mask = 16'h1000;
defparam \writeBack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N17
cycloneii_lcell_ff \writeBack~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\writeBack~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\writeBack~reg0_regout ));

// Location: LCCOMB_X22_Y33_N12
cycloneii_lcell_comb \tag[0]~9 (
// Equation(s):
// \tag[0]~9_combout  = ((\address~combout [1] & !\Mux30~1_combout )) # (!\always0~4_combout )

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\always0~4_combout ),
	.datad(\Mux30~1_combout ),
	.cin(gnd),
	.combout(\tag[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tag[0]~9 .lut_mask = 16'h0FCF;
defparam \tag[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneii_lcell_comb \tag~12 (
// Equation(s):
// \tag~12_combout  = (\address~combout [1] & ((\tag[0]~9_combout  & ((\address~combout [2]))) # (!\tag[0]~9_combout  & (!\tag~11_combout )))) # (!\address~combout [1] & ((\tag[0]~9_combout  & (\tag~11_combout )) # (!\tag[0]~9_combout  & ((\address~combout 
// [2])))))

	.dataa(\tag~11_combout ),
	.datab(\address~combout [1]),
	.datac(\address~combout [2]),
	.datad(\tag[0]~9_combout ),
	.cin(gnd),
	.combout(\tag~12_combout ),
	.cout());
// synopsys translate_off
defparam \tag~12 .lut_mask = 16'hE274;
defparam \tag~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N30
cycloneii_lcell_comb \tag~27 (
// Equation(s):
// \tag~27_combout  = ((!\Mux30~1_combout  & \tag~12_combout )) # (!\always0~4_combout )

	.dataa(vcc),
	.datab(\always0~4_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\tag~12_combout ),
	.cin(gnd),
	.combout(\tag~27_combout ),
	.cout());
// synopsys translate_off
defparam \tag~27 .lut_mask = 16'h3F33;
defparam \tag~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N24
cycloneii_lcell_comb \tag~13 (
// Equation(s):
// \tag~13_combout  = (\tag[0]~8_combout  & ((\tag~27_combout  & ((\Mux26~1_combout ))) # (!\tag~27_combout  & (\address~combout [2])))) # (!\tag[0]~8_combout  & (((\tag~27_combout ))))

	.dataa(\tag[0]~8_combout ),
	.datab(\address~combout [2]),
	.datac(\Mux26~1_combout ),
	.datad(\tag~27_combout ),
	.cin(gnd),
	.combout(\tag~13_combout ),
	.cout());
// synopsys translate_off
defparam \tag~13 .lut_mask = 16'hF588;
defparam \tag~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N4
cycloneii_lcell_comb \tag~14 (
// Equation(s):
// \tag~14_combout  = (!\varEspera~regout  & ((\always0~2_combout  & (\Mux19~1_combout )) # (!\always0~2_combout  & ((\tag~13_combout )))))

	.dataa(\varEspera~regout ),
	.datab(\always0~2_combout ),
	.datac(\Mux19~1_combout ),
	.datad(\tag~13_combout ),
	.cin(gnd),
	.combout(\tag~14_combout ),
	.cout());
// synopsys translate_off
defparam \tag~14 .lut_mask = 16'h5140;
defparam \tag~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N5
cycloneii_lcell_ff \tag[0]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\tag~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[0]~reg0_regout ));

// Location: LCCOMB_X23_Y33_N8
cycloneii_lcell_comb \tag~15 (
// Equation(s):
// \tag~15_combout  = (!\address~combout [1] & ((\address~combout [0] & (\cache[7][4]~regout )) # (!\address~combout [0] & ((\cache[5][4]~regout )))))

	.dataa(\cache[7][4]~regout ),
	.datab(\cache[5][4]~regout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~15_combout ),
	.cout());
// synopsys translate_off
defparam \tag~15 .lut_mask = 16'h00AC;
defparam \tag~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneii_lcell_comb \tag~16 (
// Equation(s):
// \tag~16_combout  = (\tag~15_combout ) # ((\address~combout [3] & \address~combout [1]))

	.dataa(vcc),
	.datab(\tag~15_combout ),
	.datac(\address~combout [3]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~16_combout ),
	.cout());
// synopsys translate_off
defparam \tag~16 .lut_mask = 16'hFCCC;
defparam \tag~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N28
cycloneii_lcell_comb \tag~17 (
// Equation(s):
// \tag~17_combout  = (\address~combout [1] & ((\address~combout [0] & (\cache[3][4]~regout )) # (!\address~combout [0] & ((\cache[1][4]~regout )))))

	.dataa(\cache[3][4]~regout ),
	.datab(\cache[1][4]~regout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~17_combout ),
	.cout());
// synopsys translate_off
defparam \tag~17 .lut_mask = 16'hAC00;
defparam \tag~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneii_lcell_comb \tag~18 (
// Equation(s):
// \tag~18_combout  = (\tag~17_combout ) # ((\address~combout [3] & !\address~combout [1]))

	.dataa(vcc),
	.datab(\tag~17_combout ),
	.datac(\address~combout [3]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~18_combout ),
	.cout());
// synopsys translate_off
defparam \tag~18 .lut_mask = 16'hCCFC;
defparam \tag~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cycloneii_lcell_comb \tag~19 (
// Equation(s):
// \tag~19_combout  = (\tag[0]~8_combout  & (((\address~combout [3]) # (\tag[0]~9_combout )))) # (!\tag[0]~8_combout  & (\tag~18_combout  & ((!\tag[0]~9_combout ))))

	.dataa(\tag[0]~8_combout ),
	.datab(\tag~18_combout ),
	.datac(\address~combout [3]),
	.datad(\tag[0]~9_combout ),
	.cin(gnd),
	.combout(\tag~19_combout ),
	.cout());
// synopsys translate_off
defparam \tag~19 .lut_mask = 16'hAAE4;
defparam \tag~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \tag~20 (
// Equation(s):
// \tag~20_combout  = (\tag[0]~9_combout  & ((\tag~19_combout  & ((\Mux25~1_combout ))) # (!\tag~19_combout  & (\tag~16_combout )))) # (!\tag[0]~9_combout  & (((\tag~19_combout ))))

	.dataa(\tag[0]~9_combout ),
	.datab(\tag~16_combout ),
	.datac(\Mux25~1_combout ),
	.datad(\tag~19_combout ),
	.cin(gnd),
	.combout(\tag~20_combout ),
	.cout());
// synopsys translate_off
defparam \tag~20 .lut_mask = 16'hF588;
defparam \tag~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N12
cycloneii_lcell_comb \tag~21 (
// Equation(s):
// \tag~21_combout  = (!\varEspera~regout  & ((\always0~2_combout  & (\Mux18~1_combout )) # (!\always0~2_combout  & ((\tag~20_combout )))))

	.dataa(\always0~2_combout ),
	.datab(\varEspera~regout ),
	.datac(\Mux18~1_combout ),
	.datad(\tag~20_combout ),
	.cin(gnd),
	.combout(\tag~21_combout ),
	.cout());
// synopsys translate_off
defparam \tag~21 .lut_mask = 16'h3120;
defparam \tag~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N13
cycloneii_lcell_ff \tag[1]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\tag~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[1]~reg0_regout ));

// Location: LCCOMB_X22_Y33_N28
cycloneii_lcell_comb \cache[7][3]~102 (
// Equation(s):
// \cache[7][3]~102_combout  = (\varEspera~0_combout  & (\address~combout [1] & (\address~combout [0] & !\Mux30~1_combout )))

	.dataa(\varEspera~0_combout ),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\Mux30~1_combout ),
	.cin(gnd),
	.combout(\cache[7][3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][3]~102 .lut_mask = 16'h0080;
defparam \cache[7][3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N20
cycloneii_lcell_comb \cache[7][5]~47 (
// Equation(s):
// \cache[7][5]~47_combout  = (\cache[7][3]~102_combout  & (\address~combout [4])) # (!\cache[7][3]~102_combout  & ((\cache[7][5]~regout )))

	.dataa(\address~combout [4]),
	.datab(vcc),
	.datac(\cache[7][5]~regout ),
	.datad(\cache[7][3]~102_combout ),
	.cin(gnd),
	.combout(\cache[7][5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][5]~47 .lut_mask = 16'hAAF0;
defparam \cache[7][5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N21
cycloneii_lcell_ff \cache[7][5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][5]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][5]~regout ));

// Location: LCCOMB_X22_Y33_N8
cycloneii_lcell_comb \tag~23 (
// Equation(s):
// \tag~23_combout  = (\tag~22_combout  & (((\cache[7][5]~regout ) # (\address~combout [1])))) # (!\tag~22_combout  & (\cache[5][5]~regout  & ((!\address~combout [1]))))

	.dataa(\tag~22_combout ),
	.datab(\cache[5][5]~regout ),
	.datac(\cache[7][5]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\tag~23_combout ),
	.cout());
// synopsys translate_off
defparam \tag~23 .lut_mask = 16'hAAE4;
defparam \tag~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N6
cycloneii_lcell_comb \tag~24 (
// Equation(s):
// \tag~24_combout  = (\address~combout [1] & ((\tag[0]~9_combout  & (\address~combout [4])) # (!\tag[0]~9_combout  & ((!\tag~23_combout ))))) # (!\address~combout [1] & ((\tag[0]~9_combout  & ((\tag~23_combout ))) # (!\tag[0]~9_combout  & (\address~combout 
// [4]))))

	.dataa(\address~combout [4]),
	.datab(\address~combout [1]),
	.datac(\tag~23_combout ),
	.datad(\tag[0]~9_combout ),
	.cin(gnd),
	.combout(\tag~24_combout ),
	.cout());
// synopsys translate_off
defparam \tag~24 .lut_mask = 16'hB82E;
defparam \tag~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N14
cycloneii_lcell_comb \tag~28 (
// Equation(s):
// \tag~28_combout  = ((!\Mux30~1_combout  & \tag~24_combout )) # (!\always0~4_combout )

	.dataa(vcc),
	.datab(\Mux30~1_combout ),
	.datac(\always0~4_combout ),
	.datad(\tag~24_combout ),
	.cin(gnd),
	.combout(\tag~28_combout ),
	.cout());
// synopsys translate_off
defparam \tag~28 .lut_mask = 16'h3F0F;
defparam \tag~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N6
cycloneii_lcell_comb \tag[0]~8 (
// Equation(s):
// \tag[0]~8_combout  = (\Mux30~1_combout ) # (!\always0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mux30~1_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\tag[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tag[0]~8 .lut_mask = 16'hF0FF;
defparam \tag[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N4
cycloneii_lcell_comb \tag~25 (
// Equation(s):
// \tag~25_combout  = (\tag~28_combout  & (((\Mux24~1_combout ) # (!\tag[0]~8_combout )))) # (!\tag~28_combout  & (\address~combout [4] & ((\tag[0]~8_combout ))))

	.dataa(\address~combout [4]),
	.datab(\Mux24~1_combout ),
	.datac(\tag~28_combout ),
	.datad(\tag[0]~8_combout ),
	.cin(gnd),
	.combout(\tag~25_combout ),
	.cout());
// synopsys translate_off
defparam \tag~25 .lut_mask = 16'hCAF0;
defparam \tag~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N12
cycloneii_lcell_comb \tag~26 (
// Equation(s):
// \tag~26_combout  = (!\varEspera~regout  & ((\always0~2_combout  & (\Mux17~1_combout )) # (!\always0~2_combout  & ((\tag~25_combout )))))

	.dataa(\always0~2_combout ),
	.datab(\varEspera~regout ),
	.datac(\Mux17~1_combout ),
	.datad(\tag~25_combout ),
	.cin(gnd),
	.combout(\tag~26_combout ),
	.cout());
// synopsys translate_off
defparam \tag~26 .lut_mask = 16'h3120;
defparam \tag~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N13
cycloneii_lcell_ff \tag[2]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\tag~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[2]~reg0_regout ));

// Location: LCCOMB_X25_Y33_N16
cycloneii_lcell_comb \dadoParaCPU[0]~15 (
// Equation(s):
// \dadoParaCPU[0]~15_combout  = (!\wren~combout  & ((\always0~2_combout  & ((!\varEnviaDado~regout ))) # (!\always0~2_combout  & (\dadoParaCPU[0]~14_combout ))))

	.dataa(\dadoParaCPU[0]~14_combout ),
	.datab(\wren~combout ),
	.datac(\always0~2_combout ),
	.datad(\varEnviaDado~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~15 .lut_mask = 16'h0232;
defparam \dadoParaCPU[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .input_async_reset = "none";
defparam \data[0]~I .input_power_up = "low";
defparam \data[0]~I .input_register_mode = "none";
defparam \data[0]~I .input_sync_reset = "none";
defparam \data[0]~I .oe_async_reset = "none";
defparam \data[0]~I .oe_power_up = "low";
defparam \data[0]~I .oe_register_mode = "none";
defparam \data[0]~I .oe_sync_reset = "none";
defparam \data[0]~I .operation_mode = "input";
defparam \data[0]~I .output_async_reset = "none";
defparam \data[0]~I .output_power_up = "low";
defparam \data[0]~I .output_register_mode = "none";
defparam \data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneii_lcell_comb \dadoParaCPU[0]~2 (
// Equation(s):
// \dadoParaCPU[0]~2_combout  = ((\always0~2_combout ) # ((\Mux30~1_combout  & \always0~4_combout ))) # (!\wren~combout )

	.dataa(\Mux30~1_combout ),
	.datab(\wren~combout ),
	.datac(\always0~2_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~2 .lut_mask = 16'hFBF3;
defparam \dadoParaCPU[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneii_lcell_comb \dadoParaCPU[0]~3 (
// Equation(s):
// \dadoParaCPU[0]~3_combout  = (\dadoParaCPU[0]~2_combout  & (\wren~combout )) # (!\dadoParaCPU[0]~2_combout  & ((\address~combout [1])))

	.dataa(vcc),
	.datab(\wren~combout ),
	.datac(\address~combout [1]),
	.datad(\dadoParaCPU[0]~2_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~3 .lut_mask = 16'hCCF0;
defparam \dadoParaCPU[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N2
cycloneii_lcell_comb \cache[1][0]~71 (
// Equation(s):
// \cache[1][0]~71_combout  = (\varEspera~regout ) # ((\always0~2_combout ) # ((!\wren~combout  & !\varEnviaDado~regout )))

	.dataa(\varEspera~regout ),
	.datab(\wren~combout ),
	.datac(\always0~2_combout ),
	.datad(\varEnviaDado~regout ),
	.cin(gnd),
	.combout(\cache[1][0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][0]~71 .lut_mask = 16'hFAFB;
defparam \cache[1][0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneii_lcell_comb \cache[1][0]~72 (
// Equation(s):
// \cache[1][0]~72_combout  = (\cache[1][0]~71_combout ) # ((\always0~4_combout  & ((\Mux30~1_combout ) # (!\wren~combout ))))

	.dataa(\Mux30~1_combout ),
	.datab(\wren~combout ),
	.datac(\always0~4_combout ),
	.datad(\cache[1][0]~71_combout ),
	.cin(gnd),
	.combout(\cache[1][0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][0]~72 .lut_mask = 16'hFFB0;
defparam \cache[1][0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneii_lcell_comb \cache[7][0]~73 (
// Equation(s):
// \cache[7][0]~73_combout  = (\via1~3_combout  & ((\cache[1][0]~72_combout  & ((\cache[7][0]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~64_combout )))) # (!\via1~3_combout  & (((\cache[7][0]~regout ))))

	.dataa(\via1~3_combout ),
	.datab(\cache~64_combout ),
	.datac(\cache[7][0]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[7][0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][0]~73 .lut_mask = 16'hF0D8;
defparam \cache[7][0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N5
cycloneii_lcell_ff \cache[7][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][0]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][0]~regout ));

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \cache[3][0]~75 (
// Equation(s):
// \cache[3][0]~75_combout  = (\via1~2_combout  & ((\cache[1][0]~72_combout  & ((\cache[3][0]~regout ))) # (!\cache[1][0]~72_combout  & (!\cache~64_combout )))) # (!\via1~2_combout  & (((\cache[3][0]~regout ))))

	.dataa(\via1~2_combout ),
	.datab(\cache~64_combout ),
	.datac(\cache[3][0]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[3][0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][0]~75 .lut_mask = 16'hF072;
defparam \cache[3][0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N3
cycloneii_lcell_ff \cache[3][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][0]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][0]~regout ));

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & (((\cache[7][0]~regout )) # (!\address~combout [0]))) # (!\Mux15~2_combout  & (\address~combout [0] & ((!\cache[3][0]~regout ))))

	.dataa(\Mux15~2_combout ),
	.datab(\address~combout [0]),
	.datac(\cache[7][0]~regout ),
	.datad(\cache[3][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hA2E6;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N6
cycloneii_lcell_comb \dadoParaCPU[0]~14 (
// Equation(s):
// \dadoParaCPU[0]~14_combout  = (\Mux30~1_combout  & \always0~4_combout )

	.dataa(\Mux30~1_combout ),
	.datab(vcc),
	.datac(\always0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~14 .lut_mask = 16'hA0A0;
defparam \dadoParaCPU[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N8
cycloneii_lcell_comb \cache[4][0]~65 (
// Equation(s):
// \cache[4][0]~65_combout  = (!\varEspera~regout  & ((\always0~2_combout ) # ((\wren~combout  & \dadoParaCPU[0]~14_combout ))))

	.dataa(\varEspera~regout ),
	.datab(\wren~combout ),
	.datac(\always0~2_combout ),
	.datad(\dadoParaCPU[0]~14_combout ),
	.cin(gnd),
	.combout(\cache[4][0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][0]~65 .lut_mask = 16'h5450;
defparam \cache[4][0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N10
cycloneii_lcell_comb \cache[4][0]~66 (
// Equation(s):
// \cache[4][0]~66_combout  = (\cache[4][0]~65_combout  & ((\wren~combout ) # ((\varEnviaDado~regout  & \hit~0_combout ))))

	.dataa(\wren~combout ),
	.datab(\varEnviaDado~regout ),
	.datac(\cache[4][0]~65_combout ),
	.datad(\hit~0_combout ),
	.cin(gnd),
	.combout(\cache[4][0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][0]~66 .lut_mask = 16'hE0A0;
defparam \cache[4][0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneii_lcell_comb \cache[4][0]~68 (
// Equation(s):
// \cache[4][0]~68_combout  = (\via1~0_combout  & ((\cache[4][0]~66_combout  & (\cache~64_combout )) # (!\cache[4][0]~66_combout  & ((\cache[4][0]~regout ))))) # (!\via1~0_combout  & (((\cache[4][0]~regout ))))

	.dataa(\cache~64_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[4][0]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[4][0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][0]~68 .lut_mask = 16'hB8F0;
defparam \cache[4][0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N27
cycloneii_lcell_ff \cache[4][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][0]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][0]~regout ));

// Location: LCCOMB_X23_Y32_N16
cycloneii_lcell_comb \cache[0][0]~69 (
// Equation(s):
// \cache[0][0]~69_combout  = (\via1~1_combout  & (((\cache[0][0]~regout )))) # (!\via1~1_combout  & ((\cache[4][0]~66_combout  & (!\cache~64_combout )) # (!\cache[4][0]~66_combout  & ((\cache[0][0]~regout )))))

	.dataa(\cache~64_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[0][0]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[0][0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][0]~69 .lut_mask = 16'hD1F0;
defparam \cache[0][0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N17
cycloneii_lcell_ff \cache[0][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][0]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][0]~regout ));

// Location: LCCOMB_X23_Y32_N22
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][0]~regout )) # (!\address~combout [1] & ((!\cache[0][0]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[4][0]~regout ),
	.datac(\cache[0][0]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hEE05;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneii_lcell_comb \cache[2][0]~67 (
// Equation(s):
// \cache[2][0]~67_combout  = (\via1~2_combout  & ((\cache[4][0]~66_combout  & (!\cache~64_combout )) # (!\cache[4][0]~66_combout  & ((\cache[2][0]~regout ))))) # (!\via1~2_combout  & (((\cache[2][0]~regout ))))

	.dataa(\cache~64_combout ),
	.datab(\via1~2_combout ),
	.datac(\cache[2][0]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[2][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][0]~67 .lut_mask = 16'h74F0;
defparam \cache[2][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N9
cycloneii_lcell_ff \cache[2][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][0]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][0]~regout ));

// Location: LCCOMB_X23_Y32_N28
cycloneii_lcell_comb \cache[6][0]~70 (
// Equation(s):
// \cache[6][0]~70_combout  = (\via1~3_combout  & ((\cache[4][0]~66_combout  & (!\cache~64_combout )) # (!\cache[4][0]~66_combout  & ((\cache[6][0]~regout ))))) # (!\via1~3_combout  & (((\cache[6][0]~regout ))))

	.dataa(\cache~64_combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[6][0]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[6][0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][0]~70 .lut_mask = 16'h74F0;
defparam \cache[6][0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N29
cycloneii_lcell_ff \cache[6][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][0]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][0]~regout ));

// Location: LCCOMB_X23_Y32_N14
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\address~combout [0] & ((\Mux15~0_combout  & ((!\cache[6][0]~regout ))) # (!\Mux15~0_combout  & (!\cache[2][0]~regout )))) # (!\address~combout [0] & (\Mux15~0_combout ))

	.dataa(\address~combout [0]),
	.datab(\Mux15~0_combout ),
	.datac(\cache[2][0]~regout ),
	.datad(\cache[6][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'h46CE;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N22
cycloneii_lcell_comb \varDadoWriteBack~0 (
// Equation(s):
// \varDadoWriteBack~0_combout  = (\Mux30~1_combout  & ((\Mux15~1_combout ))) # (!\Mux30~1_combout  & (\Mux15~3_combout ))

	.dataa(vcc),
	.datab(\Mux15~3_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~0 .lut_mask = 16'hFC0C;
defparam \varDadoWriteBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N23
cycloneii_lcell_ff \varDadoWriteBack[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[0]));

// Location: LCFF_X25_Y32_N23
cycloneii_lcell_ff \varEndMem[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\varEspera~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[0]));

// Location: LCFF_X25_Y32_N17
cycloneii_lcell_ff \varEndMem[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\varEspera~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[1]));

// Location: LCCOMB_X25_Y33_N22
cycloneii_lcell_comb \varEndMem~0 (
// Equation(s):
// \varEndMem~0_combout  = (\Mux30~1_combout  & (\Mux19~1_combout )) # (!\Mux30~1_combout  & ((\Mux26~1_combout )))

	.dataa(\Mux30~1_combout ),
	.datab(vcc),
	.datac(\Mux19~1_combout ),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\varEndMem~0_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~0 .lut_mask = 16'hF5A0;
defparam \varEndMem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N23
cycloneii_lcell_ff \varEndMem[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varEndMem~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\varEspera~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[2]));

// Location: LCCOMB_X24_Y33_N16
cycloneii_lcell_comb \varEndMem~1 (
// Equation(s):
// \varEndMem~1_combout  = (\Mux30~1_combout  & (\Mux18~1_combout )) # (!\Mux30~1_combout  & ((\Mux25~1_combout )))

	.dataa(vcc),
	.datab(\Mux18~1_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\Mux25~1_combout ),
	.cin(gnd),
	.combout(\varEndMem~1_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~1 .lut_mask = 16'hCFC0;
defparam \varEndMem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N17
cycloneii_lcell_ff \varEndMem[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varEndMem~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\varEspera~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[3]));

// Location: LCCOMB_X23_Y32_N0
cycloneii_lcell_comb \cache[6][1]~81 (
// Equation(s):
// \cache[6][1]~81_combout  = (\via1~3_combout  & ((\cache[4][0]~66_combout  & (!\cache~77_combout )) # (!\cache[4][0]~66_combout  & ((\cache[6][1]~regout ))))) # (!\via1~3_combout  & (((\cache[6][1]~regout ))))

	.dataa(\cache~77_combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[6][1]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[6][1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][1]~81 .lut_mask = 16'h74F0;
defparam \cache[6][1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N1
cycloneii_lcell_ff \cache[6][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[6][1]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][1]~regout ));

// Location: LCCOMB_X23_Y32_N18
cycloneii_lcell_comb \cache[4][1]~79 (
// Equation(s):
// \cache[4][1]~79_combout  = (\via1~0_combout  & ((\cache[4][0]~66_combout  & (\cache~77_combout )) # (!\cache[4][0]~66_combout  & ((\cache[4][1]~regout ))))) # (!\via1~0_combout  & (((\cache[4][1]~regout ))))

	.dataa(\cache~77_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[4][1]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[4][1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][1]~79 .lut_mask = 16'hB8F0;
defparam \cache[4][1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N19
cycloneii_lcell_ff \cache[4][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[4][1]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][1]~regout ));

// Location: LCCOMB_X23_Y32_N24
cycloneii_lcell_comb \cache[0][1]~80 (
// Equation(s):
// \cache[0][1]~80_combout  = (\via1~1_combout  & (((\cache[0][1]~regout )))) # (!\via1~1_combout  & ((\cache[4][0]~66_combout  & (!\cache~77_combout )) # (!\cache[4][0]~66_combout  & ((\cache[0][1]~regout )))))

	.dataa(\cache~77_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[0][1]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[0][1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][1]~80 .lut_mask = 16'hD1F0;
defparam \cache[0][1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N25
cycloneii_lcell_ff \cache[0][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][1]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][1]~regout ));

// Location: LCCOMB_X23_Y32_N10
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][1]~regout )) # (!\address~combout [1] & ((!\cache[0][1]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[4][1]~regout ),
	.datac(\cache[0][1]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hEE05;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\address~combout [0] & ((\Mux14~0_combout  & ((!\cache[6][1]~regout ))) # (!\Mux14~0_combout  & (!\cache[2][1]~regout )))) # (!\address~combout [0] & (((\Mux14~0_combout ))))

	.dataa(\cache[2][1]~regout ),
	.datab(\cache[6][1]~regout ),
	.datac(\address~combout [0]),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'h3F50;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \cache[5][1]~84 (
// Equation(s):
// \cache[5][1]~84_combout  = (\via1~0_combout  & ((\cache[1][0]~72_combout  & ((\cache[5][1]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~77_combout )))) # (!\via1~0_combout  & (((\cache[5][1]~regout ))))

	.dataa(\cache~77_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[5][1]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[5][1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][1]~84 .lut_mask = 16'hF0B8;
defparam \cache[5][1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N17
cycloneii_lcell_ff \cache[5][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][1]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][1]~regout ));

// Location: LCCOMB_X23_Y32_N30
cycloneii_lcell_comb \cache[0][2]~89 (
// Equation(s):
// \cache[0][2]~89_combout  = (\via1~1_combout  & (((\cache[0][2]~regout )))) # (!\via1~1_combout  & ((\cache[4][0]~66_combout  & (\cache~86_combout )) # (!\cache[4][0]~66_combout  & ((\cache[0][2]~regout )))))

	.dataa(\cache~86_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[0][2]~regout ),
	.datad(\cache[4][0]~66_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~89 .lut_mask = 16'hE2F0;
defparam \cache[0][2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N31
cycloneii_lcell_ff \cache[0][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[0][2]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][2]~regout ));

// Location: LCCOMB_X23_Y32_N4
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][2]~regout )) # (!\address~combout [1] & ((\cache[0][2]~regout )))))

	.dataa(\cache[4][2]~regout ),
	.datab(\cache[0][2]~regout ),
	.datac(\address~combout [0]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hFA0C;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .input_async_reset = "none";
defparam \data[2]~I .input_power_up = "low";
defparam \data[2]~I .input_register_mode = "none";
defparam \data[2]~I .input_sync_reset = "none";
defparam \data[2]~I .oe_async_reset = "none";
defparam \data[2]~I .oe_power_up = "low";
defparam \data[2]~I .oe_register_mode = "none";
defparam \data[2]~I .oe_sync_reset = "none";
defparam \data[2]~I .operation_mode = "input";
defparam \data[2]~I .output_async_reset = "none";
defparam \data[2]~I .output_power_up = "low";
defparam \data[2]~I .output_register_mode = "none";
defparam \data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({varDadoWriteBack[2],varDadoWriteBack[1],varDadoWriteBack[0]}),
	.portaaddr({varEndMem[3],varEndMem[2],varEndMem[1],varEndMem[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(3'b000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "arquivoMemoriaCache.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoriaPrincipal:ram|altsyncram:altsyncram_component|altsyncram_nbf1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 48'h03D8D105CF1F;
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N10
cycloneii_lcell_comb \cache~86 (
// Equation(s):
// \cache~86_combout  = (\wren~combout  & (\data~combout [2])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [2])))

	.dataa(vcc),
	.datab(\data~combout [2]),
	.datac(\wren~combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cache~86_combout ),
	.cout());
// synopsys translate_off
defparam \cache~86 .lut_mask = 16'hCFC0;
defparam \cache~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \cache[2][2]~87 (
// Equation(s):
// \cache[2][2]~87_combout  = (\via1~2_combout  & ((\cache[4][0]~66_combout  & ((\cache~86_combout ))) # (!\cache[4][0]~66_combout  & (\cache[2][2]~regout )))) # (!\via1~2_combout  & (((\cache[2][2]~regout ))))

	.dataa(\via1~2_combout ),
	.datab(\cache[4][0]~66_combout ),
	.datac(\cache[2][2]~regout ),
	.datad(\cache~86_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~87 .lut_mask = 16'hF870;
defparam \cache[2][2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N21
cycloneii_lcell_ff \cache[2][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[2][2]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][2]~regout ));

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & ((\cache[6][2]~regout ) # ((!\address~combout [0])))) # (!\Mux13~0_combout  & (((\cache[2][2]~regout  & \address~combout [0]))))

	.dataa(\cache[6][2]~regout ),
	.datab(\Mux13~0_combout ),
	.datac(\cache[2][2]~regout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hB8CC;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cycloneii_lcell_comb \cache[7][2]~91 (
// Equation(s):
// \cache[7][2]~91_combout  = (\via1~3_combout  & ((\cache[1][0]~72_combout  & ((\cache[7][2]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~86_combout )))) # (!\via1~3_combout  & (((\cache[7][2]~regout ))))

	.dataa(\cache~86_combout ),
	.datab(\via1~3_combout ),
	.datac(\cache[7][2]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[7][2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][2]~91 .lut_mask = 16'hF0B8;
defparam \cache[7][2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N5
cycloneii_lcell_ff \cache[7][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][2]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][2]~regout ));

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \cache[5][2]~92 (
// Equation(s):
// \cache[5][2]~92_combout  = (\via1~0_combout  & ((\cache[1][0]~72_combout  & ((\cache[5][2]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~86_combout )))) # (!\via1~0_combout  & (((\cache[5][2]~regout ))))

	.dataa(\cache~86_combout ),
	.datab(\via1~0_combout ),
	.datac(\cache[5][2]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[5][2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][2]~92 .lut_mask = 16'hF0B8;
defparam \cache[5][2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N15
cycloneii_lcell_ff \cache[5][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][2]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][2]~regout ));

// Location: LCCOMB_X28_Y32_N24
cycloneii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Mux13~2_combout  & ((\cache[7][2]~regout ) # ((!\address~combout [1])))) # (!\Mux13~2_combout  & (((\address~combout [1] & \cache[5][2]~regout ))))

	.dataa(\Mux13~2_combout ),
	.datab(\cache[7][2]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[5][2]~regout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hDA8A;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cycloneii_lcell_comb \varDadoWriteBack~2 (
// Equation(s):
// \varDadoWriteBack~2_combout  = (\Mux30~1_combout  & (\Mux13~1_combout )) # (!\Mux30~1_combout  & ((\Mux13~3_combout )))

	.dataa(vcc),
	.datab(\Mux13~1_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~2_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~2 .lut_mask = 16'hCFC0;
defparam \varDadoWriteBack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N27
cycloneii_lcell_ff \varDadoWriteBack[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[2]));

// Location: LCCOMB_X25_Y32_N22
cycloneii_lcell_comb \cache~77 (
// Equation(s):
// \cache~77_combout  = (\wren~combout  & (\data~combout [1])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\data~combout [1]),
	.datab(\wren~combout ),
	.datac(vcc),
	.datad(\ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cache~77_combout ),
	.cout());
// synopsys translate_off
defparam \cache~77 .lut_mask = 16'hBB88;
defparam \cache~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N22
cycloneii_lcell_comb \cache[7][1]~85 (
// Equation(s):
// \cache[7][1]~85_combout  = (\via1~3_combout  & ((\cache[1][0]~72_combout  & ((\cache[7][1]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~77_combout )))) # (!\via1~3_combout  & (((\cache[7][1]~regout ))))

	.dataa(\via1~3_combout ),
	.datab(\cache~77_combout ),
	.datac(\cache[7][1]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[7][1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][1]~85 .lut_mask = 16'hF0D8;
defparam \cache[7][1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N23
cycloneii_lcell_ff \cache[7][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[7][1]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][1]~regout ));

// Location: LCCOMB_X25_Y32_N18
cycloneii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Mux14~2_combout  & (((\cache[7][1]~regout ) # (!\address~combout [1])))) # (!\Mux14~2_combout  & (\cache[5][1]~regout  & (\address~combout [1])))

	.dataa(\Mux14~2_combout ),
	.datab(\cache[5][1]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[7][1]~regout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hEA4A;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cycloneii_lcell_comb \varDadoWriteBack~1 (
// Equation(s):
// \varDadoWriteBack~1_combout  = (\Mux30~1_combout  & (\Mux14~1_combout )) # (!\Mux30~1_combout  & ((\Mux14~3_combout )))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\Mux30~1_combout ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~1_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~1 .lut_mask = 16'hCFC0;
defparam \varDadoWriteBack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N25
cycloneii_lcell_ff \varDadoWriteBack[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[1]));

// Location: LCCOMB_X27_Y32_N20
cycloneii_lcell_comb \cache~64 (
// Equation(s):
// \cache~64_combout  = (\wren~combout  & (\data~combout [0])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [0])))

	.dataa(vcc),
	.datab(\wren~combout ),
	.datac(\data~combout [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cache~64_combout ),
	.cout());
// synopsys translate_off
defparam \cache~64 .lut_mask = 16'hF3C0;
defparam \cache~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \cache[5][0]~74 (
// Equation(s):
// \cache[5][0]~74_combout  = (\via1~0_combout  & ((\cache[1][0]~72_combout  & ((\cache[5][0]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~64_combout )))) # (!\via1~0_combout  & (((\cache[5][0]~regout ))))

	.dataa(\via1~0_combout ),
	.datab(\cache~64_combout ),
	.datac(\cache[5][0]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[5][0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][0]~74 .lut_mask = 16'hF0D8;
defparam \cache[5][0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N27
cycloneii_lcell_ff \cache[5][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[5][0]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][0]~regout ));

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \dadoParaCPU~0 (
// Equation(s):
// \dadoParaCPU~0_combout  = (!\address~combout [1] & ((\address~combout [0] & ((\cache[7][0]~regout ))) # (!\address~combout [0] & (\cache[5][0]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[5][0]~regout ),
	.datac(\cache[7][0]~regout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\dadoParaCPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~0 .lut_mask = 16'h5044;
defparam \dadoParaCPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cycloneii_lcell_comb \dadoParaCPU~9 (
// Equation(s):
// \dadoParaCPU~9_combout  = (\dadoParaCPU~0_combout ) # ((\address~combout [1] & \ram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\dadoParaCPU~0_combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\dadoParaCPU~9_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~9 .lut_mask = 16'hFCF0;
defparam \dadoParaCPU~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneii_lcell_comb \dadoParaCPU[0]~4 (
// Equation(s):
// \dadoParaCPU[0]~4_combout  = (!\always0~2_combout  & ((\always0~4_combout  & (\Mux30~1_combout )) # (!\always0~4_combout  & ((\varEnviaDado~regout )))))

	.dataa(\Mux30~1_combout ),
	.datab(\varEnviaDado~regout ),
	.datac(\always0~2_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~4 .lut_mask = 16'h0A0C;
defparam \dadoParaCPU[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneii_lcell_comb \dadoParaCPU[0]~5 (
// Equation(s):
// \dadoParaCPU[0]~5_combout  = (\always0~2_combout ) # ((\address~combout [1] & \dadoParaCPU[0]~4_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\always0~2_combout ),
	.datad(\dadoParaCPU[0]~4_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~5 .lut_mask = 16'hFCF0;
defparam \dadoParaCPU[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \cache[1][0]~76 (
// Equation(s):
// \cache[1][0]~76_combout  = (\cache[1][0]~72_combout  & (((\cache[1][0]~regout )))) # (!\cache[1][0]~72_combout  & ((\via1~1_combout  & (\cache[1][0]~regout )) # (!\via1~1_combout  & ((\cache~64_combout )))))

	.dataa(\cache[1][0]~72_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[1][0]~regout ),
	.datad(\cache~64_combout ),
	.cin(gnd),
	.combout(\cache[1][0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][0]~76 .lut_mask = 16'hF1E0;
defparam \cache[1][0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \cache[1][0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][0]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][0]~regout ));

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \dadoParaCPU~6 (
// Equation(s):
// \dadoParaCPU~6_combout  = (\address~combout [1] & ((\address~combout [0] & (!\cache[3][0]~regout )) # (!\address~combout [0] & ((\cache[1][0]~regout )))))

	.dataa(\address~combout [1]),
	.datab(\cache[3][0]~regout ),
	.datac(\address~combout [0]),
	.datad(\cache[1][0]~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~6 .lut_mask = 16'h2A20;
defparam \dadoParaCPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneii_lcell_comb \dadoParaCPU~7 (
// Equation(s):
// \dadoParaCPU~7_combout  = (\address~combout [1]) # ((\dadoParaCPU~6_combout ) # (\ram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\dadoParaCPU~6_combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\dadoParaCPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~7 .lut_mask = 16'hFFFC;
defparam \dadoParaCPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cycloneii_lcell_comb \dadoParaCPU~8 (
// Equation(s):
// \dadoParaCPU~8_combout  = (\always0~2_combout  & (((\dadoParaCPU[0]~4_combout )))) # (!\always0~2_combout  & ((\dadoParaCPU[0]~4_combout  & ((\dadoParaCPU~7_combout ))) # (!\dadoParaCPU[0]~4_combout  & (\Mux15~3_combout ))))

	.dataa(\always0~2_combout ),
	.datab(\Mux15~3_combout ),
	.datac(\dadoParaCPU[0]~4_combout ),
	.datad(\dadoParaCPU~7_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~8_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~8 .lut_mask = 16'hF4A4;
defparam \dadoParaCPU~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cycloneii_lcell_comb \dadoParaCPU~10 (
// Equation(s):
// \dadoParaCPU~10_combout  = (\dadoParaCPU[0]~5_combout  & ((\dadoParaCPU~8_combout  & ((\dadoParaCPU~9_combout ))) # (!\dadoParaCPU~8_combout  & (\ram|altsyncram_component|auto_generated|q_a [0])))) # (!\dadoParaCPU[0]~5_combout  & 
// (((\dadoParaCPU~8_combout ))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datab(\dadoParaCPU~9_combout ),
	.datac(\dadoParaCPU[0]~5_combout ),
	.datad(\dadoParaCPU~8_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~10_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~10 .lut_mask = 16'hCFA0;
defparam \dadoParaCPU~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cycloneii_lcell_comb \dadoParaCPU~12 (
// Equation(s):
// \dadoParaCPU~12_combout  = (\dadoParaCPU[0]~2_combout  & (((\dadoParaCPU[0]~3_combout ) # (\dadoParaCPU~10_combout )))) # (!\dadoParaCPU[0]~2_combout  & (\dadoParaCPU~11_combout  & (!\dadoParaCPU[0]~3_combout )))

	.dataa(\dadoParaCPU~11_combout ),
	.datab(\dadoParaCPU[0]~2_combout ),
	.datac(\dadoParaCPU[0]~3_combout ),
	.datad(\dadoParaCPU~10_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~12_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~12 .lut_mask = 16'hCEC2;
defparam \dadoParaCPU~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cycloneii_lcell_comb \dadoParaCPU~13 (
// Equation(s):
// \dadoParaCPU~13_combout  = (\dadoParaCPU[0]~3_combout  & ((\dadoParaCPU~12_combout  & ((\data~combout [0]))) # (!\dadoParaCPU~12_combout  & (\dadoParaCPU~1_combout )))) # (!\dadoParaCPU[0]~3_combout  & (((\dadoParaCPU~12_combout ))))

	.dataa(\dadoParaCPU~1_combout ),
	.datab(\data~combout [0]),
	.datac(\dadoParaCPU[0]~3_combout ),
	.datad(\dadoParaCPU~12_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~13_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~13 .lut_mask = 16'hCFA0;
defparam \dadoParaCPU~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N4
cycloneii_lcell_comb \dadoParaCPU~16 (
// Equation(s):
// \dadoParaCPU~16_combout  = (\dadoParaCPU[0]~15_combout  & (\Mux15~1_combout )) # (!\dadoParaCPU[0]~15_combout  & ((\dadoParaCPU~13_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(vcc),
	.datac(\dadoParaCPU[0]~15_combout ),
	.datad(\dadoParaCPU~13_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~16_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~16 .lut_mask = 16'hAFA0;
defparam \dadoParaCPU~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N5
cycloneii_lcell_ff \dadoParaCPU[0]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\varEspera~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[0]~reg0_regout ));

// Location: LCCOMB_X24_Y32_N8
cycloneii_lcell_comb \cache[1][1]~82 (
// Equation(s):
// \cache[1][1]~82_combout  = (\via1~1_combout  & (((\cache[1][1]~regout )))) # (!\via1~1_combout  & ((\cache[1][0]~72_combout  & ((\cache[1][1]~regout ))) # (!\cache[1][0]~72_combout  & (\cache~77_combout ))))

	.dataa(\cache~77_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[1][1]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[1][1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][1]~82 .lut_mask = 16'hF0E2;
defparam \cache[1][1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N9
cycloneii_lcell_ff \cache[1][1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][1]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][1]~regout ));

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \dadoParaCPU~17 (
// Equation(s):
// \dadoParaCPU~17_combout  = (\address~combout [1] & ((\address~combout [0] & (!\cache[3][1]~regout )) # (!\address~combout [0] & ((\cache[1][1]~regout )))))

	.dataa(\cache[3][1]~regout ),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[1][1]~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU~17_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~17 .lut_mask = 16'h4C40;
defparam \dadoParaCPU~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneii_lcell_comb \dadoParaCPU~22 (
// Equation(s):
// \dadoParaCPU~22_combout  = (\dadoParaCPU[0]~3_combout  & (\data~combout [1] & (\address~combout [1]))) # (!\dadoParaCPU[0]~3_combout  & ((\dadoParaCPU~17_combout ) # ((\data~combout [1] & !\address~combout [1]))))

	.dataa(\data~combout [1]),
	.datab(\address~combout [1]),
	.datac(\dadoParaCPU[0]~3_combout ),
	.datad(\dadoParaCPU~17_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~22_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~22 .lut_mask = 16'h8F82;
defparam \dadoParaCPU~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneii_lcell_comb \dadoParaCPU~23 (
// Equation(s):
// \dadoParaCPU~23_combout  = (\dadoParaCPU[0]~2_combout  & (((\dadoParaCPU[0]~3_combout )))) # (!\dadoParaCPU[0]~2_combout  & ((\dadoParaCPU~22_combout ) # ((\dadoParaCPU~19_combout  & \dadoParaCPU[0]~3_combout ))))

	.dataa(\dadoParaCPU~19_combout ),
	.datab(\dadoParaCPU[0]~2_combout ),
	.datac(\dadoParaCPU[0]~3_combout ),
	.datad(\dadoParaCPU~22_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~23_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~23 .lut_mask = 16'hF3E0;
defparam \dadoParaCPU~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneii_lcell_comb \dadoParaCPU~18 (
// Equation(s):
// \dadoParaCPU~18_combout  = (\dadoParaCPU[0]~5_combout  & (((\ram|altsyncram_component|auto_generated|q_a [1]) # (\dadoParaCPU[0]~4_combout )))) # (!\dadoParaCPU[0]~5_combout  & (\Mux14~3_combout  & ((!\dadoParaCPU[0]~4_combout ))))

	.dataa(\Mux14~3_combout ),
	.datab(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datac(\dadoParaCPU[0]~5_combout ),
	.datad(\dadoParaCPU[0]~4_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~18_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~18 .lut_mask = 16'hF0CA;
defparam \dadoParaCPU~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneii_lcell_comb \dadoParaCPU~20 (
// Equation(s):
// \dadoParaCPU~20_combout  = (\dadoParaCPU~18_combout  & ((\dadoParaCPU~19_combout ) # ((\ram|altsyncram_component|auto_generated|q_a [1] & \address~combout [1])))) # (!\dadoParaCPU~18_combout  & (((\ram|altsyncram_component|auto_generated|q_a [1] & 
// !\address~combout [1]))))

	.dataa(\dadoParaCPU~19_combout ),
	.datab(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datac(\address~combout [1]),
	.datad(\dadoParaCPU~18_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~20_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~20 .lut_mask = 16'hEA0C;
defparam \dadoParaCPU~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneii_lcell_comb \dadoParaCPU~21 (
// Equation(s):
// \dadoParaCPU~21_combout  = (\dadoParaCPU[0]~4_combout  & ((\dadoParaCPU~20_combout ) # ((\dadoParaCPU~17_combout  & !\dadoParaCPU~18_combout )))) # (!\dadoParaCPU[0]~4_combout  & (((\dadoParaCPU~18_combout ))))

	.dataa(\dadoParaCPU~17_combout ),
	.datab(\dadoParaCPU[0]~4_combout ),
	.datac(\dadoParaCPU~20_combout ),
	.datad(\dadoParaCPU~18_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~21_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~21 .lut_mask = 16'hF3C8;
defparam \dadoParaCPU~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \dadoParaCPU~24 (
// Equation(s):
// \dadoParaCPU~24_combout  = (\dadoParaCPU[0]~2_combout  & ((\dadoParaCPU~23_combout  & (\data~combout [1])) # (!\dadoParaCPU~23_combout  & ((\dadoParaCPU~21_combout ))))) # (!\dadoParaCPU[0]~2_combout  & (((\dadoParaCPU~23_combout ))))

	.dataa(\data~combout [1]),
	.datab(\dadoParaCPU[0]~2_combout ),
	.datac(\dadoParaCPU~23_combout ),
	.datad(\dadoParaCPU~21_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~24_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~24 .lut_mask = 16'hBCB0;
defparam \dadoParaCPU~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \dadoParaCPU~25 (
// Equation(s):
// \dadoParaCPU~25_combout  = (\dadoParaCPU[0]~15_combout  & (\Mux14~1_combout )) # (!\dadoParaCPU[0]~15_combout  & ((\dadoParaCPU~24_combout )))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\dadoParaCPU[0]~15_combout ),
	.datad(\dadoParaCPU~24_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~25_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~25 .lut_mask = 16'hCFC0;
defparam \dadoParaCPU~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N9
cycloneii_lcell_ff \dadoParaCPU[1]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\varEspera~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[1]~reg0_regout ));

// Location: LCCOMB_X28_Y32_N30
cycloneii_lcell_comb \dadoParaCPU~26 (
// Equation(s):
// \dadoParaCPU~26_combout  = (!\address~combout [1] & ((\address~combout [0] & (\cache[7][2]~regout )) # (!\address~combout [0] & ((\cache[5][2]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[7][2]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[5][2]~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU~26_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~26 .lut_mask = 16'h0D08;
defparam \dadoParaCPU~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneii_lcell_comb \dadoParaCPU~27 (
// Equation(s):
// \dadoParaCPU~27_combout  = (\dadoParaCPU~26_combout ) # ((\address~combout [1] & \data~combout [2]))

	.dataa(\address~combout [1]),
	.datab(\data~combout [2]),
	.datac(vcc),
	.datad(\dadoParaCPU~26_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~27_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~27 .lut_mask = 16'hFF88;
defparam \dadoParaCPU~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cycloneii_lcell_comb \cache[3][2]~93 (
// Equation(s):
// \cache[3][2]~93_combout  = (\via1~2_combout  & ((\cache[1][0]~72_combout  & ((\cache[3][2]~regout ))) # (!\cache[1][0]~72_combout  & (!\cache~86_combout )))) # (!\via1~2_combout  & (((\cache[3][2]~regout ))))

	.dataa(\cache~86_combout ),
	.datab(\via1~2_combout ),
	.datac(\cache[3][2]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[3][2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][2]~93 .lut_mask = 16'hF074;
defparam \cache[3][2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N19
cycloneii_lcell_ff \cache[3][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[3][2]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][2]~regout ));

// Location: LCCOMB_X28_Y32_N12
cycloneii_lcell_comb \cache[1][2]~94 (
// Equation(s):
// \cache[1][2]~94_combout  = (\via1~1_combout  & (((\cache[1][2]~regout )))) # (!\via1~1_combout  & ((\cache[1][0]~72_combout  & ((\cache[1][2]~regout ))) # (!\cache[1][0]~72_combout  & (!\cache~86_combout ))))

	.dataa(\cache~86_combout ),
	.datab(\via1~1_combout ),
	.datac(\cache[1][2]~regout ),
	.datad(\cache[1][0]~72_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~94 .lut_mask = 16'hF0D1;
defparam \cache[1][2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N13
cycloneii_lcell_ff \cache[1][2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\cache[1][2]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][2]~regout ));

// Location: LCCOMB_X28_Y32_N14
cycloneii_lcell_comb \dadoParaCPU~28 (
// Equation(s):
// \dadoParaCPU~28_combout  = (\address~combout [1] & ((\address~combout [0] & (!\cache[3][2]~regout )) # (!\address~combout [0] & ((!\cache[1][2]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[3][2]~regout ),
	.datac(\address~combout [1]),
	.datad(\cache[1][2]~regout ),
	.cin(gnd),
	.combout(\dadoParaCPU~28_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~28 .lut_mask = 16'h2070;
defparam \dadoParaCPU~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cycloneii_lcell_comb \dadoParaCPU~29 (
// Equation(s):
// \dadoParaCPU~29_combout  = (\address~combout [1]) # ((\dadoParaCPU~28_combout ) # (\ram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\dadoParaCPU~28_combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadoParaCPU~29_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~29 .lut_mask = 16'hFFFC;
defparam \dadoParaCPU~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cycloneii_lcell_comb \dadoParaCPU~30 (
// Equation(s):
// \dadoParaCPU~30_combout  = (\always0~2_combout  & (((\dadoParaCPU[0]~4_combout )))) # (!\always0~2_combout  & ((\dadoParaCPU[0]~4_combout  & ((\dadoParaCPU~29_combout ))) # (!\dadoParaCPU[0]~4_combout  & (\Mux13~3_combout ))))

	.dataa(\Mux13~3_combout ),
	.datab(\always0~2_combout ),
	.datac(\dadoParaCPU[0]~4_combout ),
	.datad(\dadoParaCPU~29_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~30_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~30 .lut_mask = 16'hF2C2;
defparam \dadoParaCPU~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cycloneii_lcell_comb \dadoParaCPU~32 (
// Equation(s):
// \dadoParaCPU~32_combout  = (\dadoParaCPU[0]~5_combout  & ((\dadoParaCPU~30_combout  & (\dadoParaCPU~31_combout )) # (!\dadoParaCPU~30_combout  & ((\ram|altsyncram_component|auto_generated|q_a [2]))))) # (!\dadoParaCPU[0]~5_combout  & 
// (((\dadoParaCPU~30_combout ))))

	.dataa(\dadoParaCPU~31_combout ),
	.datab(\ram|altsyncram_component|auto_generated|q_a [2]),
	.datac(\dadoParaCPU[0]~5_combout ),
	.datad(\dadoParaCPU~30_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~32_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~32 .lut_mask = 16'hAFC0;
defparam \dadoParaCPU~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cycloneii_lcell_comb \dadoParaCPU~34 (
// Equation(s):
// \dadoParaCPU~34_combout  = (\dadoParaCPU[0]~2_combout  & (((\dadoParaCPU[0]~3_combout ) # (\dadoParaCPU~32_combout )))) # (!\dadoParaCPU[0]~2_combout  & (\dadoParaCPU~33_combout  & (!\dadoParaCPU[0]~3_combout )))

	.dataa(\dadoParaCPU~33_combout ),
	.datab(\dadoParaCPU[0]~2_combout ),
	.datac(\dadoParaCPU[0]~3_combout ),
	.datad(\dadoParaCPU~32_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~34_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~34 .lut_mask = 16'hCEC2;
defparam \dadoParaCPU~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneii_lcell_comb \dadoParaCPU~35 (
// Equation(s):
// \dadoParaCPU~35_combout  = (\dadoParaCPU[0]~3_combout  & ((\dadoParaCPU~34_combout  & ((\data~combout [2]))) # (!\dadoParaCPU~34_combout  & (\dadoParaCPU~27_combout )))) # (!\dadoParaCPU[0]~3_combout  & (((\dadoParaCPU~34_combout ))))

	.dataa(\dadoParaCPU[0]~3_combout ),
	.datab(\dadoParaCPU~27_combout ),
	.datac(\data~combout [2]),
	.datad(\dadoParaCPU~34_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~35_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~35 .lut_mask = 16'hF588;
defparam \dadoParaCPU~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneii_lcell_comb \dadoParaCPU~36 (
// Equation(s):
// \dadoParaCPU~36_combout  = (\dadoParaCPU[0]~15_combout  & (\Mux13~1_combout )) # (!\dadoParaCPU[0]~15_combout  & ((\dadoParaCPU~35_combout )))

	.dataa(\dadoParaCPU[0]~15_combout ),
	.datab(vcc),
	.datac(\Mux13~1_combout ),
	.datad(\dadoParaCPU~35_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~36_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~36 .lut_mask = 16'hF5A0;
defparam \dadoParaCPU~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N23
cycloneii_lcell_ff \dadoParaCPU[2]~reg0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\varEspera~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[2]~reg0_regout ));

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hit~I (
	.datain(\hit~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hit));
// synopsys translate_off
defparam \hit~I .input_async_reset = "none";
defparam \hit~I .input_power_up = "low";
defparam \hit~I .input_register_mode = "none";
defparam \hit~I .input_sync_reset = "none";
defparam \hit~I .oe_async_reset = "none";
defparam \hit~I .oe_power_up = "low";
defparam \hit~I .oe_register_mode = "none";
defparam \hit~I .oe_sync_reset = "none";
defparam \hit~I .operation_mode = "output";
defparam \hit~I .output_async_reset = "none";
defparam \hit~I .output_power_up = "low";
defparam \hit~I .output_register_mode = "none";
defparam \hit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \valid~I (
	.datain(\valid~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(valid));
// synopsys translate_off
defparam \valid~I .input_async_reset = "none";
defparam \valid~I .input_power_up = "low";
defparam \valid~I .input_register_mode = "none";
defparam \valid~I .input_sync_reset = "none";
defparam \valid~I .oe_async_reset = "none";
defparam \valid~I .oe_power_up = "low";
defparam \valid~I .oe_register_mode = "none";
defparam \valid~I .oe_sync_reset = "none";
defparam \valid~I .operation_mode = "output";
defparam \valid~I .output_async_reset = "none";
defparam \valid~I .output_power_up = "low";
defparam \valid~I .output_register_mode = "none";
defparam \valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LRU~I (
	.datain(\LRU~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LRU));
// synopsys translate_off
defparam \LRU~I .input_async_reset = "none";
defparam \LRU~I .input_power_up = "low";
defparam \LRU~I .input_register_mode = "none";
defparam \LRU~I .input_sync_reset = "none";
defparam \LRU~I .oe_async_reset = "none";
defparam \LRU~I .oe_power_up = "low";
defparam \LRU~I .oe_register_mode = "none";
defparam \LRU~I .oe_sync_reset = "none";
defparam \LRU~I .operation_mode = "output";
defparam \LRU~I .output_async_reset = "none";
defparam \LRU~I .output_power_up = "low";
defparam \LRU~I .output_register_mode = "none";
defparam \LRU~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dirty~I (
	.datain(\dirty~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dirty));
// synopsys translate_off
defparam \dirty~I .input_async_reset = "none";
defparam \dirty~I .input_power_up = "low";
defparam \dirty~I .input_register_mode = "none";
defparam \dirty~I .input_sync_reset = "none";
defparam \dirty~I .oe_async_reset = "none";
defparam \dirty~I .oe_power_up = "low";
defparam \dirty~I .oe_register_mode = "none";
defparam \dirty~I .oe_sync_reset = "none";
defparam \dirty~I .operation_mode = "output";
defparam \dirty~I .output_async_reset = "none";
defparam \dirty~I .output_power_up = "low";
defparam \dirty~I .output_register_mode = "none";
defparam \dirty~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \writeBack~I (
	.datain(\writeBack~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(writeBack));
// synopsys translate_off
defparam \writeBack~I .input_async_reset = "none";
defparam \writeBack~I .input_power_up = "low";
defparam \writeBack~I .input_register_mode = "none";
defparam \writeBack~I .input_sync_reset = "none";
defparam \writeBack~I .oe_async_reset = "none";
defparam \writeBack~I .oe_power_up = "low";
defparam \writeBack~I .oe_register_mode = "none";
defparam \writeBack~I .oe_sync_reset = "none";
defparam \writeBack~I .operation_mode = "output";
defparam \writeBack~I .output_async_reset = "none";
defparam \writeBack~I .output_power_up = "low";
defparam \writeBack~I .output_register_mode = "none";
defparam \writeBack~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[0]~I (
	.datain(\tag[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[0]));
// synopsys translate_off
defparam \tag[0]~I .input_async_reset = "none";
defparam \tag[0]~I .input_power_up = "low";
defparam \tag[0]~I .input_register_mode = "none";
defparam \tag[0]~I .input_sync_reset = "none";
defparam \tag[0]~I .oe_async_reset = "none";
defparam \tag[0]~I .oe_power_up = "low";
defparam \tag[0]~I .oe_register_mode = "none";
defparam \tag[0]~I .oe_sync_reset = "none";
defparam \tag[0]~I .operation_mode = "output";
defparam \tag[0]~I .output_async_reset = "none";
defparam \tag[0]~I .output_power_up = "low";
defparam \tag[0]~I .output_register_mode = "none";
defparam \tag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[1]~I (
	.datain(\tag[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[1]));
// synopsys translate_off
defparam \tag[1]~I .input_async_reset = "none";
defparam \tag[1]~I .input_power_up = "low";
defparam \tag[1]~I .input_register_mode = "none";
defparam \tag[1]~I .input_sync_reset = "none";
defparam \tag[1]~I .oe_async_reset = "none";
defparam \tag[1]~I .oe_power_up = "low";
defparam \tag[1]~I .oe_register_mode = "none";
defparam \tag[1]~I .oe_sync_reset = "none";
defparam \tag[1]~I .operation_mode = "output";
defparam \tag[1]~I .output_async_reset = "none";
defparam \tag[1]~I .output_power_up = "low";
defparam \tag[1]~I .output_register_mode = "none";
defparam \tag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[2]~I (
	.datain(\tag[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[2]));
// synopsys translate_off
defparam \tag[2]~I .input_async_reset = "none";
defparam \tag[2]~I .input_power_up = "low";
defparam \tag[2]~I .input_register_mode = "none";
defparam \tag[2]~I .input_sync_reset = "none";
defparam \tag[2]~I .oe_async_reset = "none";
defparam \tag[2]~I .oe_power_up = "low";
defparam \tag[2]~I .oe_register_mode = "none";
defparam \tag[2]~I .oe_sync_reset = "none";
defparam \tag[2]~I .operation_mode = "output";
defparam \tag[2]~I .output_async_reset = "none";
defparam \tag[2]~I .output_power_up = "low";
defparam \tag[2]~I .output_register_mode = "none";
defparam \tag[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[0]~I (
	.datain(\dadoParaCPU[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[0]));
// synopsys translate_off
defparam \dadoParaCPU[0]~I .input_async_reset = "none";
defparam \dadoParaCPU[0]~I .input_power_up = "low";
defparam \dadoParaCPU[0]~I .input_register_mode = "none";
defparam \dadoParaCPU[0]~I .input_sync_reset = "none";
defparam \dadoParaCPU[0]~I .oe_async_reset = "none";
defparam \dadoParaCPU[0]~I .oe_power_up = "low";
defparam \dadoParaCPU[0]~I .oe_register_mode = "none";
defparam \dadoParaCPU[0]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[0]~I .operation_mode = "output";
defparam \dadoParaCPU[0]~I .output_async_reset = "none";
defparam \dadoParaCPU[0]~I .output_power_up = "low";
defparam \dadoParaCPU[0]~I .output_register_mode = "none";
defparam \dadoParaCPU[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[1]~I (
	.datain(\dadoParaCPU[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[1]));
// synopsys translate_off
defparam \dadoParaCPU[1]~I .input_async_reset = "none";
defparam \dadoParaCPU[1]~I .input_power_up = "low";
defparam \dadoParaCPU[1]~I .input_register_mode = "none";
defparam \dadoParaCPU[1]~I .input_sync_reset = "none";
defparam \dadoParaCPU[1]~I .oe_async_reset = "none";
defparam \dadoParaCPU[1]~I .oe_power_up = "low";
defparam \dadoParaCPU[1]~I .oe_register_mode = "none";
defparam \dadoParaCPU[1]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[1]~I .operation_mode = "output";
defparam \dadoParaCPU[1]~I .output_async_reset = "none";
defparam \dadoParaCPU[1]~I .output_power_up = "low";
defparam \dadoParaCPU[1]~I .output_register_mode = "none";
defparam \dadoParaCPU[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[2]~I (
	.datain(\dadoParaCPU[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[2]));
// synopsys translate_off
defparam \dadoParaCPU[2]~I .input_async_reset = "none";
defparam \dadoParaCPU[2]~I .input_power_up = "low";
defparam \dadoParaCPU[2]~I .input_register_mode = "none";
defparam \dadoParaCPU[2]~I .input_sync_reset = "none";
defparam \dadoParaCPU[2]~I .oe_async_reset = "none";
defparam \dadoParaCPU[2]~I .oe_power_up = "low";
defparam \dadoParaCPU[2]~I .oe_register_mode = "none";
defparam \dadoParaCPU[2]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[2]~I .operation_mode = "output";
defparam \dadoParaCPU[2]~I .output_async_reset = "none";
defparam \dadoParaCPU[2]~I .output_power_up = "low";
defparam \dadoParaCPU[2]~I .output_register_mode = "none";
defparam \dadoParaCPU[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
