Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Nov 29 02:12:37 2017
| Host         : DESKTOP-JC6NIF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 63 register/latch pins with no clock driven by root clock pin: uart_tx_inst5/rd_clk_r1_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: uart_tx_inst5/rd_clk_r2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.728        0.000                      0                 6473        0.047        0.000                      0                 6463        4.020        0.000                       0                  2709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
clk             {0.000 10.000}     20.000          50.000          
  clk_out1_PLL  {0.000 5.000}      10.000          100.000         
  clkfbout_PLL  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_PLL        2.728        0.000                      0                 6463        0.047        0.000                      0                 6463        4.020        0.000                       0                  2705  
  clkfbout_PLL                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_out1_PLL                      8.239        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.773ns (10.727%)  route 6.433ns (89.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.433     4.523    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.295     4.818 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux41/O
                         net (fo=1, routed)           0.000     4.818    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux41_n_513
    SLICE_X14Y28         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.438     7.987    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/aclk
    SLICE_X14Y28         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                         clock pessimism             -0.426     7.561    
                         clock uncertainty           -0.094     7.467    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.079     7.546    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.773ns (10.756%)  route 6.414ns (89.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.414     4.504    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.295     4.799 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux41/O
                         net (fo=1, routed)           0.000     4.799    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].mux41_n_513
    SLICE_X14Y28         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.438     7.987    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/aclk
    SLICE_X14Y28         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                         clock pessimism             -0.426     7.561    
                         clock uncertainty           -0.094     7.467    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.079     7.546    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 0.773ns (11.001%)  route 6.254ns (88.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.254     4.344    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.295     4.639 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].mux41/O
                         net (fo=1, routed)           0.000     4.639    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].mux41_n_513
    SLICE_X14Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.436     7.985    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/aclk
    SLICE_X14Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/C
                         clock pessimism             -0.426     7.559    
                         clock uncertainty           -0.094     7.465    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.079     7.544    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.773ns (11.007%)  route 6.250ns (88.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.250     4.340    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.295     4.635 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].mux41/O
                         net (fo=1, routed)           0.000     4.635    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].mux41_n_513
    SLICE_X14Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.436     7.985    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/aclk
    SLICE_X14Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg/C
                         clock pessimism             -0.426     7.559    
                         clock uncertainty           -0.094     7.465    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.079     7.544    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 0.773ns (11.147%)  route 6.161ns (88.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.161     4.251    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.295     4.546 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].mux41/O
                         net (fo=1, routed)           0.000     4.546    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].mux41_n_513
    SLICE_X15Y26         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.435     7.984    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/aclk
    SLICE_X15Y26         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                         clock pessimism             -0.426     7.558    
                         clock uncertainty           -0.094     7.464    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031     7.495    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.495    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 0.773ns (11.154%)  route 6.157ns (88.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.157     4.247    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.295     4.542 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].mux41/O
                         net (fo=1, routed)           0.000     4.542    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].mux41_n_513
    SLICE_X15Y26         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.435     7.984    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/aclk
    SLICE_X15Y26         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
                         clock pessimism             -0.426     7.558    
                         clock uncertainty           -0.094     7.464    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.029     7.493    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.773ns (11.211%)  route 6.122ns (88.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.122     4.212    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I4_O)        0.295     4.507 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].mux41/O
                         net (fo=1, routed)           0.000     4.507    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].mux41_n_513
    SLICE_X15Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.436     7.985    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/aclk
    SLICE_X15Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg/C
                         clock pessimism             -0.426     7.559    
                         clock uncertainty           -0.094     7.465    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.029     7.494    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[17].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 0.773ns (11.216%)  route 6.119ns (88.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.119     4.209    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I4_O)        0.295     4.504 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].mux41/O
                         net (fo=1, routed)           0.000     4.504    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].mux41_n_513
    SLICE_X15Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.436     7.985    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/aclk
    SLICE_X15Y27         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                         clock pessimism             -0.426     7.559    
                         clock uncertainty           -0.094     7.465    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.031     7.496    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 0.773ns (11.281%)  route 6.079ns (88.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 7.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.079     4.169    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.295     4.464 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].mux41/O
                         net (fo=1, routed)           0.000     4.464    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].mux41_n_513
    SLICE_X14Y29         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.439     7.988    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/aclk
    SLICE_X14Y29         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                         clock pessimism             -0.426     7.562    
                         clock uncertainty           -0.094     7.468    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)        0.077     7.545    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.773ns (11.285%)  route 6.077ns (88.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 7.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.569    -2.388    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/aclk
    SLICE_X14Y6          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.478    -1.910 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_i_sw_control/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=201, routed)         6.077     4.167    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.295     4.462 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].mux41/O
                         net (fo=1, routed)           0.000     4.462    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].mux41_n_513
    SLICE_X14Y29         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        1.439     7.988    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/aclk
    SLICE_X14Y29         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                         clock pessimism             -0.426     7.562    
                         clock uncertainty           -0.094     7.468    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)        0.081     7.549    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o3_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  3.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[2].read_addr_mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.708%)  route 0.167ns (54.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.565    -0.354    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[2].read_addr_mux/aclk
    SLICE_X11Y8          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[2].read_addr_mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.213 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[2].read_addr_mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=2, routed)           0.167    -0.046    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/addrb[2]
    RAMB18_X0Y3          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.877    -0.230    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y3          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
                         clock pessimism             -0.046    -0.276    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.093    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.594    -0.325    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X3Y9           FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.072    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[14][6]
    SLICE_X2Y10          SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.864    -0.243    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X2Y10          SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.067    -0.310    
    SLICE_X2Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.127    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.564    -0.355    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/aclk
    SLICE_X8Y11          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.191 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=1, routed)           0.106    -0.085    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.066    -0.297    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.142    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.068%)  route 0.141ns (49.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.563    -0.356    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/aclk
    SLICE_X9Y12          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.141    -0.075    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/dina[8]
    RAMB18_X0Y5          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y5          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.066    -0.297    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155    -0.142    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.563    -0.356    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/aclk
    SLICE_X9Y12          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.228 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.111    -0.117    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/dina[9]
    RAMB18_X0Y5          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y5          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.066    -0.297    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.101    -0.196    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.594    -0.325    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X3Y9           FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[21]/Q
                         net (fo=1, routed)           0.157    -0.027    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[28][6]
    SLICE_X6Y9           SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.863    -0.244    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X6Y9           SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.046    -0.290    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.107    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.643%)  route 0.131ns (44.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.564    -0.355    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/aclk
    SLICE_X8Y10          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.191 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.131    -0.061    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/dina[0]
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.066    -0.297    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155    -0.142    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.593    -0.326    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X5Y6           FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.185 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/Q
                         net (fo=1, routed)           0.169    -0.016    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[16]
    SLICE_X2Y6           SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.866    -0.241    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X2Y6           SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/CLK
                         clock pessimism             -0.046    -0.287    
    SLICE_X2Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.104    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.664%)  route 0.182ns (56.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.563    -0.356    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/aclk
    SLICE_X11Y12         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[24]/Q
                         net (fo=1, routed)           0.182    -0.034    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/dina[24]
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.046    -0.277    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.122    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.307%)  route 0.110ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.564    -0.355    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/aclk
    SLICE_X8Y10          FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.207 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[2].write_data_im_mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.097    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=2703, routed)        0.876    -0.231    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y4          RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.066    -0.297    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.102    -0.195    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6     FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][26]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][28]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y26     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y27     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][25]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y26     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y26     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y26     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y26     FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y1      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y1      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y6      FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   PLL_inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_PLL
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.239ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.533ns  (logic 0.419ns (27.335%)  route 1.114ns (72.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.114     1.533    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[5]
    SLICE_X2Y33          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.228     9.772    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.394%)  route 0.645ns (60.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.645     1.064    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[3]
    SLICE_X2Y31          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.233     9.767    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.419ns (48.887%)  route 0.438ns (51.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.438     0.857    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[9]
    SLICE_X3Y34          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.265     9.735    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.066%)  route 0.453ns (51.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.453     0.872    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[1]
    SLICE_X2Y30          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.216     9.784    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.479     0.935    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[8]
    SLICE_X3Y34          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.095     9.905    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.354     0.773    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[7]
    SLICE_X2Y33          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.220     9.780    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.150ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.807ns  (logic 0.456ns (56.479%)  route 0.351ns (43.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.351     0.807    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[6]
    SLICE_X2Y33          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.043     9.957    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  9.150    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.772ns  (logic 0.456ns (59.032%)  route 0.316ns (40.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.316     0.772    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[0]
    SLICE_X2Y30          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.047     9.953    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             9.187ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.768ns  (logic 0.456ns (59.362%)  route 0.312ns (40.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.312     0.768    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[4]
    SLICE_X2Y30          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.045     9.955    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  9.187    

Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.759ns  (logic 0.456ns (60.065%)  route 0.303ns (39.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31                                       0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.303     0.759    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[2]
    SLICE_X2Y30          FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.045     9.955    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  9.196    





