{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx_64.v@554:564@HdlIdDef", "reg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx.v@290:300", "reg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@415:425", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@287:297", "end\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@415:425", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@260:270", "reg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@219:229", "reg [KEEP_WIDTH-1:0] m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg                  m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@463:473", "\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@467:477", "reg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@409:419", "reg [7:0] m_ip_payload_axis_tdata_reg = 8'd0;\nreg       m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg       m_ip_payload_axis_tlast_reg = 1'b0;\nreg       m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_ip_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg       temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@595:605", "\n// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@282:292", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@464:474", "// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@552:562", "// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@332:342", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/eth_mux.v@208:218", "\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@261:271", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@550:560", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@411:421", "end\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@282:292", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@288:298", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@556:566", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@287:297", "reg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@288:298", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@289:299", "reg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\nreg store_eth_payload_int_to_temp;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@258:268", "\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@414:424", "reg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@261:271", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@493:503", "\n// output datapath logic\nreg [7:0] m_ip_payload_axis_tdata_reg = 8'd0;\nreg       m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg       m_ip_payload_axis_tlast_reg = 1'b0;\nreg       m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_ip_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg       temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_ip_payload_axis_tuser_reg = 1'b0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@283:293", "\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@555:565", "reg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@550:560", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/eth_mux.v@207:217", "reg [USER_WIDTH-1:0] m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_mux.v@210:220", "reg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\nreg store_axis_int_to_temp;\nreg store_axis_temp_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@556:566", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@326:336", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@291:301", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@227:237", "reg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\nreg store_axis_int_to_temp;\nreg store_eth_payload_axis_temp_to_output;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@330:340", "reg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@327:337", "\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@328:338", "// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@598:608", "reg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@286:296", "reg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@412:422", "\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@226:236", "reg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\nreg store_axis_int_to_temp;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@333:343", "reg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\nreg store_eth_payload_int_to_temp;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@284:294", "// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@257:267", "end\n\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@332:342", "reg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@599:609", "reg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@495:505", "reg [7:0] m_ip_payload_axis_tdata_reg = 8'd0;\nreg       m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg       m_ip_payload_axis_tlast_reg = 1'b0;\nreg       m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_ip_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg       temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@475:485", "reg [7:0]  m_udp_payload_axis_tkeep_reg = 8'd0;\nreg        m_udp_payload_axis_tvalid_reg = 1'b0, m_udp_payload_axis_tvalid_next;\nreg        m_udp_payload_axis_tlast_reg = 1'b0;\nreg        m_udp_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_udp_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_udp_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_udp_payload_axis_tvalid_reg = 1'b0, temp_m_udp_payload_axis_tvalid_next;\nreg        temp_m_udp_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_udp_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@331:341", "reg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@288:298", "\n// output datapath logic\nreg [7:0] m_eth_payload_axis_tdata_reg = 8'd0;\nreg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@596:606", "// output datapath logic\nreg [63:0] m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@557:567", "reg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg        temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\nreg store_eth_payload_int_to_temp;\n"], ["verilog-ethernet/rtl/eth_mux.v@202:212", "reg [KEEP_WIDTH-1:0] m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg                  m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@224:234", "reg [USER_WIDTH-1:0] m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\n"], ["verilog-ethernet/rtl/eth_demux.v@216:226", "reg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg [M_COUNT-1:0]    temp_m_eth_payload_axis_tvalid_reg = {M_COUNT{1'b0}}, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\nreg store_axis_int_to_temp;\nreg store_eth_payload_axis_temp_to_output;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@551:561", "\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@291:301", "reg       m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg       m_eth_payload_axis_tlast_reg = 1'b0;\nreg       m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_eth_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg       temp_m_eth_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_eth_payload_axis_tuser_reg = 1'b0;\n\n// datapath control\nreg store_eth_payload_int_to_output;\n"], ["verilog-ethernet/rtl/eth_mux.v@209:219", "reg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\nreg store_axis_int_to_temp;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@466:476", "reg [7:0]  m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg        m_ip_payload_axis_tlast_reg = 1'b0;\nreg        m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_ip_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_ip_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg        temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg        temp_m_ip_payload_axis_tuser_reg = 1'b0;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@407:417", "\n// output datapath logic\nreg [7:0] m_ip_payload_axis_tdata_reg = 8'd0;\nreg       m_ip_payload_axis_tvalid_reg = 1'b0, m_ip_payload_axis_tvalid_next;\nreg       m_ip_payload_axis_tlast_reg = 1'b0;\nreg       m_ip_payload_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_m_ip_payload_axis_tdata_reg = 8'd0;\nreg       temp_m_ip_payload_axis_tvalid_reg = 1'b0, temp_m_ip_payload_axis_tvalid_next;\nreg       temp_m_ip_payload_axis_tlast_reg = 1'b0;\nreg       temp_m_ip_payload_axis_tuser_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@326:336", "end\n\n// output datapath logic\nreg [64:0] m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_eth_payload_axis_tkeep_reg = 8'd0;\nreg        m_eth_payload_axis_tvalid_reg = 1'b0, m_eth_payload_axis_tvalid_next;\nreg        m_eth_payload_axis_tlast_reg = 1'b0;\nreg        m_eth_payload_axis_tuser_reg = 1'b0;\n\nreg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_eth_payload_axis_tkeep_reg = 8'd0;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@473:483", "// output datapath logic\nreg [63:0] m_udp_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  m_udp_payload_axis_tkeep_reg = 8'd0;\nreg        m_udp_payload_axis_tvalid_reg = 1'b0, m_udp_payload_axis_tvalid_next;\nreg        m_udp_payload_axis_tlast_reg = 1'b0;\nreg        m_udp_payload_axis_tuser_reg = 1'b0;\n\nreg [63:0] temp_m_udp_payload_axis_tdata_reg = 64'd0;\nreg [7:0]  temp_m_udp_payload_axis_tkeep_reg = 8'd0;\nreg        temp_m_udp_payload_axis_tvalid_reg = 1'b0, temp_m_udp_payload_axis_tvalid_next;\nreg        temp_m_udp_payload_axis_tlast_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@225:235", "\nreg [DATA_WIDTH-1:0] temp_m_eth_payload_axis_tdata_reg  = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_m_eth_payload_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};\nreg                  temp_m_eth_payload_axis_tvalid_reg = 1'b0, temp_m_eth_payload_axis_tvalid_next;\nreg                  temp_m_eth_payload_axis_tlast_reg  = 1'b0;\nreg [ID_WIDTH-1:0]   temp_m_eth_payload_axis_tid_reg    = {ID_WIDTH{1'b0}};\nreg [DEST_WIDTH-1:0] temp_m_eth_payload_axis_tdest_reg  = {DEST_WIDTH{1'b0}};\nreg [USER_WIDTH-1:0] temp_m_eth_payload_axis_tuser_reg  = {USER_WIDTH{1'b0}};\n\n// datapath control\nreg store_axis_int_to_output;\n"]], "Diff Content": {"Delete": [[559, "reg [64:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\n"]], "Add": [[559, "reg [63:0] temp_m_eth_payload_axis_tdata_reg = 64'd0;\n"]]}}