
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  000057f8  0000588c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000057f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000cc3  00800122  00800122  000058ae  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000058b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00005f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000009a0  00000000  00000000  00006013  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002086  00000000  00000000  000069b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000518e  00000000  00000000  00008a39  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012e5  00000000  00000000  0000dbc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000090e2  00000000  00000000  0000eeac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001060  00000000  00000000  00017f90  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003452  00000000  00000000  00018ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 000b5b06  00000000  00000000  0001c442  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000b7d  00000000  00000000  000d1f48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000830  00000000  00000000  000d2ac5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 ce 13 	jmp	0x279c	; 0x279c <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__vector_20>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 0c 04 	jmp	0x818	; 0x818 <__vector_28>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 ef       	ldi	r30, 0xF8	; 248
      a0:	f7 e5       	ldi	r31, 0x57	; 87
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	1d e0       	ldi	r17, 0x0D	; 13
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a5 3e       	cpi	r26, 0xE5	; 229
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 0c 2a 	call	0x5418	; 0x5418 <main>
      c6:	0c 94 fa 2b 	jmp	0x57f4	; 0x57f4 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CtrlCamera>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlCamera( void ) 
{ 
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	cd b7       	in	r28, 0x3d	; 61
      d4:	de b7       	in	r29, 0x3e	; 62
	cam.power = FALSE;
      d6:	10 92 c5 0a 	sts	0x0AC5, r1
	cam.enable = FALSE;
      da:	10 92 c4 0a 	sts	0x0AC4, r1
	cam.waitting = 0U;
      de:	10 92 c7 0a 	sts	0x0AC7, r1
	cam.get_images = FALSE;
      e2:	10 92 c6 0a 	sts	0x0AC6, r1
	
	cam.state.timeout = 0U;
      e6:	10 92 c1 0a 	sts	0x0AC1, r1
	cam.state.rcv_sync_ack = FALSE;
      ea:	10 92 ba 0a 	sts	0x0ABA, r1
	cam.state.rcv_nack = FALSE;
      ee:	10 92 bb 0a 	sts	0x0ABB, r1
	cam.state.rcv_set_ack = FALSE;
      f2:	10 92 bc 0a 	sts	0x0ABC, r1
	cam.state.rcv_get_picture_ack = FALSE;
      f6:	10 92 bd 0a 	sts	0x0ABD, r1
	cam.state.send_get_picture = FALSE;
      fa:	10 92 be 0a 	sts	0x0ABE, r1
	cam.state.rcv_data = FALSE;
      fe:	10 92 bf 0a 	sts	0x0ABF, r1
	cam.state.rcv_data_complete = FALSE;
     102:	10 92 c0 0a 	sts	0x0AC0, r1
	cam.state.nb_retries = 0U;
     106:	10 92 c3 0a 	sts	0x0AC3, r1
	cam.state.ack_id = 0U;
     10a:	10 92 c2 0a 	sts	0x0AC2, r1
	can_comp_image = FALSE;
     10e:	10 92 94 0a 	sts	0x0A94, r1
	
	//on ective la camera
	CtrlCameraEnable( TRUE );
     112:	81 e0       	ldi	r24, 0x01	; 1
     114:	0e 94 ac 00 	call	0x158	; 0x158 <CtrlCameraEnable>
	
	//on veux enregistrer sur l'image 1
	CtrlCameraSetStructPicture(&mes_images[index_image]);
     118:	80 91 93 0a 	lds	r24, 0x0A93
     11c:	48 2f       	mov	r20, r24
     11e:	50 e0       	ldi	r21, 0x00	; 0
     120:	24 eb       	ldi	r18, 0xB4	; 180
     122:	34 e0       	ldi	r19, 0x04	; 4
     124:	42 9f       	mul	r20, r18
     126:	c0 01       	movw	r24, r0
     128:	43 9f       	mul	r20, r19
     12a:	90 0d       	add	r25, r0
     12c:	52 9f       	mul	r21, r18
     12e:	90 0d       	add	r25, r0
     130:	11 24       	eor	r1, r1
     132:	85 5d       	subi	r24, 0xD5	; 213
     134:	9e 4f       	sbci	r25, 0xFE	; 254
     136:	0e 94 b9 00 	call	0x172	; 0x172 <CtrlCameraSetStructPicture>
	
	CtrlCameraGetPicture();
     13a:	0e 94 a2 00 	call	0x144	; 0x144 <CtrlCameraGetPicture>
}
     13e:	cf 91       	pop	r28
     140:	df 91       	pop	r29
     142:	08 95       	ret

00000144 <CtrlCameraGetPicture>:

//permet de prendre deux images a la suite
void CtrlCameraGetPicture( void ) 
{
     144:	df 93       	push	r29
     146:	cf 93       	push	r28
     148:	cd b7       	in	r28, 0x3d	; 61
     14a:	de b7       	in	r29, 0x3e	; 62
	cam.get_images = TRUE;
     14c:	81 e0       	ldi	r24, 0x01	; 1
     14e:	80 93 c6 0a 	sts	0x0AC6, r24
}
     152:	cf 91       	pop	r28
     154:	df 91       	pop	r29
     156:	08 95       	ret

00000158 <CtrlCameraEnable>:

	
//active la camera
static void CtrlCameraEnable( Boolean enable ) 
{
     158:	df 93       	push	r29
     15a:	cf 93       	push	r28
     15c:	0f 92       	push	r0
     15e:	cd b7       	in	r28, 0x3d	; 61
     160:	de b7       	in	r29, 0x3e	; 62
     162:	89 83       	std	Y+1, r24	; 0x01
	cam.enable = enable;
     164:	89 81       	ldd	r24, Y+1	; 0x01
     166:	80 93 c4 0a 	sts	0x0AC4, r24
}
     16a:	0f 90       	pop	r0
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CtrlCameraSetStructPicture>:


//permet de recuperer l'image apres event
static void CtrlCameraSetStructPicture( SImage * i_image ) 
{
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	00 d0       	rcall	.+0      	; 0x178 <CtrlCameraSetStructPicture+0x6>
     178:	cd b7       	in	r28, 0x3d	; 61
     17a:	de b7       	in	r29, 0x3e	; 62
     17c:	9a 83       	std	Y+2, r25	; 0x02
     17e:	89 83       	std	Y+1, r24	; 0x01
	cam.image = i_image;
     180:	89 81       	ldd	r24, Y+1	; 0x01
     182:	9a 81       	ldd	r25, Y+2	; 0x02
     184:	90 93 b9 0a 	sts	0x0AB9, r25
     188:	80 93 b8 0a 	sts	0x0AB8, r24
}	
     18c:	0f 90       	pop	r0
     18e:	0f 90       	pop	r0
     190:	cf 91       	pop	r28
     192:	df 91       	pop	r29
     194:	08 95       	ret

00000196 <CtrlCameraDispatcher>:
	


//dispatcher
void CtrlCameraDispatcher( Event_t event ) 
{
     196:	df 93       	push	r29
     198:	cf 93       	push	r28
     19a:	00 d0       	rcall	.+0      	; 0x19c <CtrlCameraDispatcher+0x6>
     19c:	cd b7       	in	r28, 0x3d	; 61
     19e:	de b7       	in	r29, 0x3e	; 62
     1a0:	9a 83       	std	Y+2, r25	; 0x02
     1a2:	89 83       	std	Y+1, r24	; 0x01
	if( cam.enable == TRUE)
     1a4:	80 91 c4 0a 	lds	r24, 0x0AC4
     1a8:	81 30       	cpi	r24, 0x01	; 1
     1aa:	09 f0       	breq	.+2      	; 0x1ae <CtrlCameraDispatcher+0x18>
     1ac:	92 c0       	rjmp	.+292    	; 0x2d2 <CtrlCameraDispatcher+0x13c>
	{	
		//Test de connexion
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_100MS ))
     1ae:	89 81       	ldd	r24, Y+1	; 0x01
     1b0:	9a 81       	ldd	r25, Y+2	; 0x02
     1b2:	61 e0       	ldi	r22, 0x01	; 1
     1b4:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     1b8:	88 23       	and	r24, r24
     1ba:	31 f1       	breq	.+76     	; 0x208 <CtrlCameraDispatcher+0x72>
		{	
			if( cam.power == TRUE )
     1bc:	80 91 c5 0a 	lds	r24, 0x0AC5
     1c0:	81 30       	cpi	r24, 0x01	; 1
     1c2:	11 f5       	brne	.+68     	; 0x208 <CtrlCameraDispatcher+0x72>
			{		
				//on lance la prochaine capture d'iamge
				if(cam.state.rcv_data_complete == TRUE)
     1c4:	80 91 c0 0a 	lds	r24, 0x0AC0
     1c8:	81 30       	cpi	r24, 0x01	; 1
     1ca:	c1 f4       	brne	.+48     	; 0x1fc <CtrlCameraDispatcher+0x66>
				{
					cam.state.rcv_data_complete = FALSE;
     1cc:	10 92 c0 0a 	sts	0x0AC0, r1
								
						}
						
					}*/				
					//on envoie la diff d'image sur l'uart
					CtrlCameraExecuteSendUartMovement();
     1d0:	0e 94 20 03 	call	0x640	; 0x640 <CtrlCameraExecuteSendUartMovement>
					
					//on remet les données a jour
					cam.image->size = 0U ;
     1d4:	80 91 b8 0a 	lds	r24, 0x0AB8
     1d8:	90 91 b9 0a 	lds	r25, 0x0AB9
     1dc:	fc 01       	movw	r30, r24
     1de:	13 82       	std	Z+3, r1	; 0x03
     1e0:	12 82       	std	Z+2, r1	; 0x02
					cam.image->index = 0U ;
     1e2:	80 91 b8 0a 	lds	r24, 0x0AB8
     1e6:	90 91 b9 0a 	lds	r25, 0x0AB9
     1ea:	fc 01       	movw	r30, r24
     1ec:	11 82       	std	Z+1, r1	; 0x01
     1ee:	10 82       	st	Z, r1
			
					//on prend une nouvelle image
					cam.state.rcv_get_picture_ack = FALSE ; 
     1f0:	10 92 bd 0a 	sts	0x0ABD, r1
					cam.state.send_get_picture = FALSE ;
     1f4:	10 92 be 0a 	sts	0x0ABE, r1
					cam.state.rcv_data = FALSE;
     1f8:	10 92 bf 0a 	sts	0x0ABF, r1
				}
				

				if( cam.get_images == TRUE)
     1fc:	80 91 c6 0a 	lds	r24, 0x0AC6
     200:	81 30       	cpi	r24, 0x01	; 1
     202:	11 f4       	brne	.+4      	; 0x208 <CtrlCameraDispatcher+0x72>
				{	
					//on gere la machine d'etat 
					CtrlCameraStateMachine();
     204:	0e 94 9c 03 	call	0x738	; 0x738 <CtrlCameraStateMachine>
				}
			}			
		}
		//on active la camera apres 1S
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_1S ))
     208:	89 81       	ldd	r24, Y+1	; 0x01
     20a:	9a 81       	ldd	r25, Y+2	; 0x02
     20c:	62 e0       	ldi	r22, 0x02	; 2
     20e:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     212:	88 23       	and	r24, r24
     214:	09 f4       	brne	.+2      	; 0x218 <CtrlCameraDispatcher+0x82>
     216:	50 c0       	rjmp	.+160    	; 0x2b8 <CtrlCameraDispatcher+0x122>
		{
			//on attend 2 sec pour l'allumage
			if ((cam.power == FALSE) && (cam.waitting > 2))
     218:	80 91 c5 0a 	lds	r24, 0x0AC5
     21c:	88 23       	and	r24, r24
     21e:	41 f5       	brne	.+80     	; 0x270 <CtrlCameraDispatcher+0xda>
     220:	80 91 c7 0a 	lds	r24, 0x0AC7
     224:	83 30       	cpi	r24, 0x03	; 3
     226:	20 f1       	brcs	.+72     	; 0x270 <CtrlCameraDispatcher+0xda>
			{
				cam.power = TRUE;
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	80 93 c5 0a 	sts	0x0AC5, r24
				cam.waitting = 0U;
     22e:	10 92 c7 0a 	sts	0x0AC7, r1
				cam.state.timeout = 0U;
     232:	10 92 c1 0a 	sts	0x0AC1, r1
				cam.state.rcv_sync_ack = FALSE;
     236:	10 92 ba 0a 	sts	0x0ABA, r1
				cam.state.rcv_nack = FALSE;
     23a:	10 92 bb 0a 	sts	0x0ABB, r1
				cam.state.rcv_set_ack = FALSE;
     23e:	10 92 bc 0a 	sts	0x0ABC, r1
				cam.state.rcv_get_picture_ack = FALSE;
     242:	10 92 bd 0a 	sts	0x0ABD, r1
				cam.state.send_get_picture = FALSE;
     246:	10 92 be 0a 	sts	0x0ABE, r1
				cam.state.rcv_data = FALSE;
     24a:	10 92 bf 0a 	sts	0x0ABF, r1
				cam.state.rcv_data_complete = FALSE;
     24e:	10 92 c0 0a 	sts	0x0AC0, r1
				cam.state.nb_retries = 0U;
     252:	10 92 c3 0a 	sts	0x0AC3, r1
				cam.state.ack_id = 0U;
     256:	10 92 c2 0a 	sts	0x0AC2, r1
				can_comp_image = FALSE;
     25a:	10 92 94 0a 	sts	0x0A94, r1
				micIoPortsConfigureOutput(CONF_CMD_ALIM_CAMERA);
     25e:	88 e0       	ldi	r24, 0x08	; 8
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	0e 94 17 1b 	call	0x362e	; 0x362e <micIoPortsConfigureOutput>
				micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     266:	88 e0       	ldi	r24, 0x08	; 8
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
     26e:	24 c0       	rjmp	.+72     	; 0x2b8 <CtrlCameraDispatcher+0x122>

			}
			else
			{
				//on a l'alim power 
				if(cam.power == TRUE)
     270:	80 91 c5 0a 	lds	r24, 0x0AC5
     274:	81 30       	cpi	r24, 0x01	; 1
     276:	d9 f4       	brne	.+54     	; 0x2ae <CtrlCameraDispatcher+0x118>
				{
					//si on a pas recu de ack apres un get picture
					if( ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == TRUE )  && ( cam.state.timeout > 1 ))
     278:	80 91 bd 0a 	lds	r24, 0x0ABD
     27c:	88 23       	and	r24, r24
     27e:	89 f4       	brne	.+34     	; 0x2a2 <CtrlCameraDispatcher+0x10c>
     280:	80 91 be 0a 	lds	r24, 0x0ABE
     284:	81 30       	cpi	r24, 0x01	; 1
     286:	69 f4       	brne	.+26     	; 0x2a2 <CtrlCameraDispatcher+0x10c>
     288:	80 91 c1 0a 	lds	r24, 0x0AC1
     28c:	82 30       	cpi	r24, 0x02	; 2
     28e:	48 f0       	brcs	.+18     	; 0x2a2 <CtrlCameraDispatcher+0x10c>
					{
						//on reinit la camera
						micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     290:	88 e0       	ldi	r24, 0x08	; 8
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <micIoPortsConfigureToHighLevel>
						CtrlCamera();
     298:	0e 94 67 00 	call	0xce	; 0xce <CtrlCamera>
						cam.waitting = 0;
     29c:	10 92 c7 0a 	sts	0x0AC7, r1
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <CtrlCameraDispatcher+0x122>
					}
					else
					{	
						cam.state.timeout++;			
     2a2:	80 91 c1 0a 	lds	r24, 0x0AC1
     2a6:	8f 5f       	subi	r24, 0xFF	; 255
     2a8:	80 93 c1 0a 	sts	0x0AC1, r24
     2ac:	05 c0       	rjmp	.+10     	; 0x2b8 <CtrlCameraDispatcher+0x122>
					}
				}
				else
				{
					cam.waitting++;
     2ae:	80 91 c7 0a 	lds	r24, 0x0AC7
     2b2:	8f 5f       	subi	r24, 0xFF	; 255
     2b4:	80 93 c7 0a 	sts	0x0AC7, r24
				}
			}
		}	
		//On a recu une image
		if ( DrvEventTestEvent(event ,CONF_EVENT_CAM_PICT_RCV ) )
     2b8:	89 81       	ldd	r24, Y+1	; 0x01
     2ba:	9a 81       	ldd	r25, Y+2	; 0x02
     2bc:	68 e0       	ldi	r22, 0x08	; 8
     2be:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     2c2:	88 23       	and	r24, r24
     2c4:	31 f0       	breq	.+12     	; 0x2d2 <CtrlCameraDispatcher+0x13c>
		{
			//on confirme la reception
			CtrlCameraCmdAck( 0x00 );
     2c6:	80 e0       	ldi	r24, 0x00	; 0
     2c8:	0e 94 18 05 	call	0xa30	; 0xa30 <CtrlCameraCmdAck>
			cam.state.rcv_data_complete = TRUE;
     2cc:	81 e0       	ldi	r24, 0x01	; 1
     2ce:	80 93 c0 0a 	sts	0x0AC0, r24
						
		}	
	}				
}
     2d2:	0f 90       	pop	r0
     2d4:	0f 90       	pop	r0
     2d6:	cf 91       	pop	r28
     2d8:	df 91       	pop	r29
     2da:	08 95       	ret

000002dc <CtrlCameraSeuillage>:


// permet de faire le seuillage sur l'image
static Boolean CtrlCameraSeuillage( void ) 
{
     2dc:	df 93       	push	r29
     2de:	cf 93       	push	r28
     2e0:	cd b7       	in	r28, 0x3d	; 61
     2e2:	de b7       	in	r29, 0x3e	; 62
     2e4:	27 97       	sbiw	r28, 0x07	; 7
     2e6:	0f b6       	in	r0, 0x3f	; 63
     2e8:	f8 94       	cli
     2ea:	de bf       	out	0x3e, r29	; 62
     2ec:	0f be       	out	0x3f, r0	; 63
     2ee:	cd bf       	out	0x3d, r28	; 61
	Int16U loop_pix = 0U ;
     2f0:	1a 82       	std	Y+2, r1	; 0x02
     2f2:	19 82       	std	Y+1, r1	; 0x01
	Int8U mvt_detect = 0U;
     2f4:	1b 82       	std	Y+3, r1	; 0x03
	Int8U index_pix = 0;
     2f6:	1c 82       	std	Y+4, r1	; 0x04
	Int16U index_octet_pix = 0;
     2f8:	1e 82       	std	Y+6, r1	; 0x06
     2fa:	1d 82       	std	Y+5, r1	; 0x05
	
	Boolean o_success = FALSE;
     2fc:	1f 82       	std	Y+7, r1	; 0x07
					
	for (loop_pix = 0; loop_pix < IMAGE_BYTES_SIZE; loop_pix++)
     2fe:	1a 82       	std	Y+2, r1	; 0x02
     300:	19 82       	std	Y+1, r1	; 0x01
     302:	88 c1       	rjmp	.+784    	; 0x614 <CtrlCameraSeuillage+0x338>
	{
		static Int8U pix11;
		static Int8U pix22;
		pix11 = (mes_images[ 0 ].image[ loop_pix ] & 0xF0 )>>4;
     304:	89 81       	ldd	r24, Y+1	; 0x01
     306:	9a 81       	ldd	r25, Y+2	; 0x02
     308:	81 5d       	subi	r24, 0xD1	; 209
     30a:	9e 4f       	sbci	r25, 0xFE	; 254
     30c:	fc 01       	movw	r30, r24
     30e:	80 81       	ld	r24, Z
     310:	82 95       	swap	r24
     312:	8f 70       	andi	r24, 0x0F	; 15
     314:	80 93 99 0a 	sts	0x0A99, r24
		pix22 = (mes_images[ 1 ].image[ loop_pix ] & 0xF0 )>>4;				
     318:	89 81       	ldd	r24, Y+1	; 0x01
     31a:	9a 81       	ldd	r25, Y+2	; 0x02
     31c:	8d 51       	subi	r24, 0x1D	; 29
     31e:	9a 4f       	sbci	r25, 0xFA	; 250
     320:	fc 01       	movw	r30, r24
     322:	80 81       	ld	r24, Z
     324:	82 95       	swap	r24
     326:	8f 70       	andi	r24, 0x0F	; 15
     328:	80 93 9a 0a 	sts	0x0A9A, r24
		
		//pix11 = mes_images[ 0 ].image[ loop_pix ];
		//pix22 = mes_images[ 1 ].image[ loop_pix ];
			
		if( index_pix == 8 )
     32c:	8c 81       	ldd	r24, Y+4	; 0x04
     32e:	88 30       	cpi	r24, 0x08	; 8
     330:	61 f4       	brne	.+24     	; 0x34a <CtrlCameraSeuillage+0x6e>
		{
			index_pix = 0;
     332:	1c 82       	std	Y+4, r1	; 0x04
			index_octet_pix++;
     334:	8d 81       	ldd	r24, Y+5	; 0x05
     336:	9e 81       	ldd	r25, Y+6	; 0x06
     338:	01 96       	adiw	r24, 0x01	; 1
     33a:	9e 83       	std	Y+6, r25	; 0x06
     33c:	8d 83       	std	Y+5, r24	; 0x05
			compress_tab_mvt[ index_octet_pix ]=0;
     33e:	8d 81       	ldd	r24, Y+5	; 0x05
     340:	9e 81       	ldd	r25, Y+6	; 0x06
     342:	88 53       	subi	r24, 0x38	; 56
     344:	95 4f       	sbci	r25, 0xF5	; 245
     346:	fc 01       	movw	r30, r24
     348:	10 82       	st	Z, r1
		}
		
				
		//on seuille le pixel poid faible
		if( pix11 > pix22 )
     34a:	90 91 99 0a 	lds	r25, 0x0A99
     34e:	80 91 9a 0a 	lds	r24, 0x0A9A
     352:	89 17       	cp	r24, r25
     354:	08 f0       	brcs	.+2      	; 0x358 <CtrlCameraSeuillage+0x7c>
     356:	4f c0       	rjmp	.+158    	; 0x3f6 <CtrlCameraSeuillage+0x11a>
		{
			if ((pix11 - pix22 ) > SEUILLAGE_MOUVEMENT_HIGH)
     358:	80 91 99 0a 	lds	r24, 0x0A99
     35c:	28 2f       	mov	r18, r24
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	80 91 9a 0a 	lds	r24, 0x0A9A
     364:	88 2f       	mov	r24, r24
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	a9 01       	movw	r20, r18
     36a:	48 1b       	sub	r20, r24
     36c:	59 0b       	sbc	r21, r25
     36e:	ca 01       	movw	r24, r20
     370:	84 30       	cpi	r24, 0x04	; 4
     372:	91 05       	cpc	r25, r1
     374:	08 f1       	brcs	.+66     	; 0x3b8 <CtrlCameraSeuillage+0xdc>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     376:	8d 81       	ldd	r24, Y+5	; 0x05
     378:	9e 81       	ldd	r25, Y+6	; 0x06
     37a:	88 53       	subi	r24, 0x38	; 56
     37c:	95 4f       	sbci	r25, 0xF5	; 245
     37e:	fc 01       	movw	r30, r24
     380:	80 81       	ld	r24, Z
     382:	48 2f       	mov	r20, r24
     384:	8c 81       	ldd	r24, Y+4	; 0x04
     386:	88 2f       	mov	r24, r24
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	27 e0       	ldi	r18, 0x07	; 7
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	28 1b       	sub	r18, r24
     390:	39 0b       	sbc	r19, r25
     392:	81 e0       	ldi	r24, 0x01	; 1
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	02 c0       	rjmp	.+4      	; 0x39c <CtrlCameraSeuillage+0xc0>
     398:	88 0f       	add	r24, r24
     39a:	99 1f       	adc	r25, r25
     39c:	2a 95       	dec	r18
     39e:	e2 f7       	brpl	.-8      	; 0x398 <CtrlCameraSeuillage+0xbc>
     3a0:	84 2b       	or	r24, r20
     3a2:	28 2f       	mov	r18, r24
     3a4:	8d 81       	ldd	r24, Y+5	; 0x05
     3a6:	9e 81       	ldd	r25, Y+6	; 0x06
     3a8:	88 53       	subi	r24, 0x38	; 56
     3aa:	95 4f       	sbci	r25, 0xF5	; 245
     3ac:	fc 01       	movw	r30, r24
     3ae:	20 83       	st	Z, r18
				mvt_detect++;
     3b0:	8b 81       	ldd	r24, Y+3	; 0x03
     3b2:	8f 5f       	subi	r24, 0xFF	; 255
     3b4:	8b 83       	std	Y+3, r24	; 0x03
     3b6:	6d c0       	rjmp	.+218    	; 0x492 <CtrlCameraSeuillage+0x1b6>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     3b8:	8d 81       	ldd	r24, Y+5	; 0x05
     3ba:	9e 81       	ldd	r25, Y+6	; 0x06
     3bc:	88 53       	subi	r24, 0x38	; 56
     3be:	95 4f       	sbci	r25, 0xF5	; 245
     3c0:	fc 01       	movw	r30, r24
     3c2:	80 81       	ld	r24, Z
     3c4:	48 2f       	mov	r20, r24
     3c6:	8c 81       	ldd	r24, Y+4	; 0x04
     3c8:	88 2f       	mov	r24, r24
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	27 e0       	ldi	r18, 0x07	; 7
     3ce:	30 e0       	ldi	r19, 0x00	; 0
     3d0:	28 1b       	sub	r18, r24
     3d2:	39 0b       	sbc	r19, r25
     3d4:	81 e0       	ldi	r24, 0x01	; 1
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	02 c0       	rjmp	.+4      	; 0x3de <CtrlCameraSeuillage+0x102>
     3da:	88 0f       	add	r24, r24
     3dc:	99 1f       	adc	r25, r25
     3de:	2a 95       	dec	r18
     3e0:	e2 f7       	brpl	.-8      	; 0x3da <CtrlCameraSeuillage+0xfe>
     3e2:	80 95       	com	r24
     3e4:	84 23       	and	r24, r20
     3e6:	28 2f       	mov	r18, r24
     3e8:	8d 81       	ldd	r24, Y+5	; 0x05
     3ea:	9e 81       	ldd	r25, Y+6	; 0x06
     3ec:	88 53       	subi	r24, 0x38	; 56
     3ee:	95 4f       	sbci	r25, 0xF5	; 245
     3f0:	fc 01       	movw	r30, r24
     3f2:	20 83       	st	Z, r18
     3f4:	4e c0       	rjmp	.+156    	; 0x492 <CtrlCameraSeuillage+0x1b6>
			}
		}
		else
		{
			if ((pix22 - pix11 ) > SEUILLAGE_MOUVEMENT_HIGH)
     3f6:	80 91 9a 0a 	lds	r24, 0x0A9A
     3fa:	28 2f       	mov	r18, r24
     3fc:	30 e0       	ldi	r19, 0x00	; 0
     3fe:	80 91 99 0a 	lds	r24, 0x0A99
     402:	88 2f       	mov	r24, r24
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	a9 01       	movw	r20, r18
     408:	48 1b       	sub	r20, r24
     40a:	59 0b       	sbc	r21, r25
     40c:	ca 01       	movw	r24, r20
     40e:	84 30       	cpi	r24, 0x04	; 4
     410:	91 05       	cpc	r25, r1
     412:	08 f1       	brcs	.+66     	; 0x456 <CtrlCameraSeuillage+0x17a>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     414:	8d 81       	ldd	r24, Y+5	; 0x05
     416:	9e 81       	ldd	r25, Y+6	; 0x06
     418:	88 53       	subi	r24, 0x38	; 56
     41a:	95 4f       	sbci	r25, 0xF5	; 245
     41c:	fc 01       	movw	r30, r24
     41e:	80 81       	ld	r24, Z
     420:	48 2f       	mov	r20, r24
     422:	8c 81       	ldd	r24, Y+4	; 0x04
     424:	88 2f       	mov	r24, r24
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	27 e0       	ldi	r18, 0x07	; 7
     42a:	30 e0       	ldi	r19, 0x00	; 0
     42c:	28 1b       	sub	r18, r24
     42e:	39 0b       	sbc	r19, r25
     430:	81 e0       	ldi	r24, 0x01	; 1
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	02 c0       	rjmp	.+4      	; 0x43a <CtrlCameraSeuillage+0x15e>
     436:	88 0f       	add	r24, r24
     438:	99 1f       	adc	r25, r25
     43a:	2a 95       	dec	r18
     43c:	e2 f7       	brpl	.-8      	; 0x436 <CtrlCameraSeuillage+0x15a>
     43e:	84 2b       	or	r24, r20
     440:	28 2f       	mov	r18, r24
     442:	8d 81       	ldd	r24, Y+5	; 0x05
     444:	9e 81       	ldd	r25, Y+6	; 0x06
     446:	88 53       	subi	r24, 0x38	; 56
     448:	95 4f       	sbci	r25, 0xF5	; 245
     44a:	fc 01       	movw	r30, r24
     44c:	20 83       	st	Z, r18
				mvt_detect++;
     44e:	8b 81       	ldd	r24, Y+3	; 0x03
     450:	8f 5f       	subi	r24, 0xFF	; 255
     452:	8b 83       	std	Y+3, r24	; 0x03
     454:	1e c0       	rjmp	.+60     	; 0x492 <CtrlCameraSeuillage+0x1b6>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     456:	8d 81       	ldd	r24, Y+5	; 0x05
     458:	9e 81       	ldd	r25, Y+6	; 0x06
     45a:	88 53       	subi	r24, 0x38	; 56
     45c:	95 4f       	sbci	r25, 0xF5	; 245
     45e:	fc 01       	movw	r30, r24
     460:	80 81       	ld	r24, Z
     462:	48 2f       	mov	r20, r24
     464:	8c 81       	ldd	r24, Y+4	; 0x04
     466:	88 2f       	mov	r24, r24
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	27 e0       	ldi	r18, 0x07	; 7
     46c:	30 e0       	ldi	r19, 0x00	; 0
     46e:	28 1b       	sub	r18, r24
     470:	39 0b       	sbc	r19, r25
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	02 c0       	rjmp	.+4      	; 0x47c <CtrlCameraSeuillage+0x1a0>
     478:	88 0f       	add	r24, r24
     47a:	99 1f       	adc	r25, r25
     47c:	2a 95       	dec	r18
     47e:	e2 f7       	brpl	.-8      	; 0x478 <CtrlCameraSeuillage+0x19c>
     480:	80 95       	com	r24
     482:	84 23       	and	r24, r20
     484:	28 2f       	mov	r18, r24
     486:	8d 81       	ldd	r24, Y+5	; 0x05
     488:	9e 81       	ldd	r25, Y+6	; 0x06
     48a:	88 53       	subi	r24, 0x38	; 56
     48c:	95 4f       	sbci	r25, 0xF5	; 245
     48e:	fc 01       	movw	r30, r24
     490:	20 83       	st	Z, r18
			}
		}
			
		index_pix++;	
     492:	8c 81       	ldd	r24, Y+4	; 0x04
     494:	8f 5f       	subi	r24, 0xFF	; 255
     496:	8c 83       	std	Y+4, r24	; 0x04
		pix11 = (mes_images[ 0 ].image[ loop_pix ] & 0x0F );
     498:	89 81       	ldd	r24, Y+1	; 0x01
     49a:	9a 81       	ldd	r25, Y+2	; 0x02
     49c:	81 5d       	subi	r24, 0xD1	; 209
     49e:	9e 4f       	sbci	r25, 0xFE	; 254
     4a0:	fc 01       	movw	r30, r24
     4a2:	80 81       	ld	r24, Z
     4a4:	8f 70       	andi	r24, 0x0F	; 15
     4a6:	80 93 99 0a 	sts	0x0A99, r24
		pix22 = (mes_images[ 1 ].image[ loop_pix ] & 0x0F );				
     4aa:	89 81       	ldd	r24, Y+1	; 0x01
     4ac:	9a 81       	ldd	r25, Y+2	; 0x02
     4ae:	8d 51       	subi	r24, 0x1D	; 29
     4b0:	9a 4f       	sbci	r25, 0xFA	; 250
     4b2:	fc 01       	movw	r30, r24
     4b4:	80 81       	ld	r24, Z
     4b6:	8f 70       	andi	r24, 0x0F	; 15
     4b8:	80 93 9a 0a 	sts	0x0A9A, r24
		//on seuille le pixel poid faible
		if( pix11 > pix22 )
     4bc:	90 91 99 0a 	lds	r25, 0x0A99
     4c0:	80 91 9a 0a 	lds	r24, 0x0A9A
     4c4:	89 17       	cp	r24, r25
     4c6:	08 f0       	brcs	.+2      	; 0x4ca <CtrlCameraSeuillage+0x1ee>
     4c8:	4f c0       	rjmp	.+158    	; 0x568 <CtrlCameraSeuillage+0x28c>
		{
			if ((pix11 - pix22 ) > SEUILLAGE_MOUVEMENT_HIGH)
     4ca:	80 91 99 0a 	lds	r24, 0x0A99
     4ce:	28 2f       	mov	r18, r24
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	80 91 9a 0a 	lds	r24, 0x0A9A
     4d6:	88 2f       	mov	r24, r24
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	a9 01       	movw	r20, r18
     4dc:	48 1b       	sub	r20, r24
     4de:	59 0b       	sbc	r21, r25
     4e0:	ca 01       	movw	r24, r20
     4e2:	84 30       	cpi	r24, 0x04	; 4
     4e4:	91 05       	cpc	r25, r1
     4e6:	08 f1       	brcs	.+66     	; 0x52a <CtrlCameraSeuillage+0x24e>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     4e8:	8d 81       	ldd	r24, Y+5	; 0x05
     4ea:	9e 81       	ldd	r25, Y+6	; 0x06
     4ec:	88 53       	subi	r24, 0x38	; 56
     4ee:	95 4f       	sbci	r25, 0xF5	; 245
     4f0:	fc 01       	movw	r30, r24
     4f2:	80 81       	ld	r24, Z
     4f4:	48 2f       	mov	r20, r24
     4f6:	8c 81       	ldd	r24, Y+4	; 0x04
     4f8:	88 2f       	mov	r24, r24
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	27 e0       	ldi	r18, 0x07	; 7
     4fe:	30 e0       	ldi	r19, 0x00	; 0
     500:	28 1b       	sub	r18, r24
     502:	39 0b       	sbc	r19, r25
     504:	81 e0       	ldi	r24, 0x01	; 1
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	02 c0       	rjmp	.+4      	; 0x50e <CtrlCameraSeuillage+0x232>
     50a:	88 0f       	add	r24, r24
     50c:	99 1f       	adc	r25, r25
     50e:	2a 95       	dec	r18
     510:	e2 f7       	brpl	.-8      	; 0x50a <CtrlCameraSeuillage+0x22e>
     512:	84 2b       	or	r24, r20
     514:	28 2f       	mov	r18, r24
     516:	8d 81       	ldd	r24, Y+5	; 0x05
     518:	9e 81       	ldd	r25, Y+6	; 0x06
     51a:	88 53       	subi	r24, 0x38	; 56
     51c:	95 4f       	sbci	r25, 0xF5	; 245
     51e:	fc 01       	movw	r30, r24
     520:	20 83       	st	Z, r18
				mvt_detect++;
     522:	8b 81       	ldd	r24, Y+3	; 0x03
     524:	8f 5f       	subi	r24, 0xFF	; 255
     526:	8b 83       	std	Y+3, r24	; 0x03
     528:	6d c0       	rjmp	.+218    	; 0x604 <CtrlCameraSeuillage+0x328>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     52a:	8d 81       	ldd	r24, Y+5	; 0x05
     52c:	9e 81       	ldd	r25, Y+6	; 0x06
     52e:	88 53       	subi	r24, 0x38	; 56
     530:	95 4f       	sbci	r25, 0xF5	; 245
     532:	fc 01       	movw	r30, r24
     534:	80 81       	ld	r24, Z
     536:	48 2f       	mov	r20, r24
     538:	8c 81       	ldd	r24, Y+4	; 0x04
     53a:	88 2f       	mov	r24, r24
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	27 e0       	ldi	r18, 0x07	; 7
     540:	30 e0       	ldi	r19, 0x00	; 0
     542:	28 1b       	sub	r18, r24
     544:	39 0b       	sbc	r19, r25
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	02 c0       	rjmp	.+4      	; 0x550 <CtrlCameraSeuillage+0x274>
     54c:	88 0f       	add	r24, r24
     54e:	99 1f       	adc	r25, r25
     550:	2a 95       	dec	r18
     552:	e2 f7       	brpl	.-8      	; 0x54c <CtrlCameraSeuillage+0x270>
     554:	80 95       	com	r24
     556:	84 23       	and	r24, r20
     558:	28 2f       	mov	r18, r24
     55a:	8d 81       	ldd	r24, Y+5	; 0x05
     55c:	9e 81       	ldd	r25, Y+6	; 0x06
     55e:	88 53       	subi	r24, 0x38	; 56
     560:	95 4f       	sbci	r25, 0xF5	; 245
     562:	fc 01       	movw	r30, r24
     564:	20 83       	st	Z, r18
     566:	4e c0       	rjmp	.+156    	; 0x604 <CtrlCameraSeuillage+0x328>
			}
		}
		else
		{
			if ((pix22 - pix11 ) > SEUILLAGE_MOUVEMENT_HIGH)
     568:	80 91 9a 0a 	lds	r24, 0x0A9A
     56c:	28 2f       	mov	r18, r24
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	80 91 99 0a 	lds	r24, 0x0A99
     574:	88 2f       	mov	r24, r24
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	a9 01       	movw	r20, r18
     57a:	48 1b       	sub	r20, r24
     57c:	59 0b       	sbc	r21, r25
     57e:	ca 01       	movw	r24, r20
     580:	84 30       	cpi	r24, 0x04	; 4
     582:	91 05       	cpc	r25, r1
     584:	08 f1       	brcs	.+66     	; 0x5c8 <CtrlCameraSeuillage+0x2ec>
			{
				compress_tab_mvt[ index_octet_pix ] |= (1 << (7-(index_pix)));
     586:	8d 81       	ldd	r24, Y+5	; 0x05
     588:	9e 81       	ldd	r25, Y+6	; 0x06
     58a:	88 53       	subi	r24, 0x38	; 56
     58c:	95 4f       	sbci	r25, 0xF5	; 245
     58e:	fc 01       	movw	r30, r24
     590:	80 81       	ld	r24, Z
     592:	48 2f       	mov	r20, r24
     594:	8c 81       	ldd	r24, Y+4	; 0x04
     596:	88 2f       	mov	r24, r24
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	27 e0       	ldi	r18, 0x07	; 7
     59c:	30 e0       	ldi	r19, 0x00	; 0
     59e:	28 1b       	sub	r18, r24
     5a0:	39 0b       	sbc	r19, r25
     5a2:	81 e0       	ldi	r24, 0x01	; 1
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	02 c0       	rjmp	.+4      	; 0x5ac <CtrlCameraSeuillage+0x2d0>
     5a8:	88 0f       	add	r24, r24
     5aa:	99 1f       	adc	r25, r25
     5ac:	2a 95       	dec	r18
     5ae:	e2 f7       	brpl	.-8      	; 0x5a8 <CtrlCameraSeuillage+0x2cc>
     5b0:	84 2b       	or	r24, r20
     5b2:	28 2f       	mov	r18, r24
     5b4:	8d 81       	ldd	r24, Y+5	; 0x05
     5b6:	9e 81       	ldd	r25, Y+6	; 0x06
     5b8:	88 53       	subi	r24, 0x38	; 56
     5ba:	95 4f       	sbci	r25, 0xF5	; 245
     5bc:	fc 01       	movw	r30, r24
     5be:	20 83       	st	Z, r18
				mvt_detect++;
     5c0:	8b 81       	ldd	r24, Y+3	; 0x03
     5c2:	8f 5f       	subi	r24, 0xFF	; 255
     5c4:	8b 83       	std	Y+3, r24	; 0x03
     5c6:	1e c0       	rjmp	.+60     	; 0x604 <CtrlCameraSeuillage+0x328>
			}
			else
			{
				compress_tab_mvt[ index_octet_pix ] &= ~(1 << (7-(index_pix)));
     5c8:	8d 81       	ldd	r24, Y+5	; 0x05
     5ca:	9e 81       	ldd	r25, Y+6	; 0x06
     5cc:	88 53       	subi	r24, 0x38	; 56
     5ce:	95 4f       	sbci	r25, 0xF5	; 245
     5d0:	fc 01       	movw	r30, r24
     5d2:	80 81       	ld	r24, Z
     5d4:	48 2f       	mov	r20, r24
     5d6:	8c 81       	ldd	r24, Y+4	; 0x04
     5d8:	88 2f       	mov	r24, r24
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	27 e0       	ldi	r18, 0x07	; 7
     5de:	30 e0       	ldi	r19, 0x00	; 0
     5e0:	28 1b       	sub	r18, r24
     5e2:	39 0b       	sbc	r19, r25
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	02 c0       	rjmp	.+4      	; 0x5ee <CtrlCameraSeuillage+0x312>
     5ea:	88 0f       	add	r24, r24
     5ec:	99 1f       	adc	r25, r25
     5ee:	2a 95       	dec	r18
     5f0:	e2 f7       	brpl	.-8      	; 0x5ea <CtrlCameraSeuillage+0x30e>
     5f2:	80 95       	com	r24
     5f4:	84 23       	and	r24, r20
     5f6:	28 2f       	mov	r18, r24
     5f8:	8d 81       	ldd	r24, Y+5	; 0x05
     5fa:	9e 81       	ldd	r25, Y+6	; 0x06
     5fc:	88 53       	subi	r24, 0x38	; 56
     5fe:	95 4f       	sbci	r25, 0xF5	; 245
     600:	fc 01       	movw	r30, r24
     602:	20 83       	st	Z, r18
			}
		}
		index_pix++;
     604:	8c 81       	ldd	r24, Y+4	; 0x04
     606:	8f 5f       	subi	r24, 0xFF	; 255
     608:	8c 83       	std	Y+4, r24	; 0x04
	Int8U index_pix = 0;
	Int16U index_octet_pix = 0;
	
	Boolean o_success = FALSE;
					
	for (loop_pix = 0; loop_pix < IMAGE_BYTES_SIZE; loop_pix++)
     60a:	89 81       	ldd	r24, Y+1	; 0x01
     60c:	9a 81       	ldd	r25, Y+2	; 0x02
     60e:	01 96       	adiw	r24, 0x01	; 1
     610:	9a 83       	std	Y+2, r25	; 0x02
     612:	89 83       	std	Y+1, r24	; 0x01
     614:	89 81       	ldd	r24, Y+1	; 0x01
     616:	9a 81       	ldd	r25, Y+2	; 0x02
     618:	f4 e0       	ldi	r31, 0x04	; 4
     61a:	80 3b       	cpi	r24, 0xB0	; 176
     61c:	9f 07       	cpc	r25, r31
     61e:	08 f4       	brcc	.+2      	; 0x622 <CtrlCameraSeuillage+0x346>
     620:	71 ce       	rjmp	.-798    	; 0x304 <CtrlCameraSeuillage+0x28>
			}
		}
		index_pix++;
	}
	
	if(mvt_detect > 5U)
     622:	8b 81       	ldd	r24, Y+3	; 0x03
     624:	86 30       	cpi	r24, 0x06	; 6
     626:	10 f0       	brcs	.+4      	; 0x62c <CtrlCameraSeuillage+0x350>
	{
		o_success = TRUE;		
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	8f 83       	std	Y+7, r24	; 0x07
	}
	return o_success;
     62c:	8f 81       	ldd	r24, Y+7	; 0x07
}	
     62e:	27 96       	adiw	r28, 0x07	; 7
     630:	0f b6       	in	r0, 0x3f	; 63
     632:	f8 94       	cli
     634:	de bf       	out	0x3e, r29	; 62
     636:	0f be       	out	0x3f, r0	; 63
     638:	cd bf       	out	0x3d, r28	; 61
     63a:	cf 91       	pop	r28
     63c:	df 91       	pop	r29
     63e:	08 95       	ret

00000640 <CtrlCameraExecuteSendUartMovement>:


//on envoie la trame sur l'uart
static void CtrlCameraExecuteSendUartMovement(void) 
{
     640:	df 93       	push	r29
     642:	cf 93       	push	r28
     644:	cd b7       	in	r28, 0x3d	; 61
     646:	de b7       	in	r29, 0x3e	; 62
     648:	6b 97       	sbiw	r28, 0x1b	; 27
     64a:	0f b6       	in	r0, 0x3f	; 63
     64c:	f8 94       	cli
     64e:	de bf       	out	0x3e, r29	; 62
     650:	0f be       	out	0x3f, r0	; 63
     652:	cd bf       	out	0x3d, r28	; 61
	Int8U buffer[27];
	static Int16U loop_mvt = 0U;
	static Int16U loop_area = 0U;
	for ( loop_area = 0U; loop_area < 1200U ; loop_area += 20U)
     654:	10 92 96 0a 	sts	0x0A96, r1
     658:	10 92 95 0a 	sts	0x0A95, r1
     65c:	5b c0       	rjmp	.+182    	; 0x714 <CtrlCameraExecuteSendUartMovement+0xd4>
	{
		buffer[0] = '*';
     65e:	8a e2       	ldi	r24, 0x2A	; 42
     660:	89 83       	std	Y+1, r24	; 0x01
		buffer[1] = E_PROTOCOLE_HEAD;
     662:	1a 82       	std	Y+2, r1	; 0x02
		buffer[2] = E_PROTOCOLE_WHO_CAMERA;
     664:	81 e0       	ldi	r24, 0x01	; 1
     666:	8b 83       	std	Y+3, r24	; 0x03
		buffer[3] = loop_area >> 8U;
     668:	80 91 95 0a 	lds	r24, 0x0A95
     66c:	90 91 96 0a 	lds	r25, 0x0A96
     670:	89 2f       	mov	r24, r25
     672:	99 27       	eor	r25, r25
     674:	8c 83       	std	Y+4, r24	; 0x04
		buffer[4] = loop_area ;
     676:	80 91 95 0a 	lds	r24, 0x0A95
     67a:	90 91 96 0a 	lds	r25, 0x0A96
     67e:	8d 83       	std	Y+5, r24	; 0x05
		for (loop_mvt = 0U; loop_mvt < 20U ; loop_mvt++)
     680:	10 92 98 0a 	sts	0x0A98, r1
     684:	10 92 97 0a 	sts	0x0A97, r1
     688:	29 c0       	rjmp	.+82     	; 0x6dc <CtrlCameraExecuteSendUartMovement+0x9c>
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
     68a:	80 91 97 0a 	lds	r24, 0x0A97
     68e:	90 91 98 0a 	lds	r25, 0x0A98
     692:	05 96       	adiw	r24, 0x05	; 5
     694:	40 91 b8 0a 	lds	r20, 0x0AB8
     698:	50 91 b9 0a 	lds	r21, 0x0AB9
     69c:	60 91 95 0a 	lds	r22, 0x0A95
     6a0:	70 91 96 0a 	lds	r23, 0x0A96
     6a4:	20 91 97 0a 	lds	r18, 0x0A97
     6a8:	30 91 98 0a 	lds	r19, 0x0A98
     6ac:	26 0f       	add	r18, r22
     6ae:	37 1f       	adc	r19, r23
     6b0:	24 0f       	add	r18, r20
     6b2:	35 1f       	adc	r19, r21
     6b4:	2c 5f       	subi	r18, 0xFC	; 252
     6b6:	3f 4f       	sbci	r19, 0xFF	; 255
     6b8:	f9 01       	movw	r30, r18
     6ba:	40 81       	ld	r20, Z
     6bc:	9e 01       	movw	r18, r28
     6be:	2f 5f       	subi	r18, 0xFF	; 255
     6c0:	3f 4f       	sbci	r19, 0xFF	; 255
     6c2:	82 0f       	add	r24, r18
     6c4:	93 1f       	adc	r25, r19
     6c6:	fc 01       	movw	r30, r24
     6c8:	40 83       	st	Z, r20
		buffer[0] = '*';
		buffer[1] = E_PROTOCOLE_HEAD;
		buffer[2] = E_PROTOCOLE_WHO_CAMERA;
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
		for (loop_mvt = 0U; loop_mvt < 20U ; loop_mvt++)
     6ca:	80 91 97 0a 	lds	r24, 0x0A97
     6ce:	90 91 98 0a 	lds	r25, 0x0A98
     6d2:	01 96       	adiw	r24, 0x01	; 1
     6d4:	90 93 98 0a 	sts	0x0A98, r25
     6d8:	80 93 97 0a 	sts	0x0A97, r24
     6dc:	80 91 97 0a 	lds	r24, 0x0A97
     6e0:	90 91 98 0a 	lds	r25, 0x0A98
     6e4:	84 31       	cpi	r24, 0x14	; 20
     6e6:	91 05       	cpc	r25, r1
     6e8:	80 f2       	brcs	.-96     	; 0x68a <CtrlCameraExecuteSendUartMovement+0x4a>
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
		}	
		buffer[25] = '#';
     6ea:	83 e2       	ldi	r24, 0x23	; 35
     6ec:	8a 8f       	std	Y+26, r24	; 0x1a
		buffer[26] = '#';
     6ee:	83 e2       	ldi	r24, 0x23	; 35
     6f0:	8b 8f       	std	Y+27, r24	; 0x1b
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,27U);
     6f2:	80 e0       	ldi	r24, 0x00	; 0
     6f4:	9e 01       	movw	r18, r28
     6f6:	2f 5f       	subi	r18, 0xFF	; 255
     6f8:	3f 4f       	sbci	r19, 0xFF	; 255
     6fa:	b9 01       	movw	r22, r18
     6fc:	4b e1       	ldi	r20, 0x1B	; 27
     6fe:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
static void CtrlCameraExecuteSendUartMovement(void) 
{
	Int8U buffer[27];
	static Int16U loop_mvt = 0U;
	static Int16U loop_area = 0U;
	for ( loop_area = 0U; loop_area < 1200U ; loop_area += 20U)
     702:	80 91 95 0a 	lds	r24, 0x0A95
     706:	90 91 96 0a 	lds	r25, 0x0A96
     70a:	44 96       	adiw	r24, 0x14	; 20
     70c:	90 93 96 0a 	sts	0x0A96, r25
     710:	80 93 95 0a 	sts	0x0A95, r24
     714:	80 91 95 0a 	lds	r24, 0x0A95
     718:	90 91 96 0a 	lds	r25, 0x0A96
     71c:	f4 e0       	ldi	r31, 0x04	; 4
     71e:	80 3b       	cpi	r24, 0xB0	; 176
     720:	9f 07       	cpc	r25, r31
     722:	08 f4       	brcc	.+2      	; 0x726 <CtrlCameraExecuteSendUartMovement+0xe6>
     724:	9c cf       	rjmp	.-200    	; 0x65e <CtrlCameraExecuteSendUartMovement+0x1e>
		}	
		buffer[25] = '#';
		buffer[26] = '#';
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,27U);
	}	
}	
     726:	6b 96       	adiw	r28, 0x1b	; 27
     728:	0f b6       	in	r0, 0x3f	; 63
     72a:	f8 94       	cli
     72c:	de bf       	out	0x3e, r29	; 62
     72e:	0f be       	out	0x3f, r0	; 63
     730:	cd bf       	out	0x3d, r28	; 61
     732:	cf 91       	pop	r28
     734:	df 91       	pop	r29
     736:	08 95       	ret

00000738 <CtrlCameraStateMachine>:


//machine d'etat de connexion avec la camera
static void CtrlCameraStateMachine( void ) 
{
     738:	df 93       	push	r29
     73a:	cf 93       	push	r28
     73c:	cd b7       	in	r28, 0x3d	; 61
     73e:	de b7       	in	r29, 0x3e	; 62
	//on essaye de se synchroniser 
	if( ( cam.state.nb_retries < NB_RETRIES ) && ( cam.state.rcv_sync_ack == FALSE ) )
     740:	80 91 c3 0a 	lds	r24, 0x0AC3
     744:	8c 33       	cpi	r24, 0x3C	; 60
     746:	78 f4       	brcc	.+30     	; 0x766 <CtrlCameraStateMachine+0x2e>
     748:	80 91 ba 0a 	lds	r24, 0x0ABA
     74c:	88 23       	and	r24, r24
     74e:	59 f4       	brne	.+22     	; 0x766 <CtrlCameraStateMachine+0x2e>
	{
		//on rallume la camera apres avoir recu un NACK
		if(cam.state.rcv_nack == TRUE)
     750:	80 91 bb 0a 	lds	r24, 0x0ABB
     754:	81 30       	cpi	r24, 0x01	; 1
     756:	21 f4       	brne	.+8      	; 0x760 <CtrlCameraStateMachine+0x28>
		{
			micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     758:	88 e0       	ldi	r24, 0x08	; 8
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
		}				
		//on essaye de synchroniser
		CtrlCameraCmdSynchro();
     760:	0e 94 2c 05 	call	0xa58	; 0xa58 <CtrlCameraCmdSynchro>
     764:	56 c0       	rjmp	.+172    	; 0x812 <CtrlCameraStateMachine+0xda>
					
	}
	//on a pas reussi s a la synchro
	else if( cam.state.nb_retries >= NB_RETRIES )
     766:	80 91 c3 0a 	lds	r24, 0x0AC3
     76a:	8c 33       	cpi	r24, 0x3C	; 60
     76c:	20 f1       	brcs	.+72     	; 0x7b6 <CtrlCameraStateMachine+0x7e>
	{
		cam.power = FALSE;
     76e:	10 92 c5 0a 	sts	0x0AC5, r1
		cam.enable = FALSE;
     772:	10 92 c4 0a 	sts	0x0AC4, r1
		cam.waitting = 0U;
     776:	10 92 c7 0a 	sts	0x0AC7, r1
		cam.get_images = FALSE;
     77a:	10 92 c6 0a 	sts	0x0AC6, r1
	
		cam.state.timeout = 0U;
     77e:	10 92 c1 0a 	sts	0x0AC1, r1
		cam.state.rcv_sync_ack = FALSE;
     782:	10 92 ba 0a 	sts	0x0ABA, r1
		cam.state.rcv_nack = FALSE;
     786:	10 92 bb 0a 	sts	0x0ABB, r1
		cam.state.rcv_set_ack = FALSE;
     78a:	10 92 bc 0a 	sts	0x0ABC, r1
		cam.state.rcv_get_picture_ack = FALSE;
     78e:	10 92 bd 0a 	sts	0x0ABD, r1
		cam.state.send_get_picture = FALSE;
     792:	10 92 be 0a 	sts	0x0ABE, r1
		cam.state.rcv_data = FALSE;
     796:	10 92 bf 0a 	sts	0x0ABF, r1
		cam.state.rcv_data_complete = FALSE;
     79a:	10 92 c0 0a 	sts	0x0AC0, r1
		cam.state.nb_retries = 0U;
     79e:	10 92 c3 0a 	sts	0x0AC3, r1
		cam.state.ack_id = 0U;
     7a2:	10 92 c2 0a 	sts	0x0AC2, r1
		can_comp_image = FALSE;
     7a6:	10 92 94 0a 	sts	0x0A94, r1
	
		//on ective la camera
		CtrlCameraEnable( TRUE );
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	0e 94 ac 00 	call	0x158	; 0x158 <CtrlCameraEnable>
	
		CtrlCameraGetPicture();
     7b0:	0e 94 a2 00 	call	0x144	; 0x144 <CtrlCameraGetPicture>
     7b4:	2e c0       	rjmp	.+92     	; 0x812 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.waitting < 5U ) )
     7b6:	80 91 ba 0a 	lds	r24, 0x0ABA
     7ba:	81 30       	cpi	r24, 0x01	; 1
     7bc:	51 f4       	brne	.+20     	; 0x7d2 <CtrlCameraStateMachine+0x9a>
     7be:	80 91 c7 0a 	lds	r24, 0x0AC7
     7c2:	85 30       	cpi	r24, 0x05	; 5
     7c4:	30 f4       	brcc	.+12     	; 0x7d2 <CtrlCameraStateMachine+0x9a>
	{
		cam.waitting++;
     7c6:	80 91 c7 0a 	lds	r24, 0x0AC7
     7ca:	8f 5f       	subi	r24, 0xFF	; 255
     7cc:	80 93 c7 0a 	sts	0x0AC7, r24
     7d0:	20 c0       	rjmp	.+64     	; 0x812 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.state.rcv_set_ack == FALSE ) )
     7d2:	80 91 ba 0a 	lds	r24, 0x0ABA
     7d6:	81 30       	cpi	r24, 0x01	; 1
     7d8:	49 f4       	brne	.+18     	; 0x7ec <CtrlCameraStateMachine+0xb4>
     7da:	80 91 bc 0a 	lds	r24, 0x0ABC
     7de:	88 23       	and	r24, r24
     7e0:	29 f4       	brne	.+10     	; 0x7ec <CtrlCameraStateMachine+0xb4>
	{
		cam.waitting = 0U;
     7e2:	10 92 c7 0a 	sts	0x0AC7, r1
		CtrlCameraCmdSettings();
     7e6:	0e 94 41 05 	call	0xa82	; 0xa82 <CtrlCameraCmdSettings>
     7ea:	13 c0       	rjmp	.+38     	; 0x812 <CtrlCameraStateMachine+0xda>
	}
	//on envoie une cmd de pour recuperer l'image
	else if(( cam.state.rcv_set_ack == TRUE ) && ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == FALSE ))
     7ec:	80 91 bc 0a 	lds	r24, 0x0ABC
     7f0:	81 30       	cpi	r24, 0x01	; 1
     7f2:	79 f4       	brne	.+30     	; 0x812 <CtrlCameraStateMachine+0xda>
     7f4:	80 91 bd 0a 	lds	r24, 0x0ABD
     7f8:	88 23       	and	r24, r24
     7fa:	59 f4       	brne	.+22     	; 0x812 <CtrlCameraStateMachine+0xda>
     7fc:	80 91 be 0a 	lds	r24, 0x0ABE
     800:	88 23       	and	r24, r24
     802:	39 f4       	brne	.+14     	; 0x812 <CtrlCameraStateMachine+0xda>
	{
		CtrlCameraCmdGetPicture();
     804:	0e 94 51 05 	call	0xaa2	; 0xaa2 <CtrlCameraCmdGetPicture>
		cam.state.timeout = 0U;
     808:	10 92 c1 0a 	sts	0x0AC1, r1
		cam.state.send_get_picture = TRUE;
     80c:	81 e0       	ldi	r24, 0x01	; 1
     80e:	80 93 be 0a 	sts	0x0ABE, r24
	}
	else
	{
		//MISRA 
	}		
}
     812:	cf 91       	pop	r28
     814:	df 91       	pop	r29
     816:	08 95       	ret

00000818 <__vector_28>:


//callback de la reception UART ISR
ISR(USART1_RX_vect)
{
     818:	1f 92       	push	r1
     81a:	0f 92       	push	r0
     81c:	0f b6       	in	r0, 0x3f	; 63
     81e:	0f 92       	push	r0
     820:	00 90 5b 00 	lds	r0, 0x005B
     824:	0f 92       	push	r0
     826:	11 24       	eor	r1, r1
     828:	2f 93       	push	r18
     82a:	3f 93       	push	r19
     82c:	4f 93       	push	r20
     82e:	5f 93       	push	r21
     830:	6f 93       	push	r22
     832:	7f 93       	push	r23
     834:	8f 93       	push	r24
     836:	9f 93       	push	r25
     838:	af 93       	push	r26
     83a:	bf 93       	push	r27
     83c:	ef 93       	push	r30
     83e:	ff 93       	push	r31
     840:	df 93       	push	r29
     842:	cf 93       	push	r28
     844:	0f 92       	push	r0
     846:	cd b7       	in	r28, 0x3d	; 61
     848:	de b7       	in	r29, 0x3e	; 62
//static void CtrlCameraCmdCallbackCamera_ISR( Int8U received_byte )
//{
	Int8U received_byte = UDR1;
     84a:	8e ec       	ldi	r24, 0xCE	; 206
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	fc 01       	movw	r30, r24
     850:	80 81       	ld	r24, Z
     852:	89 83       	std	Y+1, r24	; 0x01
	//si on capture image
	if (cam.state.rcv_data == TRUE)
     854:	80 91 bf 0a 	lds	r24, 0x0ABF
     858:	81 30       	cpi	r24, 0x01	; 1
     85a:	71 f5       	brne	.+92     	; 0x8b8 <__vector_28+0xa0>
	{
		cam.image->image[ cam.image->index++ ] = received_byte;
     85c:	40 91 b8 0a 	lds	r20, 0x0AB8
     860:	50 91 b9 0a 	lds	r21, 0x0AB9
     864:	80 91 b8 0a 	lds	r24, 0x0AB8
     868:	90 91 b9 0a 	lds	r25, 0x0AB9
     86c:	fc 01       	movw	r30, r24
     86e:	20 81       	ld	r18, Z
     870:	31 81       	ldd	r19, Z+1	; 0x01
     872:	42 0f       	add	r20, r18
     874:	53 1f       	adc	r21, r19
     876:	4c 5f       	subi	r20, 0xFC	; 252
     878:	5f 4f       	sbci	r21, 0xFF	; 255
     87a:	69 81       	ldd	r22, Y+1	; 0x01
     87c:	fa 01       	movw	r30, r20
     87e:	60 83       	st	Z, r22
     880:	2f 5f       	subi	r18, 0xFF	; 255
     882:	3f 4f       	sbci	r19, 0xFF	; 255
     884:	fc 01       	movw	r30, r24
     886:	31 83       	std	Z+1, r19	; 0x01
     888:	20 83       	st	Z, r18
		if( cam.image->index == cam.image->size )	
     88a:	80 91 b8 0a 	lds	r24, 0x0AB8
     88e:	90 91 b9 0a 	lds	r25, 0x0AB9
     892:	fc 01       	movw	r30, r24
     894:	20 81       	ld	r18, Z
     896:	31 81       	ldd	r19, Z+1	; 0x01
     898:	80 91 b8 0a 	lds	r24, 0x0AB8
     89c:	90 91 b9 0a 	lds	r25, 0x0AB9
     8a0:	fc 01       	movw	r30, r24
     8a2:	82 81       	ldd	r24, Z+2	; 0x02
     8a4:	93 81       	ldd	r25, Z+3	; 0x03
     8a6:	28 17       	cp	r18, r24
     8a8:	39 07       	cpc	r19, r25
     8aa:	09 f0       	breq	.+2      	; 0x8ae <__vector_28+0x96>
     8ac:	9c c0       	rjmp	.+312    	; 0x9e6 <__vector_28+0x1ce>
		{
			//on ajoute l'event
			DrvEventAddEvent(CONF_EVENT_CAM_PICT_RCV);
     8ae:	88 e0       	ldi	r24, 0x08	; 8
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	0e 94 8a 09 	call	0x1314	; 0x1314 <DrvEventAddEvent>
     8b6:	97 c0       	rjmp	.+302    	; 0x9e6 <__vector_28+0x1ce>
		}
	}
	else 
	{
		//si on a recu un start
		if( start_trame == TRUE )
     8b8:	80 91 22 01 	lds	r24, 0x0122
     8bc:	81 30       	cpi	r24, 0x01	; 1
     8be:	09 f0       	breq	.+2      	; 0x8c2 <__vector_28+0xaa>
     8c0:	7d c0       	rjmp	.+250    	; 0x9bc <__vector_28+0x1a4>
		{		
			recpt_cmd_frame_cam[ index_cam_uart++ ] = received_byte ;
     8c2:	80 91 23 01 	lds	r24, 0x0123
     8c6:	90 91 24 01 	lds	r25, 0x0124
     8ca:	9c 01       	movw	r18, r24
     8cc:	2b 5d       	subi	r18, 0xDB	; 219
     8ce:	3e 4f       	sbci	r19, 0xFE	; 254
     8d0:	49 81       	ldd	r20, Y+1	; 0x01
     8d2:	f9 01       	movw	r30, r18
     8d4:	40 83       	st	Z, r20
     8d6:	01 96       	adiw	r24, 0x01	; 1
     8d8:	90 93 24 01 	sts	0x0124, r25
     8dc:	80 93 23 01 	sts	0x0123, r24

			if(index_cam_uart == 6)
     8e0:	80 91 23 01 	lds	r24, 0x0123
     8e4:	90 91 24 01 	lds	r25, 0x0124
     8e8:	86 30       	cpi	r24, 0x06	; 6
     8ea:	91 05       	cpc	r25, r1
     8ec:	09 f0       	breq	.+2      	; 0x8f0 <__vector_28+0xd8>
     8ee:	76 c0       	rjmp	.+236    	; 0x9dc <__vector_28+0x1c4>
			{
				start_trame = FALSE;
     8f0:	10 92 22 01 	sts	0x0122, r1
				//on a recu un NACk on eteind l'alim de la camera 
				if ( recpt_cmd_frame_cam[ 1U ] == CMD_NACK)
     8f4:	80 91 26 01 	lds	r24, 0x0126
     8f8:	8f 30       	cpi	r24, 0x0F	; 15
     8fa:	41 f4       	brne	.+16     	; 0x90c <__vector_28+0xf4>
				{
					micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     8fc:	88 e0       	ldi	r24, 0x08	; 8
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <micIoPortsConfigureToHighLevel>
					cam.state.rcv_nack = TRUE;
     904:	81 e0       	ldi	r24, 0x01	; 1
     906:	80 93 bb 0a 	sts	0x0ABB, r24
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     90a:	6d c0       	rjmp	.+218    	; 0x9e6 <__vector_28+0x1ce>
					cam.state.rcv_nack = TRUE;
				}
				//on traite la commande			
				else
				{
					cam.state.rcv_nack = FALSE;
     90c:	10 92 bb 0a 	sts	0x0ABB, r1
					index_cam_uart = 0U;	
     910:	10 92 24 01 	sts	0x0124, r1
     914:	10 92 23 01 	sts	0x0123, r1
					//si la cam ACk la sync
					if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_SYNC))
     918:	80 91 26 01 	lds	r24, 0x0126
     91c:	8e 30       	cpi	r24, 0x0E	; 14
     91e:	49 f4       	brne	.+18     	; 0x932 <__vector_28+0x11a>
     920:	80 91 27 01 	lds	r24, 0x0127
     924:	8d 30       	cpi	r24, 0x0D	; 13
     926:	29 f4       	brne	.+10     	; 0x932 <__vector_28+0x11a>
					{
						cam.state.ack_id = recpt_cmd_frame_cam[ 3U ];						
     928:	80 91 28 01 	lds	r24, 0x0128
     92c:	80 93 c2 0a 	sts	0x0AC2, r24
     930:	5a c0       	rjmp	.+180    	; 0x9e6 <__vector_28+0x1ce>
					}
					else if( recpt_cmd_frame_cam[ 1U ] == CMD_SYNC )
     932:	80 91 26 01 	lds	r24, 0x0126
     936:	8d 30       	cpi	r24, 0x0D	; 13
     938:	51 f4       	brne	.+20     	; 0x94e <__vector_28+0x136>
					{
						//on envoie le ack
						CtrlCameraCmdAck(cam.state.ack_id);
     93a:	80 91 c2 0a 	lds	r24, 0x0AC2
     93e:	0e 94 18 05 	call	0xa30	; 0xa30 <CtrlCameraCmdAck>
						cam.state.ack_id = 0;
     942:	10 92 c2 0a 	sts	0x0AC2, r1
						cam.state.rcv_sync_ack = TRUE;						
     946:	81 e0       	ldi	r24, 0x01	; 1
     948:	80 93 ba 0a 	sts	0x0ABA, r24
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     94c:	4c c0       	rjmp	.+152    	; 0x9e6 <__vector_28+0x1ce>
						//on envoie le ack
						CtrlCameraCmdAck(cam.state.ack_id);
						cam.state.ack_id = 0;
						cam.state.rcv_sync_ack = TRUE;						
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_INITIAL))
     94e:	80 91 26 01 	lds	r24, 0x0126
     952:	8e 30       	cpi	r24, 0x0E	; 14
     954:	41 f4       	brne	.+16     	; 0x966 <__vector_28+0x14e>
     956:	80 91 27 01 	lds	r24, 0x0127
     95a:	81 30       	cpi	r24, 0x01	; 1
     95c:	21 f4       	brne	.+8      	; 0x966 <__vector_28+0x14e>
					{
						cam.state.rcv_set_ack = TRUE;	
     95e:	81 e0       	ldi	r24, 0x01	; 1
     960:	80 93 bc 0a 	sts	0x0ABC, r24
     964:	40 c0       	rjmp	.+128    	; 0x9e6 <__vector_28+0x1ce>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_GET_PICTURE))
     966:	80 91 26 01 	lds	r24, 0x0126
     96a:	8e 30       	cpi	r24, 0x0E	; 14
     96c:	41 f4       	brne	.+16     	; 0x97e <__vector_28+0x166>
     96e:	80 91 27 01 	lds	r24, 0x0127
     972:	84 30       	cpi	r24, 0x04	; 4
     974:	21 f4       	brne	.+8      	; 0x97e <__vector_28+0x166>
					{
						cam.state.rcv_get_picture_ack = TRUE;	
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	80 93 bd 0a 	sts	0x0ABD, r24
     97c:	34 c0       	rjmp	.+104    	; 0x9e6 <__vector_28+0x1ce>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
     97e:	80 91 26 01 	lds	r24, 0x0126
     982:	8a 30       	cpi	r24, 0x0A	; 10
     984:	69 f5       	brne	.+90     	; 0x9e0 <__vector_28+0x1c8>
     986:	80 91 27 01 	lds	r24, 0x0127
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	59 f5       	brne	.+86     	; 0x9e4 <__vector_28+0x1cc>
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
     98e:	80 91 b8 0a 	lds	r24, 0x0AB8
     992:	90 91 b9 0a 	lds	r25, 0x0AB9
     996:	20 91 29 01 	lds	r18, 0x0129
     99a:	22 2f       	mov	r18, r18
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	52 2f       	mov	r21, r18
     9a0:	44 27       	eor	r20, r20
     9a2:	20 91 28 01 	lds	r18, 0x0128
     9a6:	22 2f       	mov	r18, r18
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	24 2b       	or	r18, r20
     9ac:	35 2b       	or	r19, r21
     9ae:	fc 01       	movw	r30, r24
     9b0:	33 83       	std	Z+3, r19	; 0x03
     9b2:	22 83       	std	Z+2, r18	; 0x02
						cam.state.rcv_data = TRUE;	
     9b4:	81 e0       	ldi	r24, 0x01	; 1
     9b6:	80 93 bf 0a 	sts	0x0ABF, r24
     9ba:	15 c0       	rjmp	.+42     	; 0x9e6 <__vector_28+0x1ce>
			}
		}
		else
		{
			//si le premier byte est un Start 
			if( received_byte == START_FRAME )
     9bc:	89 81       	ldd	r24, Y+1	; 0x01
     9be:	8a 3a       	cpi	r24, 0xAA	; 170
     9c0:	91 f4       	brne	.+36     	; 0x9e6 <__vector_28+0x1ce>
			{
				start_trame = TRUE;
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	80 93 22 01 	sts	0x0122, r24
				recpt_cmd_frame_cam[ 0 ] = START_FRAME ;
     9c8:	8a ea       	ldi	r24, 0xAA	; 170
     9ca:	80 93 25 01 	sts	0x0125, r24
				index_cam_uart = 1U;
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	90 93 24 01 	sts	0x0124, r25
     9d6:	80 93 23 01 	sts	0x0123, r24
     9da:	05 c0       	rjmp	.+10     	; 0x9e6 <__vector_28+0x1ce>
						cam.state.rcv_get_picture_ack = TRUE;	
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
						cam.state.rcv_data = TRUE;	
     9dc:	00 00       	nop
     9de:	03 c0       	rjmp	.+6      	; 0x9e6 <__vector_28+0x1ce>
     9e0:	00 00       	nop
     9e2:	01 c0       	rjmp	.+2      	; 0x9e6 <__vector_28+0x1ce>
     9e4:	00 00       	nop
				recpt_cmd_frame_cam[ 0 ] = START_FRAME ;
				index_cam_uart = 1U;
			}
		}	
	}									
}
     9e6:	0f 90       	pop	r0
     9e8:	cf 91       	pop	r28
     9ea:	df 91       	pop	r29
     9ec:	ff 91       	pop	r31
     9ee:	ef 91       	pop	r30
     9f0:	bf 91       	pop	r27
     9f2:	af 91       	pop	r26
     9f4:	9f 91       	pop	r25
     9f6:	8f 91       	pop	r24
     9f8:	7f 91       	pop	r23
     9fa:	6f 91       	pop	r22
     9fc:	5f 91       	pop	r21
     9fe:	4f 91       	pop	r20
     a00:	3f 91       	pop	r19
     a02:	2f 91       	pop	r18
     a04:	0f 90       	pop	r0
     a06:	00 92 5b 00 	sts	0x005B, r0
     a0a:	0f 90       	pop	r0
     a0c:	0f be       	out	0x3f, r0	; 63
     a0e:	0f 90       	pop	r0
     a10:	1f 90       	pop	r1
     a12:	18 95       	reti

00000a14 <CtrlCameraCmdReset>:



//on envoie un reset 
static void CtrlCameraCmdReset( void ) 
{
     a14:	df 93       	push	r29
     a16:	cf 93       	push	r28
     a18:	cd b7       	in	r28, 0x3d	; 61
     a1a:	de b7       	in	r29, 0x3e	; 62
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_reset, FRAME_LENGHT);
     a1c:	28 e1       	ldi	r18, 0x18	; 24
     a1e:	31 e0       	ldi	r19, 0x01	; 1
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	b9 01       	movw	r22, r18
     a24:	46 e0       	ldi	r20, 0x06	; 6
     a26:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
}
     a2a:	cf 91       	pop	r28
     a2c:	df 91       	pop	r29
     a2e:	08 95       	ret

00000a30 <CtrlCameraCmdAck>:

//on envoie un ack camera 
static void CtrlCameraCmdAck( Int8U ack_number ) 
{
     a30:	df 93       	push	r29
     a32:	cf 93       	push	r28
     a34:	0f 92       	push	r0
     a36:	cd b7       	in	r28, 0x3d	; 61
     a38:	de b7       	in	r29, 0x3e	; 62
     a3a:	89 83       	std	Y+1, r24	; 0x01
	camera_ack[2] = ack_number;
     a3c:	89 81       	ldd	r24, Y+1	; 0x01
     a3e:	80 93 02 01 	sts	0x0102, r24
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_ack, FRAME_LENGHT);
     a42:	20 e0       	ldi	r18, 0x00	; 0
     a44:	31 e0       	ldi	r19, 0x01	; 1
     a46:	81 e0       	ldi	r24, 0x01	; 1
     a48:	b9 01       	movw	r22, r18
     a4a:	46 e0       	ldi	r20, 0x06	; 6
     a4c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
}
     a50:	0f 90       	pop	r0
     a52:	cf 91       	pop	r28
     a54:	df 91       	pop	r29
     a56:	08 95       	ret

00000a58 <CtrlCameraCmdSynchro>:

//on synchronise la camera 
static void CtrlCameraCmdSynchro( void ) 
{
     a58:	df 93       	push	r29
     a5a:	cf 93       	push	r28
     a5c:	cd b7       	in	r28, 0x3d	; 61
     a5e:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_sync_ack = FALSE;
     a60:	10 92 ba 0a 	sts	0x0ABA, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_sync, FRAME_LENGHT);
     a64:	26 e0       	ldi	r18, 0x06	; 6
     a66:	31 e0       	ldi	r19, 0x01	; 1
     a68:	81 e0       	ldi	r24, 0x01	; 1
     a6a:	b9 01       	movw	r22, r18
     a6c:	46 e0       	ldi	r20, 0x06	; 6
     a6e:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
	//on incremente les reties
	cam.state.nb_retries++;
     a72:	80 91 c3 0a 	lds	r24, 0x0AC3
     a76:	8f 5f       	subi	r24, 0xFF	; 255
     a78:	80 93 c3 0a 	sts	0x0AC3, r24
}	
     a7c:	cf 91       	pop	r28
     a7e:	df 91       	pop	r29
     a80:	08 95       	ret

00000a82 <CtrlCameraCmdSettings>:

//on set la camera 
static void CtrlCameraCmdSettings( void ) 
{
     a82:	df 93       	push	r29
     a84:	cf 93       	push	r28
     a86:	cd b7       	in	r28, 0x3d	; 61
     a88:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_set_ack = FALSE;
     a8a:	10 92 bc 0a 	sts	0x0ABC, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_initial, FRAME_LENGHT);
     a8e:	2c e0       	ldi	r18, 0x0C	; 12
     a90:	31 e0       	ldi	r19, 0x01	; 1
     a92:	81 e0       	ldi	r24, 0x01	; 1
     a94:	b9 01       	movw	r22, r18
     a96:	46 e0       	ldi	r20, 0x06	; 6
     a98:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
}	
     a9c:	cf 91       	pop	r28
     a9e:	df 91       	pop	r29
     aa0:	08 95       	ret

00000aa2 <CtrlCameraCmdGetPicture>:

//on prend l'image
static void CtrlCameraCmdGetPicture( void ) 
{
     aa2:	df 93       	push	r29
     aa4:	cf 93       	push	r28
     aa6:	cd b7       	in	r28, 0x3d	; 61
     aa8:	de b7       	in	r29, 0x3e	; 62
	//on fixe l'etat de la cam
	cam.state.rcv_get_picture_ack = FALSE;
     aaa:	10 92 bd 0a 	sts	0x0ABD, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_get_picture, FRAME_LENGHT);
     aae:	22 e1       	ldi	r18, 0x12	; 18
     ab0:	31 e0       	ldi	r19, 0x01	; 1
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	b9 01       	movw	r22, r18
     ab6:	46 e0       	ldi	r20, 0x06	; 6
     ab8:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
}
     abc:	cf 91       	pop	r28
     abe:	df 91       	pop	r29
     ac0:	08 95       	ret

00000ac2 <CtrlEye>:
#define BLINK_ON_TIME 5U
#define BLINK_OFF_TIME 10U
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
     ac2:	df 93       	push	r29
     ac4:	cf 93       	push	r28
     ac6:	cd b7       	in	r28, 0x3d	; 61
     ac8:	de b7       	in	r29, 0x3e	; 62
	//on active les yeux
	DrvLed();
     aca:	0e 94 80 0b 	call	0x1700	; 0x1700 <DrvLed>
}
     ace:	cf 91       	pop	r28
     ad0:	df 91       	pop	r29
     ad2:	08 95       	ret

00000ad4 <CtrlEyeState>:

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
     ad4:	df 93       	push	r29
     ad6:	cf 93       	push	r28
     ad8:	00 d0       	rcall	.+0      	; 0xada <CtrlEyeState+0x6>
     ada:	0f 92       	push	r0
     adc:	cd b7       	in	r28, 0x3d	; 61
     ade:	de b7       	in	r29, 0x3e	; 62
     ae0:	89 83       	std	Y+1, r24	; 0x01
     ae2:	7b 83       	std	Y+3, r23	; 0x03
     ae4:	6a 83       	std	Y+2, r22	; 0x02
	if(eye == LEFT)
     ae6:	89 81       	ldd	r24, Y+1	; 0x01
     ae8:	81 30       	cpi	r24, 0x01	; 1
     aea:	61 f4       	brne	.+24     	; 0xb04 <CtrlEyeState+0x30>
	{
		if (state == STATE_LED_ON)
     aec:	8a 81       	ldd	r24, Y+2	; 0x02
     aee:	9b 81       	ldd	r25, Y+3	; 0x03
     af0:	00 97       	sbiw	r24, 0x00	; 0
     af2:	21 f4       	brne	.+8      	; 0xafc <CtrlEyeState+0x28>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
     af4:	80 e0       	ldi	r24, 0x00	; 0
     af6:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <DrvLedOn>
     afa:	12 c0       	rjmp	.+36     	; 0xb20 <CtrlEyeState+0x4c>
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
     afc:	80 e0       	ldi	r24, 0x00	; 0
     afe:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <DrvLedOff>
     b02:	0e c0       	rjmp	.+28     	; 0xb20 <CtrlEyeState+0x4c>
		}
	}
	else if(eye == RIGHT)
     b04:	89 81       	ldd	r24, Y+1	; 0x01
     b06:	82 30       	cpi	r24, 0x02	; 2
     b08:	59 f4       	brne	.+22     	; 0xb20 <CtrlEyeState+0x4c>
	{
		if (state == STATE_LED_ON)
     b0a:	8a 81       	ldd	r24, Y+2	; 0x02
     b0c:	9b 81       	ldd	r25, Y+3	; 0x03
     b0e:	00 97       	sbiw	r24, 0x00	; 0
     b10:	21 f4       	brne	.+8      	; 0xb1a <CtrlEyeState+0x46>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
     b12:	81 e0       	ldi	r24, 0x01	; 1
     b14:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <DrvLedOn>
     b18:	03 c0       	rjmp	.+6      	; 0xb20 <CtrlEyeState+0x4c>
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <DrvLedOff>
		}
	}
}
     b20:	0f 90       	pop	r0
     b22:	0f 90       	pop	r0
     b24:	0f 90       	pop	r0
     b26:	cf 91       	pop	r28
     b28:	df 91       	pop	r29
     b2a:	08 95       	ret

00000b2c <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
     b2c:	df 93       	push	r29
     b2e:	cf 93       	push	r28
     b30:	0f 92       	push	r0
     b32:	cd b7       	in	r28, 0x3d	; 61
     b34:	de b7       	in	r29, 0x3e	; 62
     b36:	89 83       	std	Y+1, r24	; 0x01
	if(eye == LEFT)
     b38:	89 81       	ldd	r24, Y+1	; 0x01
     b3a:	81 30       	cpi	r24, 0x01	; 1
     b3c:	21 f4       	brne	.+8      	; 0xb46 <CtrlEyeToggle+0x1a>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     b3e:	80 e0       	ldi	r24, 0x00	; 0
     b40:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DrvLedToggle>
     b44:	06 c0       	rjmp	.+12     	; 0xb52 <CtrlEyeToggle+0x26>
	}
	else if(eye == RIGHT)
     b46:	89 81       	ldd	r24, Y+1	; 0x01
     b48:	82 30       	cpi	r24, 0x02	; 2
     b4a:	19 f4       	brne	.+6      	; 0xb52 <CtrlEyeToggle+0x26>
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DrvLedToggle>
	}
}
     b52:	0f 90       	pop	r0
     b54:	cf 91       	pop	r28
     b56:	df 91       	pop	r29
     b58:	08 95       	ret

00000b5a <CtrlEyeLeftBlink>:

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     b5a:	df 93       	push	r29
     b5c:	cf 93       	push	r28
     b5e:	0f 92       	push	r0
     b60:	cd b7       	in	r28, 0x3d	; 61
     b62:	de b7       	in	r29, 0x3e	; 62
     b64:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     b66:	80 e0       	ldi	r24, 0x00	; 0
     b68:	69 81       	ldd	r22, Y+1	; 0x01
     b6a:	45 e0       	ldi	r20, 0x05	; 5
     b6c:	50 e0       	ldi	r21, 0x00	; 0
     b6e:	2a e0       	ldi	r18, 0x0A	; 10
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <DrvLedFlash>
}
     b76:	0f 90       	pop	r0
     b78:	cf 91       	pop	r28
     b7a:	df 91       	pop	r29
     b7c:	08 95       	ret

00000b7e <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     b7e:	df 93       	push	r29
     b80:	cf 93       	push	r28
     b82:	0f 92       	push	r0
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
     b88:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	69 81       	ldd	r22, Y+1	; 0x01
     b8e:	45 e0       	ldi	r20, 0x05	; 5
     b90:	50 e0       	ldi	r21, 0x00	; 0
     b92:	2a e0       	ldi	r18, 0x0A	; 10
     b94:	30 e0       	ldi	r19, 0x00	; 0
     b96:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <DrvLedFlash>
}
     b9a:	0f 90       	pop	r0
     b9c:	cf 91       	pop	r28
     b9e:	df 91       	pop	r29
     ba0:	08 95       	ret

00000ba2 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     ba2:	df 93       	push	r29
     ba4:	cf 93       	push	r28
     ba6:	0f 92       	push	r0
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
     bac:	89 83       	std	Y+1, r24	; 0x01
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	69 81       	ldd	r22, Y+1	; 0x01
     bb2:	45 e0       	ldi	r20, 0x05	; 5
     bb4:	50 e0       	ldi	r21, 0x00	; 0
     bb6:	2a e0       	ldi	r18, 0x0A	; 10
     bb8:	30 e0       	ldi	r19, 0x00	; 0
     bba:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	69 81       	ldd	r22, Y+1	; 0x01
     bc2:	45 e0       	ldi	r20, 0x05	; 5
     bc4:	50 e0       	ldi	r21, 0x00	; 0
     bc6:	2a e0       	ldi	r18, 0x0A	; 10
     bc8:	30 e0       	ldi	r19, 0x00	; 0
     bca:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <DrvLedFlash>
}
     bce:	0f 90       	pop	r0
     bd0:	cf 91       	pop	r28
     bd2:	df 91       	pop	r29
     bd4:	08 95       	ret

00000bd6 <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     bd6:	df 93       	push	r29
     bd8:	cf 93       	push	r28
     bda:	00 d0       	rcall	.+0      	; 0xbdc <CtrlEyeBlinkSpeed+0x6>
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	89 83       	std	Y+1, r24	; 0x01
     be2:	6a 83       	std	Y+2, r22	; 0x02
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     be4:	8a 81       	ldd	r24, Y+2	; 0x02
     be6:	86 95       	lsr	r24
     be8:	88 2f       	mov	r24, r24
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	ac 01       	movw	r20, r24
     bee:	4f 5f       	subi	r20, 0xFF	; 255
     bf0:	5f 4f       	sbci	r21, 0xFF	; 255
     bf2:	8a 81       	ldd	r24, Y+2	; 0x02
     bf4:	86 95       	lsr	r24
     bf6:	88 2f       	mov	r24, r24
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	9c 01       	movw	r18, r24
     bfc:	2f 5f       	subi	r18, 0xFF	; 255
     bfe:	3f 4f       	sbci	r19, 0xFF	; 255
     c00:	80 e0       	ldi	r24, 0x00	; 0
     c02:	69 81       	ldd	r22, Y+1	; 0x01
     c04:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     c08:	8a 81       	ldd	r24, Y+2	; 0x02
     c0a:	86 95       	lsr	r24
     c0c:	88 2f       	mov	r24, r24
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	ac 01       	movw	r20, r24
     c12:	4f 5f       	subi	r20, 0xFF	; 255
     c14:	5f 4f       	sbci	r21, 0xFF	; 255
     c16:	8a 81       	ldd	r24, Y+2	; 0x02
     c18:	86 95       	lsr	r24
     c1a:	88 2f       	mov	r24, r24
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	9c 01       	movw	r18, r24
     c20:	2f 5f       	subi	r18, 0xFF	; 255
     c22:	3f 4f       	sbci	r19, 0xFF	; 255
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	69 81       	ldd	r22, Y+1	; 0x01
     c28:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <DrvLedDirectFlash>
}
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	cf 91       	pop	r28
     c32:	df 91       	pop	r29
     c34:	08 95       	ret

00000c36 <CtrlLight>:
Int16U mesure_ldr_droite_moy = 0U;
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
     c36:	df 93       	push	r29
     c38:	cf 93       	push	r28
     c3a:	cd b7       	in	r28, 0x3d	; 61
     c3c:	de b7       	in	r29, 0x3e	; 62
	nb_ldr_mesures = 0U;
     c3e:	10 92 a4 0a 	sts	0x0AA4, r1
     c42:	10 92 a3 0a 	sts	0x0AA3, r1
	mesure_ldr_gauche = 0U;
     c46:	10 92 9c 0a 	sts	0x0A9C, r1
     c4a:	10 92 9b 0a 	sts	0x0A9B, r1
	mesure_ldr_droite = 0U;
     c4e:	10 92 9e 0a 	sts	0x0A9E, r1
     c52:	10 92 9d 0a 	sts	0x0A9D, r1
	mesure_ldr_gauche_moy = 0U;
     c56:	10 92 a0 0a 	sts	0x0AA0, r1
     c5a:	10 92 9f 0a 	sts	0x0A9F, r1
	mesure_ldr_droite_moy = 0U;
     c5e:	10 92 a2 0a 	sts	0x0AA2, r1
     c62:	10 92 a1 0a 	sts	0x0AA1, r1
}
     c66:	cf 91       	pop	r28
     c68:	df 91       	pop	r29
     c6a:	08 95       	ret

00000c6c <CtrlLightDispatcher>:

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
     c6c:	df 93       	push	r29
     c6e:	cf 93       	push	r28
     c70:	00 d0       	rcall	.+0      	; 0xc72 <CtrlLightDispatcher+0x6>
     c72:	cd b7       	in	r28, 0x3d	; 61
     c74:	de b7       	in	r29, 0x3e	; 62
     c76:	9a 83       	std	Y+2, r25	; 0x02
     c78:	89 83       	std	Y+1, r24	; 0x01
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	61 e0       	ldi	r22, 0x01	; 1
     c80:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     c84:	88 23       	and	r24, r24
     c86:	09 f4       	brne	.+2      	; 0xc8a <CtrlLightDispatcher+0x1e>
     c88:	58 c0       	rjmp	.+176    	; 0xd3a <CtrlLightDispatcher+0xce>
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     c8a:	82 e0       	ldi	r24, 0x02	; 2
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	0e 94 10 09 	call	0x1220	; 0x1220 <DrvAdcReadChannel>
     c92:	9c 01       	movw	r18, r24
     c94:	80 91 9b 0a 	lds	r24, 0x0A9B
     c98:	90 91 9c 0a 	lds	r25, 0x0A9C
     c9c:	82 0f       	add	r24, r18
     c9e:	93 1f       	adc	r25, r19
     ca0:	90 93 9c 0a 	sts	0x0A9C, r25
     ca4:	80 93 9b 0a 	sts	0x0A9B, r24
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     ca8:	83 e0       	ldi	r24, 0x03	; 3
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	0e 94 10 09 	call	0x1220	; 0x1220 <DrvAdcReadChannel>
     cb0:	9c 01       	movw	r18, r24
     cb2:	80 91 9d 0a 	lds	r24, 0x0A9D
     cb6:	90 91 9e 0a 	lds	r25, 0x0A9E
     cba:	82 0f       	add	r24, r18
     cbc:	93 1f       	adc	r25, r19
     cbe:	90 93 9e 0a 	sts	0x0A9E, r25
     cc2:	80 93 9d 0a 	sts	0x0A9D, r24
		
		nb_ldr_mesures++;
     cc6:	80 91 a3 0a 	lds	r24, 0x0AA3
     cca:	90 91 a4 0a 	lds	r25, 0x0AA4
     cce:	01 96       	adiw	r24, 0x01	; 1
     cd0:	90 93 a4 0a 	sts	0x0AA4, r25
     cd4:	80 93 a3 0a 	sts	0x0AA3, r24
		if(nb_ldr_mesures == 8)
     cd8:	80 91 a3 0a 	lds	r24, 0x0AA3
     cdc:	90 91 a4 0a 	lds	r25, 0x0AA4
     ce0:	88 30       	cpi	r24, 0x08	; 8
     ce2:	91 05       	cpc	r25, r1
     ce4:	51 f5       	brne	.+84     	; 0xd3a <CtrlLightDispatcher+0xce>
		{
			nb_ldr_mesures = 0;
     ce6:	10 92 a4 0a 	sts	0x0AA4, r1
     cea:	10 92 a3 0a 	sts	0x0AA3, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     cee:	80 91 9b 0a 	lds	r24, 0x0A9B
     cf2:	90 91 9c 0a 	lds	r25, 0x0A9C
     cf6:	96 95       	lsr	r25
     cf8:	87 95       	ror	r24
     cfa:	96 95       	lsr	r25
     cfc:	87 95       	ror	r24
     cfe:	96 95       	lsr	r25
     d00:	87 95       	ror	r24
     d02:	90 93 a0 0a 	sts	0x0AA0, r25
     d06:	80 93 9f 0a 	sts	0x0A9F, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     d0a:	80 91 9d 0a 	lds	r24, 0x0A9D
     d0e:	90 91 9e 0a 	lds	r25, 0x0A9E
     d12:	96 95       	lsr	r25
     d14:	87 95       	ror	r24
     d16:	96 95       	lsr	r25
     d18:	87 95       	ror	r24
     d1a:	96 95       	lsr	r25
     d1c:	87 95       	ror	r24
     d1e:	90 93 a2 0a 	sts	0x0AA2, r25
     d22:	80 93 a1 0a 	sts	0x0AA1, r24
			mesure_ldr_gauche = 0;
     d26:	10 92 9c 0a 	sts	0x0A9C, r1
     d2a:	10 92 9b 0a 	sts	0x0A9B, r1
			mesure_ldr_droite = 0;
     d2e:	10 92 9e 0a 	sts	0x0A9E, r1
     d32:	10 92 9d 0a 	sts	0x0A9D, r1
			CtrlLightSendUartLightMesure();			
     d36:	0e 94 a2 06 	call	0xd44	; 0xd44 <CtrlLightSendUartLightMesure>
		}
	}		
}
     d3a:	0f 90       	pop	r0
     d3c:	0f 90       	pop	r0
     d3e:	cf 91       	pop	r28
     d40:	df 91       	pop	r29
     d42:	08 95       	ret

00000d44 <CtrlLightSendUartLightMesure>:


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     d44:	df 93       	push	r29
     d46:	cf 93       	push	r28
     d48:	cd b7       	in	r28, 0x3d	; 61
     d4a:	de b7       	in	r29, 0x3e	; 62
     d4c:	29 97       	sbiw	r28, 0x09	; 9
     d4e:	0f b6       	in	r0, 0x3f	; 63
     d50:	f8 94       	cli
     d52:	de bf       	out	0x3e, r29	; 62
     d54:	0f be       	out	0x3f, r0	; 63
     d56:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     d58:	8a e2       	ldi	r24, 0x2A	; 42
     d5a:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     d5c:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     d5e:	82 e0       	ldi	r24, 0x02	; 2
     d60:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     d62:	80 91 9f 0a 	lds	r24, 0x0A9F
     d66:	90 91 a0 0a 	lds	r25, 0x0AA0
     d6a:	89 2f       	mov	r24, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	8c 83       	std	Y+4, r24	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     d70:	80 91 9f 0a 	lds	r24, 0x0A9F
     d74:	90 91 a0 0a 	lds	r25, 0x0AA0
     d78:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     d7a:	80 91 a1 0a 	lds	r24, 0x0AA1
     d7e:	90 91 a2 0a 	lds	r25, 0x0AA2
     d82:	89 2f       	mov	r24, r25
     d84:	99 27       	eor	r25, r25
     d86:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     d88:	80 91 a1 0a 	lds	r24, 0x0AA1
     d8c:	90 91 a2 0a 	lds	r25, 0x0AA2
     d90:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     d92:	83 e2       	ldi	r24, 0x23	; 35
     d94:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     d96:	83 e2       	ldi	r24, 0x23	; 35
     d98:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     d9a:	80 e0       	ldi	r24, 0x00	; 0
     d9c:	9e 01       	movw	r18, r28
     d9e:	2f 5f       	subi	r18, 0xFF	; 255
     da0:	3f 4f       	sbci	r19, 0xFF	; 255
     da2:	b9 01       	movw	r22, r18
     da4:	49 e0       	ldi	r20, 0x09	; 9
     da6:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
     daa:	29 96       	adiw	r28, 0x09	; 9
     dac:	0f b6       	in	r0, 0x3f	; 63
     dae:	f8 94       	cli
     db0:	de bf       	out	0x3e, r29	; 62
     db2:	0f be       	out	0x3f, r0	; 63
     db4:	cd bf       	out	0x3d, r28	; 61
     db6:	cf 91       	pop	r28
     db8:	df 91       	pop	r29
     dba:	08 95       	ret

00000dbc <CtrlUartProtocole>:
 
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
     dbc:	df 93       	push	r29
     dbe:	cf 93       	push	r28
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
}
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <CtrlUartProtocoleDispatcher+0x6>
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
     dd4:	9a 83       	std	Y+2, r25	; 0x02
     dd6:	89 83       	std	Y+1, r24	; 0x01
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	9a 81       	ldd	r25, Y+2	; 0x02
     ddc:	64 e0       	ldi	r22, 0x04	; 4
     dde:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     de2:	88 23       	and	r24, r24
     de4:	09 f4       	brne	.+2      	; 0xde8 <CtrlUartProtocoleDispatcher+0x1e>
     de6:	56 c0       	rjmp	.+172    	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     de8:	80 e2       	ldi	r24, 0x20	; 32
     dea:	9d e0       	ldi	r25, 0x0D	; 13
     dec:	25 ea       	ldi	r18, 0xA5	; 165
     dee:	3a e0       	ldi	r19, 0x0A	; 10
     df0:	b9 01       	movw	r22, r18
     df2:	0e 94 bd 15 	call	0x2b7a	; 0x2b7a <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     df6:	80 91 a5 0a 	lds	r24, 0x0AA5
     dfa:	88 23       	and	r24, r24
     dfc:	09 f4       	brne	.+2      	; 0xe00 <CtrlUartProtocoleDispatcher+0x36>
     dfe:	4a c0       	rjmp	.+148    	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     e00:	80 91 22 0d 	lds	r24, 0x0D22
     e04:	83 30       	cpi	r24, 0x03	; 3
     e06:	c9 f5       	brne	.+114    	; 0xe7a <CtrlUartProtocoleDispatcher+0xb0>
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     e08:	80 91 23 0d 	lds	r24, 0x0D23
     e0c:	81 30       	cpi	r24, 0x01	; 1
     e0e:	21 f4       	brne	.+8      	; 0xe18 <CtrlUartProtocoleDispatcher+0x4e>
				{
					CtrlEyeToggle( LEFT )	;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	0e 94 96 05 	call	0xb2c	; 0xb2c <CtrlEyeToggle>
     e16:	3e c0       	rjmp	.+124    	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     e18:	80 91 23 0d 	lds	r24, 0x0D23
     e1c:	82 30       	cpi	r24, 0x02	; 2
     e1e:	21 f4       	brne	.+8      	; 0xe28 <CtrlUartProtocoleDispatcher+0x5e>
				{
					CtrlEyeToggle( RIGHT )	;
     e20:	82 e0       	ldi	r24, 0x02	; 2
     e22:	0e 94 96 05 	call	0xb2c	; 0xb2c <CtrlEyeToggle>
     e26:	36 c0       	rjmp	.+108    	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_ON )
     e28:	80 91 23 0d 	lds	r24, 0x0D23
     e2c:	83 30       	cpi	r24, 0x03	; 3
     e2e:	59 f4       	brne	.+22     	; 0xe46 <CtrlUartProtocoleDispatcher+0x7c>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	60 e0       	ldi	r22, 0x00	; 0
     e34:	70 e0       	ldi	r23, 0x00	; 0
     e36:	0e 94 6a 05 	call	0xad4	; 0xad4 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     e3a:	82 e0       	ldi	r24, 0x02	; 2
     e3c:	60 e0       	ldi	r22, 0x00	; 0
     e3e:	70 e0       	ldi	r23, 0x00	; 0
     e40:	0e 94 6a 05 	call	0xad4	; 0xad4 <CtrlEyeState>
     e44:	27 c0       	rjmp	.+78     	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_OFF )
     e46:	80 91 23 0d 	lds	r24, 0x0D23
     e4a:	84 30       	cpi	r24, 0x04	; 4
     e4c:	59 f4       	brne	.+22     	; 0xe64 <CtrlUartProtocoleDispatcher+0x9a>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	61 e0       	ldi	r22, 0x01	; 1
     e52:	70 e0       	ldi	r23, 0x00	; 0
     e54:	0e 94 6a 05 	call	0xad4	; 0xad4 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     e58:	82 e0       	ldi	r24, 0x02	; 2
     e5a:	61 e0       	ldi	r22, 0x01	; 1
     e5c:	70 e0       	ldi	r23, 0x00	; 0
     e5e:	0e 94 6a 05 	call	0xad4	; 0xad4 <CtrlEyeState>
     e62:	18 c0       	rjmp	.+48     	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_TOGGLE )
     e64:	80 91 23 0d 	lds	r24, 0x0D23
     e68:	85 30       	cpi	r24, 0x05	; 5
     e6a:	a1 f4       	brne	.+40     	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				{
					CtrlEyeToggle( LEFT );
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	0e 94 96 05 	call	0xb2c	; 0xb2c <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     e72:	82 e0       	ldi	r24, 0x02	; 2
     e74:	0e 94 96 05 	call	0xb2c	; 0xb2c <CtrlEyeToggle>
     e78:	0d c0       	rjmp	.+26     	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     e7a:	80 91 22 0d 	lds	r24, 0x0D22
     e7e:	82 30       	cpi	r24, 0x02	; 2
     e80:	19 f4       	brne	.+6      	; 0xe88 <CtrlUartProtocoleDispatcher+0xbe>
			{
				CtrlLightSendUartLightMesure();
     e82:	0e 94 a2 06 	call	0xd44	; 0xd44 <CtrlLightSendUartLightMesure>
     e86:	06 c0       	rjmp	.+12     	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     e88:	80 91 22 0d 	lds	r24, 0x0D22
     e8c:	88 23       	and	r24, r24
     e8e:	11 f4       	brne	.+4      	; 0xe94 <CtrlUartProtocoleDispatcher+0xca>
			{
				CtrlUltraSendUartProximity();
     e90:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <CtrlUltraSendUartProximity>
			}	
		}		
	}		
}	
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <CtrlUartProtocoleValidAscii+0x6>
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <CtrlUartProtocoleValidAscii+0x8>
     ea6:	00 d0       	rcall	.+0      	; 0xea8 <CtrlUartProtocoleValidAscii+0xa>
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
     eac:	9d 83       	std	Y+5, r25	; 0x05
     eae:	8c 83       	std	Y+4, r24	; 0x04
     eb0:	6e 83       	std	Y+6, r22	; 0x06
	Boolean o_success = TRUE;
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	8a 83       	std	Y+2, r24	; 0x02
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     eb6:	81 e0       	ldi	r24, 0x01	; 1
     eb8:	89 83       	std	Y+1, r24	; 0x01
     eba:	4d c0       	rjmp	.+154    	; 0xf56 <CtrlUartProtocoleValidAscii+0xb8>
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     ebc:	89 81       	ldd	r24, Y+1	; 0x01
     ebe:	88 2f       	mov	r24, r24
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	2c 81       	ldd	r18, Y+4	; 0x04
     ec4:	3d 81       	ldd	r19, Y+5	; 0x05
     ec6:	82 0f       	add	r24, r18
     ec8:	93 1f       	adc	r25, r19
     eca:	fc 01       	movw	r30, r24
     ecc:	80 81       	ld	r24, Z
     ece:	9e 01       	movw	r18, r28
     ed0:	2d 5f       	subi	r18, 0xFD	; 253
     ed2:	3f 4f       	sbci	r19, 0xFF	; 255
     ed4:	b9 01       	movw	r22, r18
     ed6:	0e 94 67 2b 	call	0x56ce	; 0x56ce <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     eda:	88 23       	and	r24, r24
     edc:	b1 f4       	brne	.+44     	; 0xf0a <CtrlUartProtocoleValidAscii+0x6c>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	88 2f       	mov	r24, r24
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	2c 81       	ldd	r18, Y+4	; 0x04
     ee6:	3d 81       	ldd	r19, Y+5	; 0x05
     ee8:	82 0f       	add	r24, r18
     eea:	93 1f       	adc	r25, r19
     eec:	fc 01       	movw	r30, r24
     eee:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     ef0:	8a 32       	cpi	r24, 0x2A	; 42
     ef2:	59 f0       	breq	.+22     	; 0xf0a <CtrlUartProtocoleValidAscii+0x6c>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	88 2f       	mov	r24, r24
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	2c 81       	ldd	r18, Y+4	; 0x04
     efc:	3d 81       	ldd	r19, Y+5	; 0x05
     efe:	82 0f       	add	r24, r18
     f00:	93 1f       	adc	r25, r19
     f02:	fc 01       	movw	r30, r24
     f04:	80 81       	ld	r24, Z
     f06:	83 32       	cpi	r24, 0x23	; 35
     f08:	21 f5       	brne	.+72     	; 0xf52 <CtrlUartProtocoleValidAscii+0xb4>
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     f0a:	89 81       	ldd	r24, Y+1	; 0x01
     f0c:	88 2f       	mov	r24, r24
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	2c 81       	ldd	r18, Y+4	; 0x04
     f12:	3d 81       	ldd	r19, Y+5	; 0x05
     f14:	82 0f       	add	r24, r18
     f16:	93 1f       	adc	r25, r19
     f18:	fc 01       	movw	r30, r24
     f1a:	80 81       	ld	r24, Z
     f1c:	8a 32       	cpi	r24, 0x2A	; 42
     f1e:	a9 f0       	breq	.+42     	; 0xf4a <CtrlUartProtocoleValidAscii+0xac>
     f20:	89 81       	ldd	r24, Y+1	; 0x01
     f22:	88 2f       	mov	r24, r24
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	2c 81       	ldd	r18, Y+4	; 0x04
     f28:	3d 81       	ldd	r19, Y+5	; 0x05
     f2a:	82 0f       	add	r24, r18
     f2c:	93 1f       	adc	r25, r19
     f2e:	fc 01       	movw	r30, r24
     f30:	80 81       	ld	r24, Z
     f32:	83 32       	cpi	r24, 0x23	; 35
     f34:	51 f0       	breq	.+20     	; 0xf4a <CtrlUartProtocoleValidAscii+0xac>
			{
				trame[ loop ] = caract_temp ;				
     f36:	89 81       	ldd	r24, Y+1	; 0x01
     f38:	88 2f       	mov	r24, r24
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	2c 81       	ldd	r18, Y+4	; 0x04
     f3e:	3d 81       	ldd	r19, Y+5	; 0x05
     f40:	82 0f       	add	r24, r18
     f42:	93 1f       	adc	r25, r19
     f44:	2b 81       	ldd	r18, Y+3	; 0x03
     f46:	fc 01       	movw	r30, r24
     f48:	20 83       	st	Z, r18
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	8f 5f       	subi	r24, 0xFF	; 255
     f4e:	89 83       	std	Y+1, r24	; 0x01
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <CtrlUartProtocoleValidAscii+0xb8>
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	0c c0       	rjmp	.+24     	; 0xf6e <CtrlUartProtocoleValidAscii+0xd0>
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     f56:	89 81       	ldd	r24, Y+1	; 0x01
     f58:	28 2f       	mov	r18, r24
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	8e 81       	ldd	r24, Y+6	; 0x06
     f5e:	88 2f       	mov	r24, r24
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	02 97       	sbiw	r24, 0x02	; 2
     f64:	82 17       	cp	r24, r18
     f66:	93 07       	cpc	r25, r19
     f68:	08 f0       	brcs	.+2      	; 0xf6c <CtrlUartProtocoleValidAscii+0xce>
     f6a:	a8 cf       	rjmp	.-176    	; 0xebc <CtrlUartProtocoleValidAscii+0x1e>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     f6c:	8a 81       	ldd	r24, Y+2	; 0x02
}
     f6e:	26 96       	adiw	r28, 0x06	; 6
     f70:	0f b6       	in	r0, 0x3f	; 63
     f72:	f8 94       	cli
     f74:	de bf       	out	0x3e, r29	; 62
     f76:	0f be       	out	0x3f, r0	; 63
     f78:	cd bf       	out	0x3d, r28	; 61
     f7a:	cf 91       	pop	r28
     f7c:	df 91       	pop	r29
     f7e:	08 95       	ret

00000f80 <CtrlUltraSon>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
     f80:	df 93       	push	r29
     f82:	cf 93       	push	r28
     f84:	cd b7       	in	r28, 0x3d	; 61
     f86:	de b7       	in	r29, 0x3e	; 62
	DrvI2CUltraSon();
     f88:	0e 94 c7 09 	call	0x138e	; 0x138e <DrvI2CUltraSon>
	send_pulse = FALSE;
     f8c:	10 92 a6 0a 	sts	0x0AA6, r1
	us_mesure = 0;
     f90:	10 92 a8 0a 	sts	0x0AA8, r1
     f94:	10 92 a7 0a 	sts	0x0AA7, r1
}
     f98:	cf 91       	pop	r28
     f9a:	df 91       	pop	r29
     f9c:	08 95       	ret

00000f9e <CtrlUltraSonDispatcher>:

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	00 d0       	rcall	.+0      	; 0xfa4 <CtrlUltraSonDispatcher+0x6>
     fa4:	cd b7       	in	r28, 0x3d	; 61
     fa6:	de b7       	in	r29, 0x3e	; 62
     fa8:	9a 83       	std	Y+2, r25	; 0x02
     faa:	89 83       	std	Y+1, r24	; 0x01
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
     fac:	89 81       	ldd	r24, Y+1	; 0x01
     fae:	9a 81       	ldd	r25, Y+2	; 0x02
     fb0:	61 e0       	ldi	r22, 0x01	; 1
     fb2:	0e 94 6f 09 	call	0x12de	; 0x12de <DrvEventTestEvent>
     fb6:	88 23       	and	r24, r24
     fb8:	71 f0       	breq	.+28     	; 0xfd6 <CtrlUltraSonDispatcher+0x38>
	{
		if ( send_pulse == FALSE )
     fba:	80 91 a6 0a 	lds	r24, 0x0AA6
     fbe:	88 23       	and	r24, r24
     fc0:	31 f4       	brne	.+12     	; 0xfce <CtrlUltraSonDispatcher+0x30>
		{
			CtrlUltraSonSendPulse();
     fc2:	0e 94 c8 08 	call	0x1190	; 0x1190 <CtrlUltraSonSendPulse>
			send_pulse = TRUE;
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	80 93 a6 0a 	sts	0x0AA6, r24
     fcc:	04 c0       	rjmp	.+8      	; 0xfd6 <CtrlUltraSonDispatcher+0x38>
		}
		else
		{	
			CtrlUltraSonReadSensorMesure();	
     fce:	0e 94 fb 07 	call	0xff6	; 0xff6 <CtrlUltraSonReadSensorMesure>
			send_pulse = FALSE;
     fd2:	10 92 a6 0a 	sts	0x0AA6, r1
		}		
	}	
}
     fd6:	0f 90       	pop	r0
     fd8:	0f 90       	pop	r0
     fda:	cf 91       	pop	r28
     fdc:	df 91       	pop	r29
     fde:	08 95       	ret

00000fe0 <CtrlUltraSonReadMesure>:



//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
     fe0:	df 93       	push	r29
     fe2:	cf 93       	push	r28
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
	return us_mesure;
     fe8:	80 91 a7 0a 	lds	r24, 0x0AA7
     fec:	90 91 a8 0a 	lds	r25, 0x0AA8
}
     ff0:	cf 91       	pop	r28
     ff2:	df 91       	pop	r29
     ff4:	08 95       	ret

00000ff6 <CtrlUltraSonReadSensorMesure>:


/////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
     ff6:	ef 92       	push	r14
     ff8:	ff 92       	push	r15
     ffa:	0f 93       	push	r16
     ffc:	1f 93       	push	r17
     ffe:	df 93       	push	r29
    1000:	cf 93       	push	r28
    1002:	cd b7       	in	r28, 0x3d	; 61
    1004:	de b7       	in	r29, 0x3e	; 62
    1006:	a1 97       	sbiw	r28, 0x21	; 33
    1008:	0f b6       	in	r0, 0x3f	; 63
    100a:	f8 94       	cli
    100c:	de bf       	out	0x3e, r29	; 62
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	cd bf       	out	0x3d, r28	; 61
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
    1012:	19 82       	std	Y+1, r1	; 0x01
    1014:	8a c0       	rjmp	.+276    	; 0x112a <CtrlUltraSonReadSensorMesure+0x134>
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
    1016:	89 81       	ldd	r24, Y+1	; 0x01
    1018:	08 2f       	mov	r16, r24
    101a:	10 e0       	ldi	r17, 0x00	; 0
    101c:	89 81       	ldd	r24, Y+1	; 0x01
    101e:	88 2f       	mov	r24, r24
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	01 96       	adiw	r24, 0x01	; 1
    1024:	98 2f       	mov	r25, r24
    1026:	99 0f       	add	r25, r25
    1028:	80 ee       	ldi	r24, 0xE0	; 224
    102a:	69 2f       	mov	r22, r25
    102c:	0e 94 79 0a 	call	0x14f2	; 0x14f2 <DrvI2CUltraSonRead>
    1030:	88 2f       	mov	r24, r24
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	98 2f       	mov	r25, r24
    1036:	88 27       	eor	r24, r24
    1038:	9c 01       	movw	r18, r24
    103a:	c8 01       	movw	r24, r16
    103c:	88 0f       	add	r24, r24
    103e:	99 1f       	adc	r25, r25
    1040:	ae 01       	movw	r20, r28
    1042:	4f 5f       	subi	r20, 0xFF	; 255
    1044:	5f 4f       	sbci	r21, 0xFF	; 255
    1046:	84 0f       	add	r24, r20
    1048:	95 1f       	adc	r25, r21
    104a:	01 96       	adiw	r24, 0x01	; 1
    104c:	dc 01       	movw	r26, r24
    104e:	2d 93       	st	X+, r18
    1050:	3c 93       	st	X, r19
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
    1052:	89 81       	ldd	r24, Y+1	; 0x01
    1054:	08 2f       	mov	r16, r24
    1056:	10 e0       	ldi	r17, 0x00	; 0
    1058:	89 81       	ldd	r24, Y+1	; 0x01
    105a:	88 2f       	mov	r24, r24
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	88 0f       	add	r24, r24
    1060:	99 1f       	adc	r25, r25
    1062:	9e 01       	movw	r18, r28
    1064:	2f 5f       	subi	r18, 0xFF	; 255
    1066:	3f 4f       	sbci	r19, 0xFF	; 255
    1068:	82 0f       	add	r24, r18
    106a:	93 1f       	adc	r25, r19
    106c:	01 96       	adiw	r24, 0x01	; 1
    106e:	fc 01       	movw	r30, r24
    1070:	e0 80       	ld	r14, Z
    1072:	f1 80       	ldd	r15, Z+1	; 0x01
    1074:	89 81       	ldd	r24, Y+1	; 0x01
    1076:	88 0f       	add	r24, r24
    1078:	98 2f       	mov	r25, r24
    107a:	9d 5f       	subi	r25, 0xFD	; 253
    107c:	80 ee       	ldi	r24, 0xE0	; 224
    107e:	69 2f       	mov	r22, r25
    1080:	0e 94 79 0a 	call	0x14f2	; 0x14f2 <DrvI2CUltraSonRead>
    1084:	88 2f       	mov	r24, r24
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	97 01       	movw	r18, r14
    108a:	28 2b       	or	r18, r24
    108c:	39 2b       	or	r19, r25
    108e:	c8 01       	movw	r24, r16
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	ae 01       	movw	r20, r28
    1096:	4f 5f       	subi	r20, 0xFF	; 255
    1098:	5f 4f       	sbci	r21, 0xFF	; 255
    109a:	84 0f       	add	r24, r20
    109c:	95 1f       	adc	r25, r21
    109e:	01 96       	adiw	r24, 0x01	; 1
    10a0:	dc 01       	movw	r26, r24
    10a2:	2d 93       	st	X+, r18
    10a4:	3c 93       	st	X, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
    10a6:	89 81       	ldd	r24, Y+1	; 0x01
    10a8:	e8 2f       	mov	r30, r24
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	89 81       	ldd	r24, Y+1	; 0x01
    10ae:	88 2f       	mov	r24, r24
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	88 0f       	add	r24, r24
    10b4:	99 1f       	adc	r25, r25
    10b6:	9e 01       	movw	r18, r28
    10b8:	2f 5f       	subi	r18, 0xFF	; 255
    10ba:	3f 4f       	sbci	r19, 0xFF	; 255
    10bc:	82 0f       	add	r24, r18
    10be:	93 1f       	adc	r25, r19
    10c0:	01 96       	adiw	r24, 0x01	; 1
    10c2:	dc 01       	movw	r26, r24
    10c4:	8d 91       	ld	r24, X+
    10c6:	9c 91       	ld	r25, X
    10c8:	29 81       	ldd	r18, Y+1	; 0x01
    10ca:	22 2f       	mov	r18, r18
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	2f 5f       	subi	r18, 0xFF	; 255
    10d0:	3f 4f       	sbci	r19, 0xFF	; 255
    10d2:	b9 01       	movw	r22, r18
    10d4:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__udivmodhi4>
    10d8:	9b 01       	movw	r18, r22
    10da:	cf 01       	movw	r24, r30
    10dc:	88 0f       	add	r24, r24
    10de:	99 1f       	adc	r25, r25
    10e0:	ae 01       	movw	r20, r28
    10e2:	4f 5f       	subi	r20, 0xFF	; 255
    10e4:	5f 4f       	sbci	r21, 0xFF	; 255
    10e6:	84 0f       	add	r24, r20
    10e8:	95 1f       	adc	r25, r21
    10ea:	01 96       	adiw	r24, 0x01	; 1
    10ec:	fc 01       	movw	r30, r24
    10ee:	31 83       	std	Z+1, r19	; 0x01
    10f0:	20 83       	st	Z, r18
		us_mesure += us_mesure_tab_echo[ loop_echo ];
    10f2:	89 81       	ldd	r24, Y+1	; 0x01
    10f4:	88 2f       	mov	r24, r24
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	88 0f       	add	r24, r24
    10fa:	99 1f       	adc	r25, r25
    10fc:	9e 01       	movw	r18, r28
    10fe:	2f 5f       	subi	r18, 0xFF	; 255
    1100:	3f 4f       	sbci	r19, 0xFF	; 255
    1102:	82 0f       	add	r24, r18
    1104:	93 1f       	adc	r25, r19
    1106:	01 96       	adiw	r24, 0x01	; 1
    1108:	dc 01       	movw	r26, r24
    110a:	2d 91       	ld	r18, X+
    110c:	3c 91       	ld	r19, X
    110e:	11 97       	sbiw	r26, 0x01	; 1
    1110:	80 91 a7 0a 	lds	r24, 0x0AA7
    1114:	90 91 a8 0a 	lds	r25, 0x0AA8
    1118:	82 0f       	add	r24, r18
    111a:	93 1f       	adc	r25, r19
    111c:	90 93 a8 0a 	sts	0x0AA8, r25
    1120:	80 93 a7 0a 	sts	0x0AA7, r24
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	8f 5f       	subi	r24, 0xFF	; 255
    1128:	89 83       	std	Y+1, r24	; 0x01
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	80 31       	cpi	r24, 0x10	; 16
    112e:	08 f4       	brcc	.+2      	; 0x1132 <CtrlUltraSonReadSensorMesure+0x13c>
    1130:	72 cf       	rjmp	.-284    	; 0x1016 <CtrlUltraSonReadSensorMesure+0x20>
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
		us_mesure += us_mesure_tab_echo[ loop_echo ];
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
    1132:	80 91 a7 0a 	lds	r24, 0x0AA7
    1136:	90 91 a8 0a 	lds	r25, 0x0AA8
    113a:	92 95       	swap	r25
    113c:	82 95       	swap	r24
    113e:	8f 70       	andi	r24, 0x0F	; 15
    1140:	89 27       	eor	r24, r25
    1142:	9f 70       	andi	r25, 0x0F	; 15
    1144:	89 27       	eor	r24, r25
    1146:	90 93 a8 0a 	sts	0x0AA8, r25
    114a:	80 93 a7 0a 	sts	0x0AA7, r24
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
    114e:	8a 81       	ldd	r24, Y+2	; 0x02
    1150:	9b 81       	ldd	r25, Y+3	; 0x03
    1152:	8e 31       	cpi	r24, 0x1E	; 30
    1154:	91 05       	cpc	r25, r1
    1156:	68 f4       	brcc	.+26     	; 0x1172 <CtrlUltraSonReadSensorMesure+0x17c>
	{
		CtrlEyeBlinkSpeed(5,us_mesure_tab_echo[0]);
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	9b 81       	ldd	r25, Y+3	; 0x03
    115c:	98 2f       	mov	r25, r24
    115e:	85 e0       	ldi	r24, 0x05	; 5
    1160:	69 2f       	mov	r22, r25
    1162:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <CtrlEyeBlinkSpeed>
		us_mesure = us_mesure_tab_echo[0];
    1166:	8a 81       	ldd	r24, Y+2	; 0x02
    1168:	9b 81       	ldd	r25, Y+3	; 0x03
    116a:	90 93 a8 0a 	sts	0x0AA8, r25
    116e:	80 93 a7 0a 	sts	0x0AA7, r24
	}	
	CtrlUltraSendUartProximity() ;
    1172:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <CtrlUltraSendUartProximity>
}
    1176:	a1 96       	adiw	r28, 0x21	; 33
    1178:	0f b6       	in	r0, 0x3f	; 63
    117a:	f8 94       	cli
    117c:	de bf       	out	0x3e, r29	; 62
    117e:	0f be       	out	0x3f, r0	; 63
    1180:	cd bf       	out	0x3d, r28	; 61
    1182:	cf 91       	pop	r28
    1184:	df 91       	pop	r29
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	ff 90       	pop	r15
    118c:	ef 90       	pop	r14
    118e:	08 95       	ret

00001190 <CtrlUltraSonSendPulse>:

//permet d'envoyé un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
    1190:	df 93       	push	r29
    1192:	cf 93       	push	r28
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
    1198:	80 ee       	ldi	r24, 0xE0	; 224
    119a:	60 e0       	ldi	r22, 0x00	; 0
    119c:	41 e5       	ldi	r20, 0x51	; 81
    119e:	0e 94 ce 09 	call	0x139c	; 0x139c <DrvI2CUltraSonTransmit>
}	
    11a2:	cf 91       	pop	r28
    11a4:	df 91       	pop	r29
    11a6:	08 95       	ret

000011a8 <CtrlUltraSendUartProximity>:


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
    11a8:	df 93       	push	r29
    11aa:	cf 93       	push	r28
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
    11b0:	27 97       	sbiw	r28, 0x07	; 7
    11b2:	0f b6       	in	r0, 0x3f	; 63
    11b4:	f8 94       	cli
    11b6:	de bf       	out	0x3e, r29	; 62
    11b8:	0f be       	out	0x3f, r0	; 63
    11ba:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
    11bc:	8a e2       	ldi	r24, 0x2A	; 42
    11be:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
    11c0:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
    11c2:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
    11c4:	80 91 a7 0a 	lds	r24, 0x0AA7
    11c8:	90 91 a8 0a 	lds	r25, 0x0AA8
    11cc:	89 2f       	mov	r24, r25
    11ce:	99 27       	eor	r25, r25
    11d0:	8c 83       	std	Y+4, r24	; 0x04
	buffer[4U] = us_mesure;
    11d2:	80 91 a7 0a 	lds	r24, 0x0AA7
    11d6:	90 91 a8 0a 	lds	r25, 0x0AA8
    11da:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
    11dc:	83 e2       	ldi	r24, 0x23	; 35
    11de:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
    11e0:	83 e2       	ldi	r24, 0x23	; 35
    11e2:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
    11e4:	80 e0       	ldi	r24, 0x00	; 0
    11e6:	9e 01       	movw	r18, r28
    11e8:	2f 5f       	subi	r18, 0xFF	; 255
    11ea:	3f 4f       	sbci	r19, 0xFF	; 255
    11ec:	b9 01       	movw	r22, r18
    11ee:	47 e0       	ldi	r20, 0x07	; 7
    11f0:	0e 94 20 15 	call	0x2a40	; 0x2a40 <DrvUartDirectSendBytes>
    11f4:	27 96       	adiw	r28, 0x07	; 7
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	f8 94       	cli
    11fa:	de bf       	out	0x3e, r29	; 62
    11fc:	0f be       	out	0x3f, r0	; 63
    11fe:	cd bf       	out	0x3d, r28	; 61
    1200:	cf 91       	pop	r28
    1202:	df 91       	pop	r29
    1204:	08 95       	ret

00001206 <DrvAdc>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
    1206:	df 93       	push	r29
    1208:	cf 93       	push	r28
    120a:	cd b7       	in	r28, 0x3d	; 61
    120c:	de b7       	in	r29, 0x3e	; 62
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
    120e:	80 e4       	ldi	r24, 0x40	; 64
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	0e 94 a0 16 	call	0x2d40	; 0x2d40 <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
    1216:	0e 94 21 17 	call	0x2e42	; 0x2e42 <micAdcSetAdcEnable>
}
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	08 95       	ret

00001220 <DrvAdcReadChannel>:


//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	00 d0       	rcall	.+0      	; 0x1226 <DrvAdcReadChannel+0x6>
    1226:	00 d0       	rcall	.+0      	; 0x1228 <DrvAdcReadChannel+0x8>
    1228:	cd b7       	in	r28, 0x3d	; 61
    122a:	de b7       	in	r29, 0x3e	; 62
    122c:	9c 83       	std	Y+4, r25	; 0x04
    122e:	8b 83       	std	Y+3, r24	; 0x03
	Int16U o_adc_value = 0xffff;
    1230:	8f ef       	ldi	r24, 0xFF	; 255
    1232:	9f ef       	ldi	r25, 0xFF	; 255
    1234:	9a 83       	std	Y+2, r25	; 0x02
    1236:	89 83       	std	Y+1, r24	; 0x01
	micAdcSetAnalogChannelandGainSelectionBits( channel );
    1238:	8b 81       	ldd	r24, Y+3	; 0x03
    123a:	9c 81       	ldd	r25, Y+4	; 0x04
    123c:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
    1240:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
    1244:	00 00       	nop
    1246:	8a e7       	ldi	r24, 0x7A	; 122
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	fc 01       	movw	r30, r24
    124c:	80 81       	ld	r24, Z
    124e:	88 2f       	mov	r24, r24
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	80 74       	andi	r24, 0x40	; 64
    1254:	90 70       	andi	r25, 0x00	; 0
    1256:	00 97       	sbiw	r24, 0x00	; 0
    1258:	b1 f7       	brne	.-20     	; 0x1246 <DrvAdcReadChannel+0x26>
	o_adc_value = micAdcReadData16();
    125a:	0e 94 1a 18 	call	0x3034	; 0x3034 <micAdcReadData16>
    125e:	9a 83       	std	Y+2, r25	; 0x02
    1260:	89 83       	std	Y+1, r24	; 0x01
	return o_adc_value;	
    1262:	89 81       	ldd	r24, Y+1	; 0x01
    1264:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1266:	0f 90       	pop	r0
    1268:	0f 90       	pop	r0
    126a:	0f 90       	pop	r0
    126c:	0f 90       	pop	r0
    126e:	cf 91       	pop	r28
    1270:	df 91       	pop	r29
    1272:	08 95       	ret

00001274 <DrvEvent>:

  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
    1274:	df 93       	push	r29
    1276:	cf 93       	push	r28
    1278:	cd b7       	in	r28, 0x3d	; 61
    127a:	de b7       	in	r29, 0x3e	; 62
	event_flags = 0;
    127c:	10 92 aa 0a 	sts	0x0AAA, r1
    1280:	10 92 a9 0a 	sts	0x0AA9, r1
}
    1284:	cf 91       	pop	r28
    1286:	df 91       	pop	r29
    1288:	08 95       	ret

0000128a <DrvEventKillEvent>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	00 d0       	rcall	.+0      	; 0x1290 <DrvEventKillEvent+0x6>
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    1294:	9a 83       	std	Y+2, r25	; 0x02
    1296:	89 83       	std	Y+1, r24	; 0x01
	ATOMIC(
    1298:	f8 94       	cli
    129a:	80 91 a9 0a 	lds	r24, 0x0AA9
    129e:	90 91 aa 0a 	lds	r25, 0x0AAA
    12a2:	9c 01       	movw	r18, r24
    12a4:	20 95       	com	r18
    12a6:	30 95       	com	r19
    12a8:	89 81       	ldd	r24, Y+1	; 0x01
    12aa:	9a 81       	ldd	r25, Y+2	; 0x02
    12ac:	82 2b       	or	r24, r18
    12ae:	93 2b       	or	r25, r19
    12b0:	80 95       	com	r24
    12b2:	90 95       	com	r25
    12b4:	90 93 aa 0a 	sts	0x0AAA, r25
    12b8:	80 93 a9 0a 	sts	0x0AA9, r24
    12bc:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
    12be:	0f 90       	pop	r0
    12c0:	0f 90       	pop	r0
    12c2:	cf 91       	pop	r28
    12c4:	df 91       	pop	r29
    12c6:	08 95       	ret

000012c8 <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
    12c8:	df 93       	push	r29
    12ca:	cf 93       	push	r28
    12cc:	cd b7       	in	r28, 0x3d	; 61
    12ce:	de b7       	in	r29, 0x3e	; 62
  return event_flags;
    12d0:	80 91 a9 0a 	lds	r24, 0x0AA9
    12d4:	90 91 aa 0a 	lds	r25, 0x0AAA
}
    12d8:	cf 91       	pop	r28
    12da:	df 91       	pop	r29
    12dc:	08 95       	ret

000012de <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
    12de:	df 93       	push	r29
    12e0:	cf 93       	push	r28
    12e2:	00 d0       	rcall	.+0      	; 0x12e4 <DrvEventTestEvent+0x6>
    12e4:	0f 92       	push	r0
    12e6:	cd b7       	in	r28, 0x3d	; 61
    12e8:	de b7       	in	r29, 0x3e	; 62
    12ea:	9a 83       	std	Y+2, r25	; 0x02
    12ec:	89 83       	std	Y+1, r24	; 0x01
    12ee:	6b 83       	std	Y+3, r22	; 0x03
	if (( in_event & conf_event) > 0 )
    12f0:	8b 81       	ldd	r24, Y+3	; 0x03
    12f2:	28 2f       	mov	r18, r24
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
    12f8:	9a 81       	ldd	r25, Y+2	; 0x02
    12fa:	82 23       	and	r24, r18
    12fc:	93 23       	and	r25, r19
    12fe:	00 97       	sbiw	r24, 0x00	; 0
    1300:	11 f0       	breq	.+4      	; 0x1306 <DrvEventTestEvent+0x28>
	{
		return TRUE;
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	01 c0       	rjmp	.+2      	; 0x1308 <DrvEventTestEvent+0x2a>
	}
	else
	{
		return FALSE;
    1306:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	cf 91       	pop	r28
    1310:	df 91       	pop	r29
    1312:	08 95       	ret

00001314 <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
    1314:	df 93       	push	r29
    1316:	cf 93       	push	r28
    1318:	00 d0       	rcall	.+0      	; 0x131a <DrvEventAddEvent+0x6>
    131a:	0f 92       	push	r0
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
    1320:	9b 83       	std	Y+3, r25	; 0x03
    1322:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = FALSE;
    1324:	19 82       	std	Y+1, r1	; 0x01
	ATOMIC(
    1326:	f8 94       	cli
    1328:	20 91 a9 0a 	lds	r18, 0x0AA9
    132c:	30 91 aa 0a 	lds	r19, 0x0AAA
    1330:	8a 81       	ldd	r24, Y+2	; 0x02
    1332:	9b 81       	ldd	r25, Y+3	; 0x03
    1334:	82 2b       	or	r24, r18
    1336:	93 2b       	or	r25, r19
    1338:	90 93 aa 0a 	sts	0x0AAA, r25
    133c:	80 93 a9 0a 	sts	0x0AA9, r24
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	89 83       	std	Y+1, r24	; 0x01
    1344:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
    1346:	89 81       	ldd	r24, Y+1	; 0x01
}
    1348:	0f 90       	pop	r0
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	08 95       	ret

00001354 <DrvI2C>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2C( void )
{
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	cd b7       	in	r28, 0x3d	; 61
    135a:	de b7       	in	r29, 0x3e	; 62
	// Configure port lines for SCL & SDA as input
	micIoPortsConfigureInput(CONF_I2C_SCL, PORT_PULL_UP);
    135c:	80 e1       	ldi	r24, 0x10	; 16
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	61 e0       	ldi	r22, 0x01	; 1
    1362:	70 e0       	ldi	r23, 0x00	; 0
    1364:	0e 94 05 1c 	call	0x380a	; 0x380a <micIoPortsConfigureInput>
	micIoPortsConfigureInput(CONF_I2C_SDA, PORT_PULL_UP);
    1368:	81 e1       	ldi	r24, 0x11	; 17
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	61 e0       	ldi	r22, 0x01	; 1
    136e:	70 e0       	ldi	r23, 0x00	; 0
    1370:	0e 94 05 1c 	call	0x380a	; 0x380a <micIoPortsConfigureInput>

	// Initialize the I2C interfaceTWSR = 0; 
	TWSR = 1;
    1374:	89 eb       	ldi	r24, 0xB9	; 185
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	21 e0       	ldi	r18, 0x01	; 1
    137a:	fc 01       	movw	r30, r24
    137c:	20 83       	st	Z, r18
	TWBR = 8;  
    137e:	88 eb       	ldi	r24, 0xB8	; 184
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	28 e0       	ldi	r18, 0x08	; 8
    1384:	fc 01       	movw	r30, r24
    1386:	20 83       	st	Z, r18
}
    1388:	cf 91       	pop	r28
    138a:	df 91       	pop	r29
    138c:	08 95       	ret

0000138e <DrvI2CUltraSon>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{
    138e:	df 93       	push	r29
    1390:	cf 93       	push	r28
    1392:	cd b7       	in	r28, 0x3d	; 61
    1394:	de b7       	in	r29, 0x3e	; 62

}
    1396:	cf 91       	pop	r28
    1398:	df 91       	pop	r29
    139a:	08 95       	ret

0000139c <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	00 d0       	rcall	.+0      	; 0x13a2 <DrvI2CUltraSonTransmit+0x6>
    13a2:	0f 92       	push	r0
    13a4:	cd b7       	in	r28, 0x3d	; 61
    13a6:	de b7       	in	r29, 0x3e	; 62
    13a8:	89 83       	std	Y+1, r24	; 0x01
    13aa:	6a 83       	std	Y+2, r22	; 0x02
    13ac:	4b 83       	std	Y+3, r20	; 0x03
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
    13ae:	8c eb       	ldi	r24, 0xBC	; 188
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	24 ea       	ldi	r18, 0xA4	; 164
    13b4:	fc 01       	movw	r30, r24
    13b6:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    13b8:	16 c0       	rjmp	.+44     	; 0x13e6 <DrvI2CUltraSonTransmit+0x4a>
	{
		if(timeout_ic++ > 1000)
    13ba:	80 91 ab 0a 	lds	r24, 0x0AAB
    13be:	90 91 ac 0a 	lds	r25, 0x0AAC
    13c2:	21 e0       	ldi	r18, 0x01	; 1
    13c4:	f3 e0       	ldi	r31, 0x03	; 3
    13c6:	89 3e       	cpi	r24, 0xE9	; 233
    13c8:	9f 07       	cpc	r25, r31
    13ca:	08 f4       	brcc	.+2      	; 0x13ce <DrvI2CUltraSonTransmit+0x32>
    13cc:	20 e0       	ldi	r18, 0x00	; 0
    13ce:	01 96       	adiw	r24, 0x01	; 1
    13d0:	90 93 ac 0a 	sts	0x0AAC, r25
    13d4:	80 93 ab 0a 	sts	0x0AAB, r24
    13d8:	22 23       	and	r18, r18
    13da:	29 f0       	breq	.+10     	; 0x13e6 <DrvI2CUltraSonTransmit+0x4a>
		{
			timeout_ic = 0;
    13dc:	10 92 ac 0a 	sts	0x0AAC, r1
    13e0:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    13e4:	06 c0       	rjmp	.+12     	; 0x13f2 <DrvI2CUltraSonTransmit+0x56>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    13e6:	8c eb       	ldi	r24, 0xBC	; 188
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	fc 01       	movw	r30, r24
    13ec:	80 81       	ld	r24, Z
    13ee:	88 23       	and	r24, r24
    13f0:	24 f7       	brge	.-56     	; 0x13ba <DrvI2CUltraSonTransmit+0x1e>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
    13f2:	8b eb       	ldi	r24, 0xBB	; 187
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	29 81       	ldd	r18, Y+1	; 0x01
    13f8:	fc 01       	movw	r30, r24
    13fa:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    13fc:	8c eb       	ldi	r24, 0xBC	; 188
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	24 e8       	ldi	r18, 0x84	; 132
    1402:	fc 01       	movw	r30, r24
    1404:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1406:	16 c0       	rjmp	.+44     	; 0x1434 <DrvI2CUltraSonTransmit+0x98>
	{
		if(timeout_ic++ > 1000)
    1408:	80 91 ab 0a 	lds	r24, 0x0AAB
    140c:	90 91 ac 0a 	lds	r25, 0x0AAC
    1410:	21 e0       	ldi	r18, 0x01	; 1
    1412:	f3 e0       	ldi	r31, 0x03	; 3
    1414:	89 3e       	cpi	r24, 0xE9	; 233
    1416:	9f 07       	cpc	r25, r31
    1418:	08 f4       	brcc	.+2      	; 0x141c <DrvI2CUltraSonTransmit+0x80>
    141a:	20 e0       	ldi	r18, 0x00	; 0
    141c:	01 96       	adiw	r24, 0x01	; 1
    141e:	90 93 ac 0a 	sts	0x0AAC, r25
    1422:	80 93 ab 0a 	sts	0x0AAB, r24
    1426:	22 23       	and	r18, r18
    1428:	29 f0       	breq	.+10     	; 0x1434 <DrvI2CUltraSonTransmit+0x98>
		{
			timeout_ic = 0;
    142a:	10 92 ac 0a 	sts	0x0AAC, r1
    142e:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1432:	06 c0       	rjmp	.+12     	; 0x1440 <DrvI2CUltraSonTransmit+0xa4>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1434:	8c eb       	ldi	r24, 0xBC	; 188
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	fc 01       	movw	r30, r24
    143a:	80 81       	ld	r24, Z
    143c:	88 23       	and	r24, r24
    143e:	24 f7       	brge	.-56     	; 0x1408 <DrvI2CUltraSonTransmit+0x6c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
    1440:	8b eb       	ldi	r24, 0xBB	; 187
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	2a 81       	ldd	r18, Y+2	; 0x02
    1446:	fc 01       	movw	r30, r24
    1448:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    144a:	8c eb       	ldi	r24, 0xBC	; 188
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	24 e8       	ldi	r18, 0x84	; 132
    1450:	fc 01       	movw	r30, r24
    1452:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1454:	16 c0       	rjmp	.+44     	; 0x1482 <DrvI2CUltraSonTransmit+0xe6>
	{
		if(timeout_ic++ > 1000)
    1456:	80 91 ab 0a 	lds	r24, 0x0AAB
    145a:	90 91 ac 0a 	lds	r25, 0x0AAC
    145e:	21 e0       	ldi	r18, 0x01	; 1
    1460:	f3 e0       	ldi	r31, 0x03	; 3
    1462:	89 3e       	cpi	r24, 0xE9	; 233
    1464:	9f 07       	cpc	r25, r31
    1466:	08 f4       	brcc	.+2      	; 0x146a <DrvI2CUltraSonTransmit+0xce>
    1468:	20 e0       	ldi	r18, 0x00	; 0
    146a:	01 96       	adiw	r24, 0x01	; 1
    146c:	90 93 ac 0a 	sts	0x0AAC, r25
    1470:	80 93 ab 0a 	sts	0x0AAB, r24
    1474:	22 23       	and	r18, r18
    1476:	29 f0       	breq	.+10     	; 0x1482 <DrvI2CUltraSonTransmit+0xe6>
		{
			timeout_ic = 0;
    1478:	10 92 ac 0a 	sts	0x0AAC, r1
    147c:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1480:	06 c0       	rjmp	.+12     	; 0x148e <DrvI2CUltraSonTransmit+0xf2>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1482:	8c eb       	ldi	r24, 0xBC	; 188
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	fc 01       	movw	r30, r24
    1488:	80 81       	ld	r24, Z
    148a:	88 23       	and	r24, r24
    148c:	24 f7       	brge	.-56     	; 0x1456 <DrvI2CUltraSonTransmit+0xba>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
    148e:	8b eb       	ldi	r24, 0xBB	; 187
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	2b 81       	ldd	r18, Y+3	; 0x03
    1494:	fc 01       	movw	r30, r24
    1496:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    1498:	8c eb       	ldi	r24, 0xBC	; 188
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	24 e8       	ldi	r18, 0x84	; 132
    149e:	fc 01       	movw	r30, r24
    14a0:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    14a2:	16 c0       	rjmp	.+44     	; 0x14d0 <DrvI2CUltraSonTransmit+0x134>
	{
		if(timeout_ic++ > 1000)
    14a4:	80 91 ab 0a 	lds	r24, 0x0AAB
    14a8:	90 91 ac 0a 	lds	r25, 0x0AAC
    14ac:	21 e0       	ldi	r18, 0x01	; 1
    14ae:	f3 e0       	ldi	r31, 0x03	; 3
    14b0:	89 3e       	cpi	r24, 0xE9	; 233
    14b2:	9f 07       	cpc	r25, r31
    14b4:	08 f4       	brcc	.+2      	; 0x14b8 <DrvI2CUltraSonTransmit+0x11c>
    14b6:	20 e0       	ldi	r18, 0x00	; 0
    14b8:	01 96       	adiw	r24, 0x01	; 1
    14ba:	90 93 ac 0a 	sts	0x0AAC, r25
    14be:	80 93 ab 0a 	sts	0x0AAB, r24
    14c2:	22 23       	and	r18, r18
    14c4:	29 f0       	breq	.+10     	; 0x14d0 <DrvI2CUltraSonTransmit+0x134>
		{
			timeout_ic = 0;
    14c6:	10 92 ac 0a 	sts	0x0AAC, r1
    14ca:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    14ce:	06 c0       	rjmp	.+12     	; 0x14dc <DrvI2CUltraSonTransmit+0x140>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    14d0:	8c eb       	ldi	r24, 0xBC	; 188
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	fc 01       	movw	r30, r24
    14d6:	80 81       	ld	r24, Z
    14d8:	88 23       	and	r24, r24
    14da:	24 f7       	brge	.-56     	; 0x14a4 <DrvI2CUltraSonTransmit+0x108>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
    14dc:	8c eb       	ldi	r24, 0xBC	; 188
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	24 e9       	ldi	r18, 0x94	; 148
    14e2:	fc 01       	movw	r30, r24
    14e4:	20 83       	st	Z, r18
}
    14e6:	0f 90       	pop	r0
    14e8:	0f 90       	pop	r0
    14ea:	0f 90       	pop	r0
    14ec:	cf 91       	pop	r28
    14ee:	df 91       	pop	r29
    14f0:	08 95       	ret

000014f2 <DrvI2CUltraSonRead>:

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
    14f2:	df 93       	push	r29
    14f4:	cf 93       	push	r28
    14f6:	00 d0       	rcall	.+0      	; 0x14f8 <DrvI2CUltraSonRead+0x6>
    14f8:	0f 92       	push	r0
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	8a 83       	std	Y+2, r24	; 0x02
    1500:	6b 83       	std	Y+3, r22	; 0x03
	timeout_ic=0;
    1502:	10 92 ac 0a 	sts	0x0AAC, r1
    1506:	10 92 ab 0a 	sts	0x0AAB, r1
	Int8U read_data = 0;
    150a:	19 82       	std	Y+1, r1	; 0x01
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
    150c:	8c eb       	ldi	r24, 0xBC	; 188
    150e:	90 e0       	ldi	r25, 0x00	; 0
    1510:	24 ea       	ldi	r18, 0xA4	; 164
    1512:	fc 01       	movw	r30, r24
    1514:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1516:	16 c0       	rjmp	.+44     	; 0x1544 <DrvI2CUltraSonRead+0x52>
	{
		if(timeout_ic++ > 1000)
    1518:	80 91 ab 0a 	lds	r24, 0x0AAB
    151c:	90 91 ac 0a 	lds	r25, 0x0AAC
    1520:	21 e0       	ldi	r18, 0x01	; 1
    1522:	f3 e0       	ldi	r31, 0x03	; 3
    1524:	89 3e       	cpi	r24, 0xE9	; 233
    1526:	9f 07       	cpc	r25, r31
    1528:	08 f4       	brcc	.+2      	; 0x152c <DrvI2CUltraSonRead+0x3a>
    152a:	20 e0       	ldi	r18, 0x00	; 0
    152c:	01 96       	adiw	r24, 0x01	; 1
    152e:	90 93 ac 0a 	sts	0x0AAC, r25
    1532:	80 93 ab 0a 	sts	0x0AAB, r24
    1536:	22 23       	and	r18, r18
    1538:	29 f0       	breq	.+10     	; 0x1544 <DrvI2CUltraSonRead+0x52>
		{
			timeout_ic = 0;
    153a:	10 92 ac 0a 	sts	0x0AAC, r1
    153e:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1542:	06 c0       	rjmp	.+12     	; 0x1550 <DrvI2CUltraSonRead+0x5e>
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1544:	8c eb       	ldi	r24, 0xBC	; 188
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	fc 01       	movw	r30, r24
    154a:	80 81       	ld	r24, Z
    154c:	88 23       	and	r24, r24
    154e:	24 f7       	brge	.-56     	; 0x1518 <DrvI2CUltraSonRead+0x26>
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
    1550:	8b eb       	ldi	r24, 0xBB	; 187
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	2a 81       	ldd	r18, Y+2	; 0x02
    1556:	fc 01       	movw	r30, r24
    1558:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit 
    155a:	8c eb       	ldi	r24, 0xBC	; 188
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	24 e8       	ldi	r18, 0x84	; 132
    1560:	fc 01       	movw	r30, r24
    1562:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1564:	16 c0       	rjmp	.+44     	; 0x1592 <DrvI2CUltraSonRead+0xa0>
	{
		if(timeout_ic++ > 1000)
    1566:	80 91 ab 0a 	lds	r24, 0x0AAB
    156a:	90 91 ac 0a 	lds	r25, 0x0AAC
    156e:	21 e0       	ldi	r18, 0x01	; 1
    1570:	f3 e0       	ldi	r31, 0x03	; 3
    1572:	89 3e       	cpi	r24, 0xE9	; 233
    1574:	9f 07       	cpc	r25, r31
    1576:	08 f4       	brcc	.+2      	; 0x157a <DrvI2CUltraSonRead+0x88>
    1578:	20 e0       	ldi	r18, 0x00	; 0
    157a:	01 96       	adiw	r24, 0x01	; 1
    157c:	90 93 ac 0a 	sts	0x0AAC, r25
    1580:	80 93 ab 0a 	sts	0x0AAB, r24
    1584:	22 23       	and	r18, r18
    1586:	29 f0       	breq	.+10     	; 0x1592 <DrvI2CUltraSonRead+0xa0>
		{
			timeout_ic = 0;
    1588:	10 92 ac 0a 	sts	0x0AAC, r1
    158c:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1590:	06 c0       	rjmp	.+12     	; 0x159e <DrvI2CUltraSonRead+0xac>
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1592:	8c eb       	ldi	r24, 0xBC	; 188
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	fc 01       	movw	r30, r24
    1598:	80 81       	ld	r24, Z
    159a:	88 23       	and	r24, r24
    159c:	24 f7       	brge	.-56     	; 0x1566 <DrvI2CUltraSonRead+0x74>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
    159e:	8b eb       	ldi	r24, 0xBB	; 187
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	2b 81       	ldd	r18, Y+3	; 0x03
    15a4:	fc 01       	movw	r30, r24
    15a6:	20 83       	st	Z, r18
	TWCR = 0x84;                                                  // transmit
    15a8:	8c eb       	ldi	r24, 0xBC	; 188
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	24 e8       	ldi	r18, 0x84	; 132
    15ae:	fc 01       	movw	r30, r24
    15b0:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15b2:	16 c0       	rjmp	.+44     	; 0x15e0 <DrvI2CUltraSonRead+0xee>
	{
		if(timeout_ic++ > 1000)
    15b4:	80 91 ab 0a 	lds	r24, 0x0AAB
    15b8:	90 91 ac 0a 	lds	r25, 0x0AAC
    15bc:	21 e0       	ldi	r18, 0x01	; 1
    15be:	f3 e0       	ldi	r31, 0x03	; 3
    15c0:	89 3e       	cpi	r24, 0xE9	; 233
    15c2:	9f 07       	cpc	r25, r31
    15c4:	08 f4       	brcc	.+2      	; 0x15c8 <DrvI2CUltraSonRead+0xd6>
    15c6:	20 e0       	ldi	r18, 0x00	; 0
    15c8:	01 96       	adiw	r24, 0x01	; 1
    15ca:	90 93 ac 0a 	sts	0x0AAC, r25
    15ce:	80 93 ab 0a 	sts	0x0AAB, r24
    15d2:	22 23       	and	r18, r18
    15d4:	29 f0       	breq	.+10     	; 0x15e0 <DrvI2CUltraSonRead+0xee>
		{
			timeout_ic = 0;
    15d6:	10 92 ac 0a 	sts	0x0AAC, r1
    15da:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    15de:	06 c0       	rjmp	.+12     	; 0x15ec <DrvI2CUltraSonRead+0xfa>
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15e0:	8c eb       	ldi	r24, 0xBC	; 188
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	fc 01       	movw	r30, r24
    15e6:	80 81       	ld	r24, Z
    15e8:	88 23       	and	r24, r24
    15ea:	24 f7       	brge	.-56     	; 0x15b4 <DrvI2CUltraSonRead+0xc2>
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
    15ec:	8c eb       	ldi	r24, 0xBC	; 188
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	24 ea       	ldi	r18, 0xA4	; 164
    15f2:	fc 01       	movw	r30, r24
    15f4:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    15f6:	16 c0       	rjmp	.+44     	; 0x1624 <DrvI2CUltraSonRead+0x132>
	{
		if(timeout_ic++ > 1000)
    15f8:	80 91 ab 0a 	lds	r24, 0x0AAB
    15fc:	90 91 ac 0a 	lds	r25, 0x0AAC
    1600:	21 e0       	ldi	r18, 0x01	; 1
    1602:	f3 e0       	ldi	r31, 0x03	; 3
    1604:	89 3e       	cpi	r24, 0xE9	; 233
    1606:	9f 07       	cpc	r25, r31
    1608:	08 f4       	brcc	.+2      	; 0x160c <DrvI2CUltraSonRead+0x11a>
    160a:	20 e0       	ldi	r18, 0x00	; 0
    160c:	01 96       	adiw	r24, 0x01	; 1
    160e:	90 93 ac 0a 	sts	0x0AAC, r25
    1612:	80 93 ab 0a 	sts	0x0AAB, r24
    1616:	22 23       	and	r18, r18
    1618:	29 f0       	breq	.+10     	; 0x1624 <DrvI2CUltraSonRead+0x132>
		{
			timeout_ic = 0;
    161a:	10 92 ac 0a 	sts	0x0AAC, r1
    161e:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1622:	06 c0       	rjmp	.+12     	; 0x1630 <DrvI2CUltraSonRead+0x13e>
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1624:	8c eb       	ldi	r24, 0xBC	; 188
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	fc 01       	movw	r30, r24
    162a:	80 81       	ld	r24, Z
    162c:	88 23       	and	r24, r24
    162e:	24 f7       	brge	.-56     	; 0x15f8 <DrvI2CUltraSonRead+0x106>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
    1630:	8b eb       	ldi	r24, 0xBB	; 187
    1632:	90 e0       	ldi	r25, 0x00	; 0
    1634:	2a 81       	ldd	r18, Y+2	; 0x02
    1636:	2f 5f       	subi	r18, 0xFF	; 255
    1638:	fc 01       	movw	r30, r24
    163a:	20 83       	st	Z, r18
	TWCR = 0xC4;                                                  // clear transmit interupt flag
    163c:	8c eb       	ldi	r24, 0xBC	; 188
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	24 ec       	ldi	r18, 0xC4	; 196
    1642:	fc 01       	movw	r30, r24
    1644:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1646:	16 c0       	rjmp	.+44     	; 0x1674 <DrvI2CUltraSonRead+0x182>
	{
		if(timeout_ic++ > 1000)
    1648:	80 91 ab 0a 	lds	r24, 0x0AAB
    164c:	90 91 ac 0a 	lds	r25, 0x0AAC
    1650:	21 e0       	ldi	r18, 0x01	; 1
    1652:	f3 e0       	ldi	r31, 0x03	; 3
    1654:	89 3e       	cpi	r24, 0xE9	; 233
    1656:	9f 07       	cpc	r25, r31
    1658:	08 f4       	brcc	.+2      	; 0x165c <DrvI2CUltraSonRead+0x16a>
    165a:	20 e0       	ldi	r18, 0x00	; 0
    165c:	01 96       	adiw	r24, 0x01	; 1
    165e:	90 93 ac 0a 	sts	0x0AAC, r25
    1662:	80 93 ab 0a 	sts	0x0AAB, r24
    1666:	22 23       	and	r18, r18
    1668:	29 f0       	breq	.+10     	; 0x1674 <DrvI2CUltraSonRead+0x182>
		{
			timeout_ic = 0;
    166a:	10 92 ac 0a 	sts	0x0AAC, r1
    166e:	10 92 ab 0a 	sts	0x0AAB, r1
			break;
    1672:	06 c0       	rjmp	.+12     	; 0x1680 <DrvI2CUltraSonRead+0x18e>
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
    1674:	8c eb       	ldi	r24, 0xBC	; 188
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	fc 01       	movw	r30, r24
    167a:	80 81       	ld	r24, Z
    167c:	88 23       	and	r24, r24
    167e:	24 f7       	brge	.-56     	; 0x1648 <DrvI2CUltraSonRead+0x156>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
    1680:	8c eb       	ldi	r24, 0xBC	; 188
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	24 e8       	ldi	r18, 0x84	; 132
    1686:	fc 01       	movw	r30, r24
    1688:	20 83       	st	Z, r18
	while(!(TWCR & 0x80))
    168a:	11 c0       	rjmp	.+34     	; 0x16ae <DrvI2CUltraSonRead+0x1bc>
	{
		if(timeout_ic++ > 1000)
    168c:	80 91 ab 0a 	lds	r24, 0x0AAB
    1690:	90 91 ac 0a 	lds	r25, 0x0AAC
    1694:	21 e0       	ldi	r18, 0x01	; 1
    1696:	f3 e0       	ldi	r31, 0x03	; 3
    1698:	89 3e       	cpi	r24, 0xE9	; 233
    169a:	9f 07       	cpc	r25, r31
    169c:	08 f4       	brcc	.+2      	; 0x16a0 <DrvI2CUltraSonRead+0x1ae>
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	01 96       	adiw	r24, 0x01	; 1
    16a2:	90 93 ac 0a 	sts	0x0AAC, r25
    16a6:	80 93 ab 0a 	sts	0x0AAB, r24
    16aa:	22 23       	and	r18, r18
    16ac:	39 f4       	brne	.+14     	; 0x16bc <DrvI2CUltraSonRead+0x1ca>
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
    16ae:	8c eb       	ldi	r24, 0xBC	; 188
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	fc 01       	movw	r30, r24
    16b4:	80 81       	ld	r24, Z
    16b6:	88 23       	and	r24, r24
    16b8:	4c f7       	brge	.-46     	; 0x168c <DrvI2CUltraSonRead+0x19a>
    16ba:	01 c0       	rjmp	.+2      	; 0x16be <DrvI2CUltraSonRead+0x1cc>
	{
		if(timeout_ic++ > 1000)
		{
			break;
    16bc:	00 00       	nop
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
    16be:	8b eb       	ldi	r24, 0xBB	; 187
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	fc 01       	movw	r30, r24
    16c4:	80 81       	ld	r24, Z
    16c6:	89 83       	std	Y+1, r24	; 0x01
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
    16c8:	8c eb       	ldi	r24, 0xBC	; 188
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	24 e9       	ldi	r18, 0x94	; 148
    16ce:	fc 01       	movw	r30, r24
    16d0:	20 83       	st	Z, r18
	return read_data;	
    16d2:	89 81       	ldd	r24, Y+1	; 0x01

}
    16d4:	0f 90       	pop	r0
    16d6:	0f 90       	pop	r0
    16d8:	0f 90       	pop	r0
    16da:	cf 91       	pop	r28
    16dc:	df 91       	pop	r29
    16de:	08 95       	ret

000016e0 <DrvInterruptClearAllInterrupts>:

  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
    16e0:	df 93       	push	r29
    16e2:	cf 93       	push	r28
    16e4:	cd b7       	in	r28, 0x3d	; 61
    16e6:	de b7       	in	r29, 0x3e	; 62
	cli();
    16e8:	f8 94       	cli
}	
    16ea:	cf 91       	pop	r28
    16ec:	df 91       	pop	r29
    16ee:	08 95       	ret

000016f0 <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
    16f0:	df 93       	push	r29
    16f2:	cf 93       	push	r28
    16f4:	cd b7       	in	r28, 0x3d	; 61
    16f6:	de b7       	in	r29, 0x3e	; 62
	sei();
    16f8:	78 94       	sei
}
    16fa:	cf 91       	pop	r28
    16fc:	df 91       	pop	r29
    16fe:	08 95       	ret

00001700 <DrvLed>:
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
    1700:	df 93       	push	r29
    1702:	cf 93       	push	r28
    1704:	0f 92       	push	r0
    1706:	cd b7       	in	r28, 0x3d	; 61
    1708:	de b7       	in	r29, 0x3e	; 62
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
    170a:	29 e1       	ldi	r18, 0x19	; 25
    170c:	3f e0       	ldi	r19, 0x0F	; 15
    170e:	80 e0       	ldi	r24, 0x00	; 0
    1710:	61 e0       	ldi	r22, 0x01	; 1
    1712:	70 e0       	ldi	r23, 0x00	; 0
    1714:	41 e0       	ldi	r20, 0x01	; 1
    1716:	50 e0       	ldi	r21, 0x00	; 0
    1718:	0e 94 98 11 	call	0x2330	; 0x2330 <DrvTimerPlayTimer>
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
    171c:	19 82       	std	Y+1, r1	; 0x01
    171e:	39 c1       	rjmp	.+626    	; 0x1992 <DrvLed+0x292>
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	28 2f       	mov	r18, r24
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	89 81       	ldd	r24, Y+1	; 0x01
    1728:	88 2f       	mov	r24, r24
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	88 0f       	add	r24, r24
    172e:	99 1f       	adc	r25, r25
    1730:	82 5e       	subi	r24, 0xE2	; 226
    1732:	9e 4f       	sbci	r25, 0xFE	; 254
    1734:	fc 01       	movw	r30, r24
    1736:	40 81       	ld	r20, Z
    1738:	51 81       	ldd	r21, Z+1	; 0x01
    173a:	c9 01       	movw	r24, r18
    173c:	88 0f       	add	r24, r24
    173e:	99 1f       	adc	r25, r25
    1740:	bc 01       	movw	r22, r24
    1742:	66 0f       	add	r22, r22
    1744:	77 1f       	adc	r23, r23
    1746:	66 0f       	add	r22, r22
    1748:	77 1f       	adc	r23, r23
    174a:	66 0f       	add	r22, r22
    174c:	77 1f       	adc	r23, r23
    174e:	86 0f       	add	r24, r22
    1750:	97 1f       	adc	r25, r23
    1752:	82 0f       	add	r24, r18
    1754:	93 1f       	adc	r25, r19
    1756:	8e 5a       	subi	r24, 0xAE	; 174
    1758:	92 4f       	sbci	r25, 0xF2	; 242
    175a:	fc 01       	movw	r30, r24
    175c:	51 83       	std	Z+1, r21	; 0x01
    175e:	40 83       	st	Z, r20
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
    1760:	89 81       	ldd	r24, Y+1	; 0x01
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	c9 01       	movw	r24, r18
    1768:	88 0f       	add	r24, r24
    176a:	99 1f       	adc	r25, r25
    176c:	ac 01       	movw	r20, r24
    176e:	44 0f       	add	r20, r20
    1770:	55 1f       	adc	r21, r21
    1772:	44 0f       	add	r20, r20
    1774:	55 1f       	adc	r21, r21
    1776:	44 0f       	add	r20, r20
    1778:	55 1f       	adc	r21, r21
    177a:	84 0f       	add	r24, r20
    177c:	95 1f       	adc	r25, r21
    177e:	82 0f       	add	r24, r18
    1780:	93 1f       	adc	r25, r19
    1782:	8c 5a       	subi	r24, 0xAC	; 172
    1784:	92 4f       	sbci	r25, 0xF2	; 242
    1786:	21 e0       	ldi	r18, 0x01	; 1
    1788:	30 e0       	ldi	r19, 0x00	; 0
    178a:	fc 01       	movw	r30, r24
    178c:	31 83       	std	Z+1, r19	; 0x01
    178e:	20 83       	st	Z, r18
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
    1790:	89 81       	ldd	r24, Y+1	; 0x01
    1792:	28 2f       	mov	r18, r24
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	c9 01       	movw	r24, r18
    1798:	88 0f       	add	r24, r24
    179a:	99 1f       	adc	r25, r25
    179c:	ac 01       	movw	r20, r24
    179e:	44 0f       	add	r20, r20
    17a0:	55 1f       	adc	r21, r21
    17a2:	44 0f       	add	r20, r20
    17a4:	55 1f       	adc	r21, r21
    17a6:	44 0f       	add	r20, r20
    17a8:	55 1f       	adc	r21, r21
    17aa:	84 0f       	add	r24, r20
    17ac:	95 1f       	adc	r25, r21
    17ae:	82 0f       	add	r24, r18
    17b0:	93 1f       	adc	r25, r19
    17b2:	8a 5a       	subi	r24, 0xAA	; 170
    17b4:	92 4f       	sbci	r25, 0xF2	; 242
    17b6:	21 e0       	ldi	r18, 0x01	; 1
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	fc 01       	movw	r30, r24
    17bc:	31 83       	std	Z+1, r19	; 0x01
    17be:	20 83       	st	Z, r18
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
    17c0:	89 81       	ldd	r24, Y+1	; 0x01
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	c9 01       	movw	r24, r18
    17c8:	88 0f       	add	r24, r24
    17ca:	99 1f       	adc	r25, r25
    17cc:	ac 01       	movw	r20, r24
    17ce:	44 0f       	add	r20, r20
    17d0:	55 1f       	adc	r21, r21
    17d2:	44 0f       	add	r20, r20
    17d4:	55 1f       	adc	r21, r21
    17d6:	44 0f       	add	r20, r20
    17d8:	55 1f       	adc	r21, r21
    17da:	84 0f       	add	r24, r20
    17dc:	95 1f       	adc	r25, r21
    17de:	82 0f       	add	r24, r18
    17e0:	93 1f       	adc	r25, r19
    17e2:	88 5a       	subi	r24, 0xA8	; 168
    17e4:	92 4f       	sbci	r25, 0xF2	; 242
    17e6:	21 e0       	ldi	r18, 0x01	; 1
    17e8:	30 e0       	ldi	r19, 0x00	; 0
    17ea:	fc 01       	movw	r30, r24
    17ec:	31 83       	std	Z+1, r19	; 0x01
    17ee:	20 83       	st	Z, r18
		MesLeds[ loop_led ].flash_active	= FALSE;
    17f0:	89 81       	ldd	r24, Y+1	; 0x01
    17f2:	28 2f       	mov	r18, r24
    17f4:	30 e0       	ldi	r19, 0x00	; 0
    17f6:	c9 01       	movw	r24, r18
    17f8:	88 0f       	add	r24, r24
    17fa:	99 1f       	adc	r25, r25
    17fc:	ac 01       	movw	r20, r24
    17fe:	44 0f       	add	r20, r20
    1800:	55 1f       	adc	r21, r21
    1802:	44 0f       	add	r20, r20
    1804:	55 1f       	adc	r21, r21
    1806:	44 0f       	add	r20, r20
    1808:	55 1f       	adc	r21, r21
    180a:	84 0f       	add	r24, r20
    180c:	95 1f       	adc	r25, r21
    180e:	82 0f       	add	r24, r18
    1810:	93 1f       	adc	r25, r19
    1812:	86 5a       	subi	r24, 0xA6	; 166
    1814:	92 4f       	sbci	r25, 0xF2	; 242
    1816:	fc 01       	movw	r30, r24
    1818:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_on			= 0U;
    181a:	89 81       	ldd	r24, Y+1	; 0x01
    181c:	28 2f       	mov	r18, r24
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	c9 01       	movw	r24, r18
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	ac 01       	movw	r20, r24
    1828:	44 0f       	add	r20, r20
    182a:	55 1f       	adc	r21, r21
    182c:	44 0f       	add	r20, r20
    182e:	55 1f       	adc	r21, r21
    1830:	44 0f       	add	r20, r20
    1832:	55 1f       	adc	r21, r21
    1834:	84 0f       	add	r24, r20
    1836:	95 1f       	adc	r25, r21
    1838:	82 0f       	add	r24, r18
    183a:	93 1f       	adc	r25, r19
    183c:	85 5a       	subi	r24, 0xA5	; 165
    183e:	92 4f       	sbci	r25, 0xF2	; 242
    1840:	fc 01       	movw	r30, r24
    1842:	11 82       	std	Z+1, r1	; 0x01
    1844:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_time_on		= 0U;
    1846:	89 81       	ldd	r24, Y+1	; 0x01
    1848:	28 2f       	mov	r18, r24
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	c9 01       	movw	r24, r18
    184e:	88 0f       	add	r24, r24
    1850:	99 1f       	adc	r25, r25
    1852:	ac 01       	movw	r20, r24
    1854:	44 0f       	add	r20, r20
    1856:	55 1f       	adc	r21, r21
    1858:	44 0f       	add	r20, r20
    185a:	55 1f       	adc	r21, r21
    185c:	44 0f       	add	r20, r20
    185e:	55 1f       	adc	r21, r21
    1860:	84 0f       	add	r24, r20
    1862:	95 1f       	adc	r25, r21
    1864:	82 0f       	add	r24, r18
    1866:	93 1f       	adc	r25, r19
    1868:	83 5a       	subi	r24, 0xA3	; 163
    186a:	92 4f       	sbci	r25, 0xF2	; 242
    186c:	fc 01       	movw	r30, r24
    186e:	11 82       	std	Z+1, r1	; 0x01
    1870:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_off		= 0U;
    1872:	89 81       	ldd	r24, Y+1	; 0x01
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	c9 01       	movw	r24, r18
    187a:	88 0f       	add	r24, r24
    187c:	99 1f       	adc	r25, r25
    187e:	ac 01       	movw	r20, r24
    1880:	44 0f       	add	r20, r20
    1882:	55 1f       	adc	r21, r21
    1884:	44 0f       	add	r20, r20
    1886:	55 1f       	adc	r21, r21
    1888:	44 0f       	add	r20, r20
    188a:	55 1f       	adc	r21, r21
    188c:	84 0f       	add	r24, r20
    188e:	95 1f       	adc	r25, r21
    1890:	82 0f       	add	r24, r18
    1892:	93 1f       	adc	r25, r19
    1894:	81 5a       	subi	r24, 0xA1	; 161
    1896:	92 4f       	sbci	r25, 0xF2	; 242
    1898:	fc 01       	movw	r30, r24
    189a:	11 82       	std	Z+1, r1	; 0x01
    189c:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_time_off	= 0U;
    189e:	89 81       	ldd	r24, Y+1	; 0x01
    18a0:	28 2f       	mov	r18, r24
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	c9 01       	movw	r24, r18
    18a6:	88 0f       	add	r24, r24
    18a8:	99 1f       	adc	r25, r25
    18aa:	ac 01       	movw	r20, r24
    18ac:	44 0f       	add	r20, r20
    18ae:	55 1f       	adc	r21, r21
    18b0:	44 0f       	add	r20, r20
    18b2:	55 1f       	adc	r21, r21
    18b4:	44 0f       	add	r20, r20
    18b6:	55 1f       	adc	r21, r21
    18b8:	84 0f       	add	r24, r20
    18ba:	95 1f       	adc	r25, r21
    18bc:	82 0f       	add	r24, r18
    18be:	93 1f       	adc	r25, r19
    18c0:	8f 59       	subi	r24, 0x9F	; 159
    18c2:	92 4f       	sbci	r25, 0xF2	; 242
    18c4:	fc 01       	movw	r30, r24
    18c6:	11 82       	std	Z+1, r1	; 0x01
    18c8:	10 82       	st	Z, r1
		MesLeds[ loop_led ].nb_flash		= 0U;
    18ca:	89 81       	ldd	r24, Y+1	; 0x01
    18cc:	28 2f       	mov	r18, r24
    18ce:	30 e0       	ldi	r19, 0x00	; 0
    18d0:	c9 01       	movw	r24, r18
    18d2:	88 0f       	add	r24, r24
    18d4:	99 1f       	adc	r25, r25
    18d6:	ac 01       	movw	r20, r24
    18d8:	44 0f       	add	r20, r20
    18da:	55 1f       	adc	r21, r21
    18dc:	44 0f       	add	r20, r20
    18de:	55 1f       	adc	r21, r21
    18e0:	44 0f       	add	r20, r20
    18e2:	55 1f       	adc	r21, r21
    18e4:	84 0f       	add	r24, r20
    18e6:	95 1f       	adc	r25, r21
    18e8:	82 0f       	add	r24, r18
    18ea:	93 1f       	adc	r25, r19
    18ec:	8d 59       	subi	r24, 0x9D	; 157
    18ee:	92 4f       	sbci	r25, 0xF2	; 242
    18f0:	fc 01       	movw	r30, r24
    18f2:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
    18f4:	89 81       	ldd	r24, Y+1	; 0x01
    18f6:	28 2f       	mov	r18, r24
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	c9 01       	movw	r24, r18
    18fc:	88 0f       	add	r24, r24
    18fe:	99 1f       	adc	r25, r25
    1900:	ac 01       	movw	r20, r24
    1902:	44 0f       	add	r20, r20
    1904:	55 1f       	adc	r21, r21
    1906:	44 0f       	add	r20, r20
    1908:	55 1f       	adc	r21, r21
    190a:	44 0f       	add	r20, r20
    190c:	55 1f       	adc	r21, r21
    190e:	84 0f       	add	r24, r20
    1910:	95 1f       	adc	r25, r21
    1912:	82 0f       	add	r24, r18
    1914:	93 1f       	adc	r25, r19
    1916:	8c 59       	subi	r24, 0x9C	; 156
    1918:	92 4f       	sbci	r25, 0xF2	; 242
    191a:	fc 01       	movw	r30, r24
    191c:	10 82       	st	Z, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
    191e:	89 81       	ldd	r24, Y+1	; 0x01
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	c9 01       	movw	r24, r18
    1926:	88 0f       	add	r24, r24
    1928:	99 1f       	adc	r25, r25
    192a:	ac 01       	movw	r20, r24
    192c:	44 0f       	add	r20, r20
    192e:	55 1f       	adc	r21, r21
    1930:	44 0f       	add	r20, r20
    1932:	55 1f       	adc	r21, r21
    1934:	44 0f       	add	r20, r20
    1936:	55 1f       	adc	r21, r21
    1938:	84 0f       	add	r24, r20
    193a:	95 1f       	adc	r25, r21
    193c:	82 0f       	add	r24, r18
    193e:	93 1f       	adc	r25, r19
    1940:	8e 5a       	subi	r24, 0xAE	; 174
    1942:	92 4f       	sbci	r25, 0xF2	; 242
    1944:	fc 01       	movw	r30, r24
    1946:	80 81       	ld	r24, Z
    1948:	91 81       	ldd	r25, Z+1	; 0x01
    194a:	0e 94 17 1b 	call	0x362e	; 0x362e <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
    194e:	89 81       	ldd	r24, Y+1	; 0x01
    1950:	28 2f       	mov	r18, r24
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	c9 01       	movw	r24, r18
    1956:	88 0f       	add	r24, r24
    1958:	99 1f       	adc	r25, r25
    195a:	ac 01       	movw	r20, r24
    195c:	44 0f       	add	r20, r20
    195e:	55 1f       	adc	r21, r21
    1960:	44 0f       	add	r20, r20
    1962:	55 1f       	adc	r21, r21
    1964:	44 0f       	add	r20, r20
    1966:	55 1f       	adc	r21, r21
    1968:	84 0f       	add	r24, r20
    196a:	95 1f       	adc	r25, r21
    196c:	82 0f       	add	r24, r18
    196e:	93 1f       	adc	r25, r19
    1970:	8a 5a       	subi	r24, 0xAA	; 170
    1972:	92 4f       	sbci	r25, 0xF2	; 242
    1974:	fc 01       	movw	r30, r24
    1976:	80 81       	ld	r24, Z
    1978:	91 81       	ldd	r25, Z+1	; 0x01
    197a:	00 97       	sbiw	r24, 0x00	; 0
    197c:	21 f4       	brne	.+8      	; 0x1986 <DrvLed+0x286>
		{
			DrvLedOn( loop_led );
    197e:	89 81       	ldd	r24, Y+1	; 0x01
    1980:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <DrvLedOn>
    1984:	03 c0       	rjmp	.+6      	; 0x198c <DrvLed+0x28c>
		}
		else
		{
			DrvLedOff( loop_led );
    1986:	89 81       	ldd	r24, Y+1	; 0x01
    1988:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <DrvLedOff>
void DrvLed ( void )
{
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
    198c:	89 81       	ldd	r24, Y+1	; 0x01
    198e:	8f 5f       	subi	r24, 0xFF	; 255
    1990:	89 83       	std	Y+1, r24	; 0x01
    1992:	89 81       	ldd	r24, Y+1	; 0x01
    1994:	82 30       	cpi	r24, 0x02	; 2
    1996:	08 f4       	brcc	.+2      	; 0x199a <DrvLed+0x29a>
    1998:	c3 ce       	rjmp	.-634    	; 0x1720 <DrvLed+0x20>
		{
			DrvLedOff( loop_led );
		}
	}
	
}
    199a:	0f 90       	pop	r0
    199c:	cf 91       	pop	r28
    199e:	df 91       	pop	r29
    19a0:	08 95       	ret

000019a2 <DrvLedOn>:

// Allume la led
void DrvLedOn ( Int8U led_name )
{
    19a2:	df 93       	push	r29
    19a4:	cf 93       	push	r28
    19a6:	0f 92       	push	r0
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
    19ac:	89 83       	std	Y+1, r24	; 0x01
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    19ae:	89 81       	ldd	r24, Y+1	; 0x01
    19b0:	28 2f       	mov	r18, r24
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	c9 01       	movw	r24, r18
    19b6:	88 0f       	add	r24, r24
    19b8:	99 1f       	adc	r25, r25
    19ba:	ac 01       	movw	r20, r24
    19bc:	44 0f       	add	r20, r20
    19be:	55 1f       	adc	r21, r21
    19c0:	44 0f       	add	r20, r20
    19c2:	55 1f       	adc	r21, r21
    19c4:	44 0f       	add	r20, r20
    19c6:	55 1f       	adc	r21, r21
    19c8:	84 0f       	add	r24, r20
    19ca:	95 1f       	adc	r25, r21
    19cc:	82 0f       	add	r24, r18
    19ce:	93 1f       	adc	r25, r19
    19d0:	8c 5a       	subi	r24, 0xAC	; 172
    19d2:	92 4f       	sbci	r25, 0xF2	; 242
    19d4:	fc 01       	movw	r30, r24
    19d6:	80 81       	ld	r24, Z
    19d8:	91 81       	ldd	r25, Z+1	; 0x01
    19da:	81 30       	cpi	r24, 0x01	; 1
    19dc:	91 05       	cpc	r25, r1
    19de:	c9 f4       	brne	.+50     	; 0x1a12 <DrvLedOn+0x70>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    19e0:	89 81       	ldd	r24, Y+1	; 0x01
    19e2:	28 2f       	mov	r18, r24
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	c9 01       	movw	r24, r18
    19e8:	88 0f       	add	r24, r24
    19ea:	99 1f       	adc	r25, r25
    19ec:	ac 01       	movw	r20, r24
    19ee:	44 0f       	add	r20, r20
    19f0:	55 1f       	adc	r21, r21
    19f2:	44 0f       	add	r20, r20
    19f4:	55 1f       	adc	r21, r21
    19f6:	44 0f       	add	r20, r20
    19f8:	55 1f       	adc	r21, r21
    19fa:	84 0f       	add	r24, r20
    19fc:	95 1f       	adc	r25, r21
    19fe:	82 0f       	add	r24, r18
    1a00:	93 1f       	adc	r25, r19
    1a02:	8e 5a       	subi	r24, 0xAE	; 174
    1a04:	92 4f       	sbci	r25, 0xF2	; 242
    1a06:	fc 01       	movw	r30, r24
    1a08:	80 81       	ld	r24, Z
    1a0a:	91 81       	ldd	r25, Z+1	; 0x01
    1a0c:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <micIoPortsConfigureToHighLevel>
    1a10:	18 c0       	rjmp	.+48     	; 0x1a42 <DrvLedOn+0xa0>
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	c9 01       	movw	r24, r18
    1a1a:	88 0f       	add	r24, r24
    1a1c:	99 1f       	adc	r25, r25
    1a1e:	ac 01       	movw	r20, r24
    1a20:	44 0f       	add	r20, r20
    1a22:	55 1f       	adc	r21, r21
    1a24:	44 0f       	add	r20, r20
    1a26:	55 1f       	adc	r21, r21
    1a28:	44 0f       	add	r20, r20
    1a2a:	55 1f       	adc	r21, r21
    1a2c:	84 0f       	add	r24, r20
    1a2e:	95 1f       	adc	r25, r21
    1a30:	82 0f       	add	r24, r18
    1a32:	93 1f       	adc	r25, r19
    1a34:	8e 5a       	subi	r24, 0xAE	; 174
    1a36:	92 4f       	sbci	r25, 0xF2	; 242
    1a38:	fc 01       	movw	r30, r24
    1a3a:	80 81       	ld	r24, Z
    1a3c:	91 81       	ldd	r25, Z+1	; 0x01
    1a3e:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
	}	
}
    1a42:	0f 90       	pop	r0
    1a44:	cf 91       	pop	r28
    1a46:	df 91       	pop	r29
    1a48:	08 95       	ret

00001a4a <DrvLedOff>:

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
    1a4a:	df 93       	push	r29
    1a4c:	cf 93       	push	r28
    1a4e:	0f 92       	push	r0
    1a50:	cd b7       	in	r28, 0x3d	; 61
    1a52:	de b7       	in	r29, 0x3e	; 62
    1a54:	89 83       	std	Y+1, r24	; 0x01
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
    1a58:	28 2f       	mov	r18, r24
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	c9 01       	movw	r24, r18
    1a5e:	88 0f       	add	r24, r24
    1a60:	99 1f       	adc	r25, r25
    1a62:	ac 01       	movw	r20, r24
    1a64:	44 0f       	add	r20, r20
    1a66:	55 1f       	adc	r21, r21
    1a68:	44 0f       	add	r20, r20
    1a6a:	55 1f       	adc	r21, r21
    1a6c:	44 0f       	add	r20, r20
    1a6e:	55 1f       	adc	r21, r21
    1a70:	84 0f       	add	r24, r20
    1a72:	95 1f       	adc	r25, r21
    1a74:	82 0f       	add	r24, r18
    1a76:	93 1f       	adc	r25, r19
    1a78:	8c 5a       	subi	r24, 0xAC	; 172
    1a7a:	92 4f       	sbci	r25, 0xF2	; 242
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	80 81       	ld	r24, Z
    1a80:	91 81       	ldd	r25, Z+1	; 0x01
    1a82:	81 30       	cpi	r24, 0x01	; 1
    1a84:	91 05       	cpc	r25, r1
    1a86:	c9 f4       	brne	.+50     	; 0x1aba <DrvLedOff+0x70>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1a88:	89 81       	ldd	r24, Y+1	; 0x01
    1a8a:	28 2f       	mov	r18, r24
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	c9 01       	movw	r24, r18
    1a90:	88 0f       	add	r24, r24
    1a92:	99 1f       	adc	r25, r25
    1a94:	ac 01       	movw	r20, r24
    1a96:	44 0f       	add	r20, r20
    1a98:	55 1f       	adc	r21, r21
    1a9a:	44 0f       	add	r20, r20
    1a9c:	55 1f       	adc	r21, r21
    1a9e:	44 0f       	add	r20, r20
    1aa0:	55 1f       	adc	r21, r21
    1aa2:	84 0f       	add	r24, r20
    1aa4:	95 1f       	adc	r25, r21
    1aa6:	82 0f       	add	r24, r18
    1aa8:	93 1f       	adc	r25, r19
    1aaa:	8e 5a       	subi	r24, 0xAE	; 174
    1aac:	92 4f       	sbci	r25, 0xF2	; 242
    1aae:	fc 01       	movw	r30, r24
    1ab0:	80 81       	ld	r24, Z
    1ab2:	91 81       	ldd	r25, Z+1	; 0x01
    1ab4:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
    1ab8:	18 c0       	rjmp	.+48     	; 0x1aea <DrvLedOff+0xa0>
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    1aba:	89 81       	ldd	r24, Y+1	; 0x01
    1abc:	28 2f       	mov	r18, r24
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	c9 01       	movw	r24, r18
    1ac2:	88 0f       	add	r24, r24
    1ac4:	99 1f       	adc	r25, r25
    1ac6:	ac 01       	movw	r20, r24
    1ac8:	44 0f       	add	r20, r20
    1aca:	55 1f       	adc	r21, r21
    1acc:	44 0f       	add	r20, r20
    1ace:	55 1f       	adc	r21, r21
    1ad0:	44 0f       	add	r20, r20
    1ad2:	55 1f       	adc	r21, r21
    1ad4:	84 0f       	add	r24, r20
    1ad6:	95 1f       	adc	r25, r21
    1ad8:	82 0f       	add	r24, r18
    1ada:	93 1f       	adc	r25, r19
    1adc:	8e 5a       	subi	r24, 0xAE	; 174
    1ade:	92 4f       	sbci	r25, 0xF2	; 242
    1ae0:	fc 01       	movw	r30, r24
    1ae2:	80 81       	ld	r24, Z
    1ae4:	91 81       	ldd	r25, Z+1	; 0x01
    1ae6:	0e 94 61 1b 	call	0x36c2	; 0x36c2 <micIoPortsConfigureToHighLevel>
	}	
}
    1aea:	0f 90       	pop	r0
    1aec:	cf 91       	pop	r28
    1aee:	df 91       	pop	r29
    1af0:	08 95       	ret

00001af2 <DrvLedToggle>:

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
    1af2:	df 93       	push	r29
    1af4:	cf 93       	push	r28
    1af6:	0f 92       	push	r0
    1af8:	cd b7       	in	r28, 0x3d	; 61
    1afa:	de b7       	in	r29, 0x3e	; 62
    1afc:	89 83       	std	Y+1, r24	; 0x01
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
    1afe:	89 81       	ldd	r24, Y+1	; 0x01
    1b00:	28 2f       	mov	r18, r24
    1b02:	30 e0       	ldi	r19, 0x00	; 0
    1b04:	c9 01       	movw	r24, r18
    1b06:	88 0f       	add	r24, r24
    1b08:	99 1f       	adc	r25, r25
    1b0a:	ac 01       	movw	r20, r24
    1b0c:	44 0f       	add	r20, r20
    1b0e:	55 1f       	adc	r21, r21
    1b10:	44 0f       	add	r20, r20
    1b12:	55 1f       	adc	r21, r21
    1b14:	44 0f       	add	r20, r20
    1b16:	55 1f       	adc	r21, r21
    1b18:	84 0f       	add	r24, r20
    1b1a:	95 1f       	adc	r25, r21
    1b1c:	82 0f       	add	r24, r18
    1b1e:	93 1f       	adc	r25, r19
    1b20:	8e 5a       	subi	r24, 0xAE	; 174
    1b22:	92 4f       	sbci	r25, 0xF2	; 242
    1b24:	fc 01       	movw	r30, r24
    1b26:	80 81       	ld	r24, Z
    1b28:	91 81       	ldd	r25, Z+1	; 0x01
    1b2a:	0e 94 86 1b 	call	0x370c	; 0x370c <micIoPortsConfigureToToggleLevel>
}
    1b2e:	0f 90       	pop	r0
    1b30:	cf 91       	pop	r28
    1b32:	df 91       	pop	r29
    1b34:	08 95       	ret

00001b36 <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
    1b36:	df 93       	push	r29
    1b38:	cf 93       	push	r28
    1b3a:	00 d0       	rcall	.+0      	; 0x1b3c <DrvLedFlash+0x6>
    1b3c:	00 d0       	rcall	.+0      	; 0x1b3e <DrvLedFlash+0x8>
    1b3e:	00 d0       	rcall	.+0      	; 0x1b40 <DrvLedFlash+0xa>
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62
    1b44:	89 83       	std	Y+1, r24	; 0x01
    1b46:	6a 83       	std	Y+2, r22	; 0x02
    1b48:	5c 83       	std	Y+4, r21	; 0x04
    1b4a:	4b 83       	std	Y+3, r20	; 0x03
    1b4c:	3e 83       	std	Y+6, r19	; 0x06
    1b4e:	2d 83       	std	Y+5, r18	; 0x05
	if(MesLeds[ led_name ].flash_active	!= TRUE)
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	28 2f       	mov	r18, r24
    1b54:	30 e0       	ldi	r19, 0x00	; 0
    1b56:	c9 01       	movw	r24, r18
    1b58:	88 0f       	add	r24, r24
    1b5a:	99 1f       	adc	r25, r25
    1b5c:	ac 01       	movw	r20, r24
    1b5e:	44 0f       	add	r20, r20
    1b60:	55 1f       	adc	r21, r21
    1b62:	44 0f       	add	r20, r20
    1b64:	55 1f       	adc	r21, r21
    1b66:	44 0f       	add	r20, r20
    1b68:	55 1f       	adc	r21, r21
    1b6a:	84 0f       	add	r24, r20
    1b6c:	95 1f       	adc	r25, r21
    1b6e:	82 0f       	add	r24, r18
    1b70:	93 1f       	adc	r25, r19
    1b72:	86 5a       	subi	r24, 0xA6	; 166
    1b74:	92 4f       	sbci	r25, 0xF2	; 242
    1b76:	fc 01       	movw	r30, r24
    1b78:	80 81       	ld	r24, Z
    1b7a:	81 30       	cpi	r24, 0x01	; 1
    1b7c:	09 f4       	brne	.+2      	; 0x1b80 <DrvLedFlash+0x4a>
    1b7e:	9d c0       	rjmp	.+314    	; 0x1cba <DrvLedFlash+0x184>
	{
		MesLeds[ led_name ].time_on			= time_on;
    1b80:	89 81       	ldd	r24, Y+1	; 0x01
    1b82:	28 2f       	mov	r18, r24
    1b84:	30 e0       	ldi	r19, 0x00	; 0
    1b86:	c9 01       	movw	r24, r18
    1b88:	88 0f       	add	r24, r24
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	ac 01       	movw	r20, r24
    1b8e:	44 0f       	add	r20, r20
    1b90:	55 1f       	adc	r21, r21
    1b92:	44 0f       	add	r20, r20
    1b94:	55 1f       	adc	r21, r21
    1b96:	44 0f       	add	r20, r20
    1b98:	55 1f       	adc	r21, r21
    1b9a:	84 0f       	add	r24, r20
    1b9c:	95 1f       	adc	r25, r21
    1b9e:	82 0f       	add	r24, r18
    1ba0:	93 1f       	adc	r25, r19
    1ba2:	85 5a       	subi	r24, 0xA5	; 165
    1ba4:	92 4f       	sbci	r25, 0xF2	; 242
    1ba6:	2b 81       	ldd	r18, Y+3	; 0x03
    1ba8:	3c 81       	ldd	r19, Y+4	; 0x04
    1baa:	fc 01       	movw	r30, r24
    1bac:	31 83       	std	Z+1, r19	; 0x01
    1bae:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_time_on		= 0U;
    1bb0:	89 81       	ldd	r24, Y+1	; 0x01
    1bb2:	28 2f       	mov	r18, r24
    1bb4:	30 e0       	ldi	r19, 0x00	; 0
    1bb6:	c9 01       	movw	r24, r18
    1bb8:	88 0f       	add	r24, r24
    1bba:	99 1f       	adc	r25, r25
    1bbc:	ac 01       	movw	r20, r24
    1bbe:	44 0f       	add	r20, r20
    1bc0:	55 1f       	adc	r21, r21
    1bc2:	44 0f       	add	r20, r20
    1bc4:	55 1f       	adc	r21, r21
    1bc6:	44 0f       	add	r20, r20
    1bc8:	55 1f       	adc	r21, r21
    1bca:	84 0f       	add	r24, r20
    1bcc:	95 1f       	adc	r25, r21
    1bce:	82 0f       	add	r24, r18
    1bd0:	93 1f       	adc	r25, r19
    1bd2:	83 5a       	subi	r24, 0xA3	; 163
    1bd4:	92 4f       	sbci	r25, 0xF2	; 242
    1bd6:	fc 01       	movw	r30, r24
    1bd8:	11 82       	std	Z+1, r1	; 0x01
    1bda:	10 82       	st	Z, r1
		MesLeds[ led_name ].time_off		= time_off;
    1bdc:	89 81       	ldd	r24, Y+1	; 0x01
    1bde:	28 2f       	mov	r18, r24
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	c9 01       	movw	r24, r18
    1be4:	88 0f       	add	r24, r24
    1be6:	99 1f       	adc	r25, r25
    1be8:	ac 01       	movw	r20, r24
    1bea:	44 0f       	add	r20, r20
    1bec:	55 1f       	adc	r21, r21
    1bee:	44 0f       	add	r20, r20
    1bf0:	55 1f       	adc	r21, r21
    1bf2:	44 0f       	add	r20, r20
    1bf4:	55 1f       	adc	r21, r21
    1bf6:	84 0f       	add	r24, r20
    1bf8:	95 1f       	adc	r25, r21
    1bfa:	82 0f       	add	r24, r18
    1bfc:	93 1f       	adc	r25, r19
    1bfe:	81 5a       	subi	r24, 0xA1	; 161
    1c00:	92 4f       	sbci	r25, 0xF2	; 242
    1c02:	2d 81       	ldd	r18, Y+5	; 0x05
    1c04:	3e 81       	ldd	r19, Y+6	; 0x06
    1c06:	fc 01       	movw	r30, r24
    1c08:	31 83       	std	Z+1, r19	; 0x01
    1c0a:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_time_off	= 0U;
    1c0c:	89 81       	ldd	r24, Y+1	; 0x01
    1c0e:	28 2f       	mov	r18, r24
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	c9 01       	movw	r24, r18
    1c14:	88 0f       	add	r24, r24
    1c16:	99 1f       	adc	r25, r25
    1c18:	ac 01       	movw	r20, r24
    1c1a:	44 0f       	add	r20, r20
    1c1c:	55 1f       	adc	r21, r21
    1c1e:	44 0f       	add	r20, r20
    1c20:	55 1f       	adc	r21, r21
    1c22:	44 0f       	add	r20, r20
    1c24:	55 1f       	adc	r21, r21
    1c26:	84 0f       	add	r24, r20
    1c28:	95 1f       	adc	r25, r21
    1c2a:	82 0f       	add	r24, r18
    1c2c:	93 1f       	adc	r25, r19
    1c2e:	8f 59       	subi	r24, 0x9F	; 159
    1c30:	92 4f       	sbci	r25, 0xF2	; 242
    1c32:	fc 01       	movw	r30, r24
    1c34:	11 82       	std	Z+1, r1	; 0x01
    1c36:	10 82       	st	Z, r1
		MesLeds[ led_name ].nb_flash		= nb_flash;
    1c38:	89 81       	ldd	r24, Y+1	; 0x01
    1c3a:	28 2f       	mov	r18, r24
    1c3c:	30 e0       	ldi	r19, 0x00	; 0
    1c3e:	c9 01       	movw	r24, r18
    1c40:	88 0f       	add	r24, r24
    1c42:	99 1f       	adc	r25, r25
    1c44:	ac 01       	movw	r20, r24
    1c46:	44 0f       	add	r20, r20
    1c48:	55 1f       	adc	r21, r21
    1c4a:	44 0f       	add	r20, r20
    1c4c:	55 1f       	adc	r21, r21
    1c4e:	44 0f       	add	r20, r20
    1c50:	55 1f       	adc	r21, r21
    1c52:	84 0f       	add	r24, r20
    1c54:	95 1f       	adc	r25, r21
    1c56:	82 0f       	add	r24, r18
    1c58:	93 1f       	adc	r25, r19
    1c5a:	8d 59       	subi	r24, 0x9D	; 157
    1c5c:	92 4f       	sbci	r25, 0xF2	; 242
    1c5e:	2a 81       	ldd	r18, Y+2	; 0x02
    1c60:	fc 01       	movw	r30, r24
    1c62:	20 83       	st	Z, r18
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1c64:	89 81       	ldd	r24, Y+1	; 0x01
    1c66:	28 2f       	mov	r18, r24
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	c9 01       	movw	r24, r18
    1c6c:	88 0f       	add	r24, r24
    1c6e:	99 1f       	adc	r25, r25
    1c70:	ac 01       	movw	r20, r24
    1c72:	44 0f       	add	r20, r20
    1c74:	55 1f       	adc	r21, r21
    1c76:	44 0f       	add	r20, r20
    1c78:	55 1f       	adc	r21, r21
    1c7a:	44 0f       	add	r20, r20
    1c7c:	55 1f       	adc	r21, r21
    1c7e:	84 0f       	add	r24, r20
    1c80:	95 1f       	adc	r25, r21
    1c82:	82 0f       	add	r24, r18
    1c84:	93 1f       	adc	r25, r19
    1c86:	8c 59       	subi	r24, 0x9C	; 156
    1c88:	92 4f       	sbci	r25, 0xF2	; 242
    1c8a:	fc 01       	movw	r30, r24
    1c8c:	10 82       	st	Z, r1
		MesLeds[ led_name ].flash_active	= TRUE;
    1c8e:	89 81       	ldd	r24, Y+1	; 0x01
    1c90:	28 2f       	mov	r18, r24
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	c9 01       	movw	r24, r18
    1c96:	88 0f       	add	r24, r24
    1c98:	99 1f       	adc	r25, r25
    1c9a:	ac 01       	movw	r20, r24
    1c9c:	44 0f       	add	r20, r20
    1c9e:	55 1f       	adc	r21, r21
    1ca0:	44 0f       	add	r20, r20
    1ca2:	55 1f       	adc	r21, r21
    1ca4:	44 0f       	add	r20, r20
    1ca6:	55 1f       	adc	r21, r21
    1ca8:	84 0f       	add	r24, r20
    1caa:	95 1f       	adc	r25, r21
    1cac:	82 0f       	add	r24, r18
    1cae:	93 1f       	adc	r25, r19
    1cb0:	86 5a       	subi	r24, 0xA6	; 166
    1cb2:	92 4f       	sbci	r25, 0xF2	; 242
    1cb4:	21 e0       	ldi	r18, 0x01	; 1
    1cb6:	fc 01       	movw	r30, r24
    1cb8:	20 83       	st	Z, r18
	}
}
    1cba:	26 96       	adiw	r28, 0x06	; 6
    1cbc:	0f b6       	in	r0, 0x3f	; 63
    1cbe:	f8 94       	cli
    1cc0:	de bf       	out	0x3e, r29	; 62
    1cc2:	0f be       	out	0x3f, r0	; 63
    1cc4:	cd bf       	out	0x3d, r28	; 61
    1cc6:	cf 91       	pop	r28
    1cc8:	df 91       	pop	r29
    1cca:	08 95       	ret

00001ccc <DrvLedDirectFlash>:

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
    1ccc:	df 93       	push	r29
    1cce:	cf 93       	push	r28
    1cd0:	00 d0       	rcall	.+0      	; 0x1cd2 <DrvLedDirectFlash+0x6>
    1cd2:	00 d0       	rcall	.+0      	; 0x1cd4 <DrvLedDirectFlash+0x8>
    1cd4:	00 d0       	rcall	.+0      	; 0x1cd6 <DrvLedDirectFlash+0xa>
    1cd6:	cd b7       	in	r28, 0x3d	; 61
    1cd8:	de b7       	in	r29, 0x3e	; 62
    1cda:	89 83       	std	Y+1, r24	; 0x01
    1cdc:	6a 83       	std	Y+2, r22	; 0x02
    1cde:	5c 83       	std	Y+4, r21	; 0x04
    1ce0:	4b 83       	std	Y+3, r20	; 0x03
    1ce2:	3e 83       	std	Y+6, r19	; 0x06
    1ce4:	2d 83       	std	Y+5, r18	; 0x05
	MesLeds[ led_name ].time_on			= time_on;
    1ce6:	89 81       	ldd	r24, Y+1	; 0x01
    1ce8:	28 2f       	mov	r18, r24
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	c9 01       	movw	r24, r18
    1cee:	88 0f       	add	r24, r24
    1cf0:	99 1f       	adc	r25, r25
    1cf2:	ac 01       	movw	r20, r24
    1cf4:	44 0f       	add	r20, r20
    1cf6:	55 1f       	adc	r21, r21
    1cf8:	44 0f       	add	r20, r20
    1cfa:	55 1f       	adc	r21, r21
    1cfc:	44 0f       	add	r20, r20
    1cfe:	55 1f       	adc	r21, r21
    1d00:	84 0f       	add	r24, r20
    1d02:	95 1f       	adc	r25, r21
    1d04:	82 0f       	add	r24, r18
    1d06:	93 1f       	adc	r25, r19
    1d08:	85 5a       	subi	r24, 0xA5	; 165
    1d0a:	92 4f       	sbci	r25, 0xF2	; 242
    1d0c:	2b 81       	ldd	r18, Y+3	; 0x03
    1d0e:	3c 81       	ldd	r19, Y+4	; 0x04
    1d10:	fc 01       	movw	r30, r24
    1d12:	31 83       	std	Z+1, r19	; 0x01
    1d14:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_time_on		= 0U;
    1d16:	89 81       	ldd	r24, Y+1	; 0x01
    1d18:	28 2f       	mov	r18, r24
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	c9 01       	movw	r24, r18
    1d1e:	88 0f       	add	r24, r24
    1d20:	99 1f       	adc	r25, r25
    1d22:	ac 01       	movw	r20, r24
    1d24:	44 0f       	add	r20, r20
    1d26:	55 1f       	adc	r21, r21
    1d28:	44 0f       	add	r20, r20
    1d2a:	55 1f       	adc	r21, r21
    1d2c:	44 0f       	add	r20, r20
    1d2e:	55 1f       	adc	r21, r21
    1d30:	84 0f       	add	r24, r20
    1d32:	95 1f       	adc	r25, r21
    1d34:	82 0f       	add	r24, r18
    1d36:	93 1f       	adc	r25, r19
    1d38:	83 5a       	subi	r24, 0xA3	; 163
    1d3a:	92 4f       	sbci	r25, 0xF2	; 242
    1d3c:	fc 01       	movw	r30, r24
    1d3e:	11 82       	std	Z+1, r1	; 0x01
    1d40:	10 82       	st	Z, r1
	MesLeds[ led_name ].time_off		= time_off;
    1d42:	89 81       	ldd	r24, Y+1	; 0x01
    1d44:	28 2f       	mov	r18, r24
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	c9 01       	movw	r24, r18
    1d4a:	88 0f       	add	r24, r24
    1d4c:	99 1f       	adc	r25, r25
    1d4e:	ac 01       	movw	r20, r24
    1d50:	44 0f       	add	r20, r20
    1d52:	55 1f       	adc	r21, r21
    1d54:	44 0f       	add	r20, r20
    1d56:	55 1f       	adc	r21, r21
    1d58:	44 0f       	add	r20, r20
    1d5a:	55 1f       	adc	r21, r21
    1d5c:	84 0f       	add	r24, r20
    1d5e:	95 1f       	adc	r25, r21
    1d60:	82 0f       	add	r24, r18
    1d62:	93 1f       	adc	r25, r19
    1d64:	81 5a       	subi	r24, 0xA1	; 161
    1d66:	92 4f       	sbci	r25, 0xF2	; 242
    1d68:	2d 81       	ldd	r18, Y+5	; 0x05
    1d6a:	3e 81       	ldd	r19, Y+6	; 0x06
    1d6c:	fc 01       	movw	r30, r24
    1d6e:	31 83       	std	Z+1, r19	; 0x01
    1d70:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_time_off	= 0U;
    1d72:	89 81       	ldd	r24, Y+1	; 0x01
    1d74:	28 2f       	mov	r18, r24
    1d76:	30 e0       	ldi	r19, 0x00	; 0
    1d78:	c9 01       	movw	r24, r18
    1d7a:	88 0f       	add	r24, r24
    1d7c:	99 1f       	adc	r25, r25
    1d7e:	ac 01       	movw	r20, r24
    1d80:	44 0f       	add	r20, r20
    1d82:	55 1f       	adc	r21, r21
    1d84:	44 0f       	add	r20, r20
    1d86:	55 1f       	adc	r21, r21
    1d88:	44 0f       	add	r20, r20
    1d8a:	55 1f       	adc	r21, r21
    1d8c:	84 0f       	add	r24, r20
    1d8e:	95 1f       	adc	r25, r21
    1d90:	82 0f       	add	r24, r18
    1d92:	93 1f       	adc	r25, r19
    1d94:	8f 59       	subi	r24, 0x9F	; 159
    1d96:	92 4f       	sbci	r25, 0xF2	; 242
    1d98:	fc 01       	movw	r30, r24
    1d9a:	11 82       	std	Z+1, r1	; 0x01
    1d9c:	10 82       	st	Z, r1
	MesLeds[ led_name ].nb_flash		= nb_flash;
    1d9e:	89 81       	ldd	r24, Y+1	; 0x01
    1da0:	28 2f       	mov	r18, r24
    1da2:	30 e0       	ldi	r19, 0x00	; 0
    1da4:	c9 01       	movw	r24, r18
    1da6:	88 0f       	add	r24, r24
    1da8:	99 1f       	adc	r25, r25
    1daa:	ac 01       	movw	r20, r24
    1dac:	44 0f       	add	r20, r20
    1dae:	55 1f       	adc	r21, r21
    1db0:	44 0f       	add	r20, r20
    1db2:	55 1f       	adc	r21, r21
    1db4:	44 0f       	add	r20, r20
    1db6:	55 1f       	adc	r21, r21
    1db8:	84 0f       	add	r24, r20
    1dba:	95 1f       	adc	r25, r21
    1dbc:	82 0f       	add	r24, r18
    1dbe:	93 1f       	adc	r25, r19
    1dc0:	8d 59       	subi	r24, 0x9D	; 157
    1dc2:	92 4f       	sbci	r25, 0xF2	; 242
    1dc4:	2a 81       	ldd	r18, Y+2	; 0x02
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	20 83       	st	Z, r18
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1dca:	89 81       	ldd	r24, Y+1	; 0x01
    1dcc:	28 2f       	mov	r18, r24
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	c9 01       	movw	r24, r18
    1dd2:	88 0f       	add	r24, r24
    1dd4:	99 1f       	adc	r25, r25
    1dd6:	ac 01       	movw	r20, r24
    1dd8:	44 0f       	add	r20, r20
    1dda:	55 1f       	adc	r21, r21
    1ddc:	44 0f       	add	r20, r20
    1dde:	55 1f       	adc	r21, r21
    1de0:	44 0f       	add	r20, r20
    1de2:	55 1f       	adc	r21, r21
    1de4:	84 0f       	add	r24, r20
    1de6:	95 1f       	adc	r25, r21
    1de8:	82 0f       	add	r24, r18
    1dea:	93 1f       	adc	r25, r19
    1dec:	8c 59       	subi	r24, 0x9C	; 156
    1dee:	92 4f       	sbci	r25, 0xF2	; 242
    1df0:	fc 01       	movw	r30, r24
    1df2:	10 82       	st	Z, r1
	MesLeds[ led_name ].flash_active	= TRUE;
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	28 2f       	mov	r18, r24
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	c9 01       	movw	r24, r18
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	ac 01       	movw	r20, r24
    1e02:	44 0f       	add	r20, r20
    1e04:	55 1f       	adc	r21, r21
    1e06:	44 0f       	add	r20, r20
    1e08:	55 1f       	adc	r21, r21
    1e0a:	44 0f       	add	r20, r20
    1e0c:	55 1f       	adc	r21, r21
    1e0e:	84 0f       	add	r24, r20
    1e10:	95 1f       	adc	r25, r21
    1e12:	82 0f       	add	r24, r18
    1e14:	93 1f       	adc	r25, r19
    1e16:	86 5a       	subi	r24, 0xA6	; 166
    1e18:	92 4f       	sbci	r25, 0xF2	; 242
    1e1a:	21 e0       	ldi	r18, 0x01	; 1
    1e1c:	fc 01       	movw	r30, r24
    1e1e:	20 83       	st	Z, r18
}
    1e20:	26 96       	adiw	r28, 0x06	; 6
    1e22:	0f b6       	in	r0, 0x3f	; 63
    1e24:	f8 94       	cli
    1e26:	de bf       	out	0x3e, r29	; 62
    1e28:	0f be       	out	0x3f, r0	; 63
    1e2a:	cd bf       	out	0x3d, r28	; 61
    1e2c:	cf 91       	pop	r28
    1e2e:	df 91       	pop	r29
    1e30:	08 95       	ret

00001e32 <DrvLedFlash_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
    1e32:	df 93       	push	r29
    1e34:	cf 93       	push	r28
    1e36:	0f 92       	push	r0
    1e38:	cd b7       	in	r28, 0x3d	; 61
    1e3a:	de b7       	in	r29, 0x3e	; 62
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
    1e3c:	19 82       	std	Y+1, r1	; 0x01
    1e3e:	3c c2       	rjmp	.+1144   	; 0x22b8 <DrvLedFlash_ISR+0x486>
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
    1e40:	89 81       	ldd	r24, Y+1	; 0x01
    1e42:	28 2f       	mov	r18, r24
    1e44:	30 e0       	ldi	r19, 0x00	; 0
    1e46:	c9 01       	movw	r24, r18
    1e48:	88 0f       	add	r24, r24
    1e4a:	99 1f       	adc	r25, r25
    1e4c:	ac 01       	movw	r20, r24
    1e4e:	44 0f       	add	r20, r20
    1e50:	55 1f       	adc	r21, r21
    1e52:	44 0f       	add	r20, r20
    1e54:	55 1f       	adc	r21, r21
    1e56:	44 0f       	add	r20, r20
    1e58:	55 1f       	adc	r21, r21
    1e5a:	84 0f       	add	r24, r20
    1e5c:	95 1f       	adc	r25, r21
    1e5e:	82 0f       	add	r24, r18
    1e60:	93 1f       	adc	r25, r19
    1e62:	86 5a       	subi	r24, 0xA6	; 166
    1e64:	92 4f       	sbci	r25, 0xF2	; 242
    1e66:	fc 01       	movw	r30, r24
    1e68:	80 81       	ld	r24, Z
    1e6a:	81 30       	cpi	r24, 0x01	; 1
    1e6c:	09 f0       	breq	.+2      	; 0x1e70 <DrvLedFlash_ISR+0x3e>
    1e6e:	21 c2       	rjmp	.+1090   	; 0x22b2 <DrvLedFlash_ISR+0x480>
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
    1e70:	89 81       	ldd	r24, Y+1	; 0x01
    1e72:	28 2f       	mov	r18, r24
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	c9 01       	movw	r24, r18
    1e78:	88 0f       	add	r24, r24
    1e7a:	99 1f       	adc	r25, r25
    1e7c:	ac 01       	movw	r20, r24
    1e7e:	44 0f       	add	r20, r20
    1e80:	55 1f       	adc	r21, r21
    1e82:	44 0f       	add	r20, r20
    1e84:	55 1f       	adc	r21, r21
    1e86:	44 0f       	add	r20, r20
    1e88:	55 1f       	adc	r21, r21
    1e8a:	84 0f       	add	r24, r20
    1e8c:	95 1f       	adc	r25, r21
    1e8e:	82 0f       	add	r24, r18
    1e90:	93 1f       	adc	r25, r19
    1e92:	8c 59       	subi	r24, 0x9C	; 156
    1e94:	92 4f       	sbci	r25, 0xF2	; 242
    1e96:	fc 01       	movw	r30, r24
    1e98:	60 81       	ld	r22, Z
    1e9a:	89 81       	ldd	r24, Y+1	; 0x01
    1e9c:	28 2f       	mov	r18, r24
    1e9e:	30 e0       	ldi	r19, 0x00	; 0
    1ea0:	c9 01       	movw	r24, r18
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	ac 01       	movw	r20, r24
    1ea8:	44 0f       	add	r20, r20
    1eaa:	55 1f       	adc	r21, r21
    1eac:	44 0f       	add	r20, r20
    1eae:	55 1f       	adc	r21, r21
    1eb0:	44 0f       	add	r20, r20
    1eb2:	55 1f       	adc	r21, r21
    1eb4:	84 0f       	add	r24, r20
    1eb6:	95 1f       	adc	r25, r21
    1eb8:	82 0f       	add	r24, r18
    1eba:	93 1f       	adc	r25, r19
    1ebc:	8d 59       	subi	r24, 0x9D	; 157
    1ebe:	92 4f       	sbci	r25, 0xF2	; 242
    1ec0:	fc 01       	movw	r30, r24
    1ec2:	80 81       	ld	r24, Z
    1ec4:	68 17       	cp	r22, r24
    1ec6:	08 f0       	brcs	.+2      	; 0x1eca <DrvLedFlash_ISR+0x98>
    1ec8:	5d c1       	rjmp	.+698    	; 0x2184 <DrvLedFlash_ISR+0x352>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
    1eca:	89 81       	ldd	r24, Y+1	; 0x01
    1ecc:	28 2f       	mov	r18, r24
    1ece:	30 e0       	ldi	r19, 0x00	; 0
    1ed0:	c9 01       	movw	r24, r18
    1ed2:	88 0f       	add	r24, r24
    1ed4:	99 1f       	adc	r25, r25
    1ed6:	ac 01       	movw	r20, r24
    1ed8:	44 0f       	add	r20, r20
    1eda:	55 1f       	adc	r21, r21
    1edc:	44 0f       	add	r20, r20
    1ede:	55 1f       	adc	r21, r21
    1ee0:	44 0f       	add	r20, r20
    1ee2:	55 1f       	adc	r21, r21
    1ee4:	84 0f       	add	r24, r20
    1ee6:	95 1f       	adc	r25, r21
    1ee8:	82 0f       	add	r24, r18
    1eea:	93 1f       	adc	r25, r19
    1eec:	88 5a       	subi	r24, 0xA8	; 168
    1eee:	92 4f       	sbci	r25, 0xF2	; 242
    1ef0:	fc 01       	movw	r30, r24
    1ef2:	80 81       	ld	r24, Z
    1ef4:	91 81       	ldd	r25, Z+1	; 0x01
    1ef6:	81 30       	cpi	r24, 0x01	; 1
    1ef8:	91 05       	cpc	r25, r1
    1efa:	09 f0       	breq	.+2      	; 0x1efe <DrvLedFlash_ISR+0xcc>
    1efc:	8c c0       	rjmp	.+280    	; 0x2016 <DrvLedFlash_ISR+0x1e4>
				{
					MesLeds[ loop_index ].cpt_time_off++;
    1efe:	89 81       	ldd	r24, Y+1	; 0x01
    1f00:	88 2f       	mov	r24, r24
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	9c 01       	movw	r18, r24
    1f06:	22 0f       	add	r18, r18
    1f08:	33 1f       	adc	r19, r19
    1f0a:	a9 01       	movw	r20, r18
    1f0c:	44 0f       	add	r20, r20
    1f0e:	55 1f       	adc	r21, r21
    1f10:	44 0f       	add	r20, r20
    1f12:	55 1f       	adc	r21, r21
    1f14:	44 0f       	add	r20, r20
    1f16:	55 1f       	adc	r21, r21
    1f18:	24 0f       	add	r18, r20
    1f1a:	35 1f       	adc	r19, r21
    1f1c:	28 0f       	add	r18, r24
    1f1e:	39 1f       	adc	r19, r25
    1f20:	2f 59       	subi	r18, 0x9F	; 159
    1f22:	32 4f       	sbci	r19, 0xF2	; 242
    1f24:	f9 01       	movw	r30, r18
    1f26:	20 81       	ld	r18, Z
    1f28:	31 81       	ldd	r19, Z+1	; 0x01
    1f2a:	a9 01       	movw	r20, r18
    1f2c:	4f 5f       	subi	r20, 0xFF	; 255
    1f2e:	5f 4f       	sbci	r21, 0xFF	; 255
    1f30:	9c 01       	movw	r18, r24
    1f32:	22 0f       	add	r18, r18
    1f34:	33 1f       	adc	r19, r19
    1f36:	b9 01       	movw	r22, r18
    1f38:	66 0f       	add	r22, r22
    1f3a:	77 1f       	adc	r23, r23
    1f3c:	66 0f       	add	r22, r22
    1f3e:	77 1f       	adc	r23, r23
    1f40:	66 0f       	add	r22, r22
    1f42:	77 1f       	adc	r23, r23
    1f44:	26 0f       	add	r18, r22
    1f46:	37 1f       	adc	r19, r23
    1f48:	82 0f       	add	r24, r18
    1f4a:	93 1f       	adc	r25, r19
    1f4c:	8f 59       	subi	r24, 0x9F	; 159
    1f4e:	92 4f       	sbci	r25, 0xF2	; 242
    1f50:	fc 01       	movw	r30, r24
    1f52:	51 83       	std	Z+1, r21	; 0x01
    1f54:	40 83       	st	Z, r20
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
    1f56:	89 81       	ldd	r24, Y+1	; 0x01
    1f58:	28 2f       	mov	r18, r24
    1f5a:	30 e0       	ldi	r19, 0x00	; 0
    1f5c:	c9 01       	movw	r24, r18
    1f5e:	88 0f       	add	r24, r24
    1f60:	99 1f       	adc	r25, r25
    1f62:	ac 01       	movw	r20, r24
    1f64:	44 0f       	add	r20, r20
    1f66:	55 1f       	adc	r21, r21
    1f68:	44 0f       	add	r20, r20
    1f6a:	55 1f       	adc	r21, r21
    1f6c:	44 0f       	add	r20, r20
    1f6e:	55 1f       	adc	r21, r21
    1f70:	84 0f       	add	r24, r20
    1f72:	95 1f       	adc	r25, r21
    1f74:	82 0f       	add	r24, r18
    1f76:	93 1f       	adc	r25, r19
    1f78:	8f 59       	subi	r24, 0x9F	; 159
    1f7a:	92 4f       	sbci	r25, 0xF2	; 242
    1f7c:	fc 01       	movw	r30, r24
    1f7e:	40 81       	ld	r20, Z
    1f80:	51 81       	ldd	r21, Z+1	; 0x01
    1f82:	89 81       	ldd	r24, Y+1	; 0x01
    1f84:	28 2f       	mov	r18, r24
    1f86:	30 e0       	ldi	r19, 0x00	; 0
    1f88:	c9 01       	movw	r24, r18
    1f8a:	88 0f       	add	r24, r24
    1f8c:	99 1f       	adc	r25, r25
    1f8e:	bc 01       	movw	r22, r24
    1f90:	66 0f       	add	r22, r22
    1f92:	77 1f       	adc	r23, r23
    1f94:	66 0f       	add	r22, r22
    1f96:	77 1f       	adc	r23, r23
    1f98:	66 0f       	add	r22, r22
    1f9a:	77 1f       	adc	r23, r23
    1f9c:	86 0f       	add	r24, r22
    1f9e:	97 1f       	adc	r25, r23
    1fa0:	82 0f       	add	r24, r18
    1fa2:	93 1f       	adc	r25, r19
    1fa4:	81 5a       	subi	r24, 0xA1	; 161
    1fa6:	92 4f       	sbci	r25, 0xF2	; 242
    1fa8:	fc 01       	movw	r30, r24
    1faa:	80 81       	ld	r24, Z
    1fac:	91 81       	ldd	r25, Z+1	; 0x01
    1fae:	48 17       	cp	r20, r24
    1fb0:	59 07       	cpc	r21, r25
    1fb2:	09 f0       	breq	.+2      	; 0x1fb6 <DrvLedFlash_ISR+0x184>
    1fb4:	7e c1       	rjmp	.+764    	; 0x22b2 <DrvLedFlash_ISR+0x480>
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
    1fb6:	89 81       	ldd	r24, Y+1	; 0x01
    1fb8:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <DrvLedOn>
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
    1fbc:	89 81       	ldd	r24, Y+1	; 0x01
    1fbe:	28 2f       	mov	r18, r24
    1fc0:	30 e0       	ldi	r19, 0x00	; 0
    1fc2:	c9 01       	movw	r24, r18
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	ac 01       	movw	r20, r24
    1fca:	44 0f       	add	r20, r20
    1fcc:	55 1f       	adc	r21, r21
    1fce:	44 0f       	add	r20, r20
    1fd0:	55 1f       	adc	r21, r21
    1fd2:	44 0f       	add	r20, r20
    1fd4:	55 1f       	adc	r21, r21
    1fd6:	84 0f       	add	r24, r20
    1fd8:	95 1f       	adc	r25, r21
    1fda:	82 0f       	add	r24, r18
    1fdc:	93 1f       	adc	r25, r19
    1fde:	88 5a       	subi	r24, 0xA8	; 168
    1fe0:	92 4f       	sbci	r25, 0xF2	; 242
    1fe2:	fc 01       	movw	r30, r24
    1fe4:	11 82       	std	Z+1, r1	; 0x01
    1fe6:	10 82       	st	Z, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
    1fe8:	89 81       	ldd	r24, Y+1	; 0x01
    1fea:	28 2f       	mov	r18, r24
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	c9 01       	movw	r24, r18
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	ac 01       	movw	r20, r24
    1ff6:	44 0f       	add	r20, r20
    1ff8:	55 1f       	adc	r21, r21
    1ffa:	44 0f       	add	r20, r20
    1ffc:	55 1f       	adc	r21, r21
    1ffe:	44 0f       	add	r20, r20
    2000:	55 1f       	adc	r21, r21
    2002:	84 0f       	add	r24, r20
    2004:	95 1f       	adc	r25, r21
    2006:	82 0f       	add	r24, r18
    2008:	93 1f       	adc	r25, r19
    200a:	8f 59       	subi	r24, 0x9F	; 159
    200c:	92 4f       	sbci	r25, 0xF2	; 242
    200e:	fc 01       	movw	r30, r24
    2010:	11 82       	std	Z+1, r1	; 0x01
    2012:	10 82       	st	Z, r1
    2014:	4e c1       	rjmp	.+668    	; 0x22b2 <DrvLedFlash_ISR+0x480>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
    2016:	89 81       	ldd	r24, Y+1	; 0x01
    2018:	88 2f       	mov	r24, r24
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	9c 01       	movw	r18, r24
    201e:	22 0f       	add	r18, r18
    2020:	33 1f       	adc	r19, r19
    2022:	a9 01       	movw	r20, r18
    2024:	44 0f       	add	r20, r20
    2026:	55 1f       	adc	r21, r21
    2028:	44 0f       	add	r20, r20
    202a:	55 1f       	adc	r21, r21
    202c:	44 0f       	add	r20, r20
    202e:	55 1f       	adc	r21, r21
    2030:	24 0f       	add	r18, r20
    2032:	35 1f       	adc	r19, r21
    2034:	28 0f       	add	r18, r24
    2036:	39 1f       	adc	r19, r25
    2038:	23 5a       	subi	r18, 0xA3	; 163
    203a:	32 4f       	sbci	r19, 0xF2	; 242
    203c:	f9 01       	movw	r30, r18
    203e:	20 81       	ld	r18, Z
    2040:	31 81       	ldd	r19, Z+1	; 0x01
    2042:	a9 01       	movw	r20, r18
    2044:	4f 5f       	subi	r20, 0xFF	; 255
    2046:	5f 4f       	sbci	r21, 0xFF	; 255
    2048:	9c 01       	movw	r18, r24
    204a:	22 0f       	add	r18, r18
    204c:	33 1f       	adc	r19, r19
    204e:	b9 01       	movw	r22, r18
    2050:	66 0f       	add	r22, r22
    2052:	77 1f       	adc	r23, r23
    2054:	66 0f       	add	r22, r22
    2056:	77 1f       	adc	r23, r23
    2058:	66 0f       	add	r22, r22
    205a:	77 1f       	adc	r23, r23
    205c:	26 0f       	add	r18, r22
    205e:	37 1f       	adc	r19, r23
    2060:	82 0f       	add	r24, r18
    2062:	93 1f       	adc	r25, r19
    2064:	83 5a       	subi	r24, 0xA3	; 163
    2066:	92 4f       	sbci	r25, 0xF2	; 242
    2068:	fc 01       	movw	r30, r24
    206a:	51 83       	std	Z+1, r21	; 0x01
    206c:	40 83       	st	Z, r20
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
    206e:	89 81       	ldd	r24, Y+1	; 0x01
    2070:	28 2f       	mov	r18, r24
    2072:	30 e0       	ldi	r19, 0x00	; 0
    2074:	c9 01       	movw	r24, r18
    2076:	88 0f       	add	r24, r24
    2078:	99 1f       	adc	r25, r25
    207a:	ac 01       	movw	r20, r24
    207c:	44 0f       	add	r20, r20
    207e:	55 1f       	adc	r21, r21
    2080:	44 0f       	add	r20, r20
    2082:	55 1f       	adc	r21, r21
    2084:	44 0f       	add	r20, r20
    2086:	55 1f       	adc	r21, r21
    2088:	84 0f       	add	r24, r20
    208a:	95 1f       	adc	r25, r21
    208c:	82 0f       	add	r24, r18
    208e:	93 1f       	adc	r25, r19
    2090:	83 5a       	subi	r24, 0xA3	; 163
    2092:	92 4f       	sbci	r25, 0xF2	; 242
    2094:	fc 01       	movw	r30, r24
    2096:	40 81       	ld	r20, Z
    2098:	51 81       	ldd	r21, Z+1	; 0x01
    209a:	89 81       	ldd	r24, Y+1	; 0x01
    209c:	28 2f       	mov	r18, r24
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	c9 01       	movw	r24, r18
    20a2:	88 0f       	add	r24, r24
    20a4:	99 1f       	adc	r25, r25
    20a6:	bc 01       	movw	r22, r24
    20a8:	66 0f       	add	r22, r22
    20aa:	77 1f       	adc	r23, r23
    20ac:	66 0f       	add	r22, r22
    20ae:	77 1f       	adc	r23, r23
    20b0:	66 0f       	add	r22, r22
    20b2:	77 1f       	adc	r23, r23
    20b4:	86 0f       	add	r24, r22
    20b6:	97 1f       	adc	r25, r23
    20b8:	82 0f       	add	r24, r18
    20ba:	93 1f       	adc	r25, r19
    20bc:	85 5a       	subi	r24, 0xA5	; 165
    20be:	92 4f       	sbci	r25, 0xF2	; 242
    20c0:	fc 01       	movw	r30, r24
    20c2:	80 81       	ld	r24, Z
    20c4:	91 81       	ldd	r25, Z+1	; 0x01
    20c6:	48 17       	cp	r20, r24
    20c8:	59 07       	cpc	r21, r25
    20ca:	09 f0       	breq	.+2      	; 0x20ce <DrvLedFlash_ISR+0x29c>
    20cc:	f2 c0       	rjmp	.+484    	; 0x22b2 <DrvLedFlash_ISR+0x480>
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
    20ce:	89 81       	ldd	r24, Y+1	; 0x01
    20d0:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <DrvLedOff>
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
    20d4:	89 81       	ldd	r24, Y+1	; 0x01
    20d6:	28 2f       	mov	r18, r24
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	c9 01       	movw	r24, r18
    20dc:	88 0f       	add	r24, r24
    20de:	99 1f       	adc	r25, r25
    20e0:	ac 01       	movw	r20, r24
    20e2:	44 0f       	add	r20, r20
    20e4:	55 1f       	adc	r21, r21
    20e6:	44 0f       	add	r20, r20
    20e8:	55 1f       	adc	r21, r21
    20ea:	44 0f       	add	r20, r20
    20ec:	55 1f       	adc	r21, r21
    20ee:	84 0f       	add	r24, r20
    20f0:	95 1f       	adc	r25, r21
    20f2:	82 0f       	add	r24, r18
    20f4:	93 1f       	adc	r25, r19
    20f6:	88 5a       	subi	r24, 0xA8	; 168
    20f8:	92 4f       	sbci	r25, 0xF2	; 242
    20fa:	21 e0       	ldi	r18, 0x01	; 1
    20fc:	30 e0       	ldi	r19, 0x00	; 0
    20fe:	fc 01       	movw	r30, r24
    2100:	31 83       	std	Z+1, r19	; 0x01
    2102:	20 83       	st	Z, r18
						MesLeds[ loop_index ].cpt_time_on = 0;	
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	28 2f       	mov	r18, r24
    2108:	30 e0       	ldi	r19, 0x00	; 0
    210a:	c9 01       	movw	r24, r18
    210c:	88 0f       	add	r24, r24
    210e:	99 1f       	adc	r25, r25
    2110:	ac 01       	movw	r20, r24
    2112:	44 0f       	add	r20, r20
    2114:	55 1f       	adc	r21, r21
    2116:	44 0f       	add	r20, r20
    2118:	55 1f       	adc	r21, r21
    211a:	44 0f       	add	r20, r20
    211c:	55 1f       	adc	r21, r21
    211e:	84 0f       	add	r24, r20
    2120:	95 1f       	adc	r25, r21
    2122:	82 0f       	add	r24, r18
    2124:	93 1f       	adc	r25, r19
    2126:	83 5a       	subi	r24, 0xA3	; 163
    2128:	92 4f       	sbci	r25, 0xF2	; 242
    212a:	fc 01       	movw	r30, r24
    212c:	11 82       	std	Z+1, r1	; 0x01
    212e:	10 82       	st	Z, r1
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
    2130:	89 81       	ldd	r24, Y+1	; 0x01
    2132:	88 2f       	mov	r24, r24
    2134:	90 e0       	ldi	r25, 0x00	; 0
    2136:	9c 01       	movw	r18, r24
    2138:	22 0f       	add	r18, r18
    213a:	33 1f       	adc	r19, r19
    213c:	a9 01       	movw	r20, r18
    213e:	44 0f       	add	r20, r20
    2140:	55 1f       	adc	r21, r21
    2142:	44 0f       	add	r20, r20
    2144:	55 1f       	adc	r21, r21
    2146:	44 0f       	add	r20, r20
    2148:	55 1f       	adc	r21, r21
    214a:	24 0f       	add	r18, r20
    214c:	35 1f       	adc	r19, r21
    214e:	28 0f       	add	r18, r24
    2150:	39 1f       	adc	r19, r25
    2152:	2c 59       	subi	r18, 0x9C	; 156
    2154:	32 4f       	sbci	r19, 0xF2	; 242
    2156:	f9 01       	movw	r30, r18
    2158:	20 81       	ld	r18, Z
    215a:	62 2f       	mov	r22, r18
    215c:	6f 5f       	subi	r22, 0xFF	; 255
    215e:	9c 01       	movw	r18, r24
    2160:	22 0f       	add	r18, r18
    2162:	33 1f       	adc	r19, r19
    2164:	a9 01       	movw	r20, r18
    2166:	44 0f       	add	r20, r20
    2168:	55 1f       	adc	r21, r21
    216a:	44 0f       	add	r20, r20
    216c:	55 1f       	adc	r21, r21
    216e:	44 0f       	add	r20, r20
    2170:	55 1f       	adc	r21, r21
    2172:	24 0f       	add	r18, r20
    2174:	35 1f       	adc	r19, r21
    2176:	82 0f       	add	r24, r18
    2178:	93 1f       	adc	r25, r19
    217a:	8c 59       	subi	r24, 0x9C	; 156
    217c:	92 4f       	sbci	r25, 0xF2	; 242
    217e:	fc 01       	movw	r30, r24
    2180:	60 83       	st	Z, r22
    2182:	97 c0       	rjmp	.+302    	; 0x22b2 <DrvLedFlash_ISR+0x480>
				}
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
    2184:	89 81       	ldd	r24, Y+1	; 0x01
    2186:	28 2f       	mov	r18, r24
    2188:	30 e0       	ldi	r19, 0x00	; 0
    218a:	c9 01       	movw	r24, r18
    218c:	88 0f       	add	r24, r24
    218e:	99 1f       	adc	r25, r25
    2190:	ac 01       	movw	r20, r24
    2192:	44 0f       	add	r20, r20
    2194:	55 1f       	adc	r21, r21
    2196:	44 0f       	add	r20, r20
    2198:	55 1f       	adc	r21, r21
    219a:	44 0f       	add	r20, r20
    219c:	55 1f       	adc	r21, r21
    219e:	84 0f       	add	r24, r20
    21a0:	95 1f       	adc	r25, r21
    21a2:	82 0f       	add	r24, r18
    21a4:	93 1f       	adc	r25, r19
    21a6:	86 5a       	subi	r24, 0xA6	; 166
    21a8:	92 4f       	sbci	r25, 0xF2	; 242
    21aa:	fc 01       	movw	r30, r24
    21ac:	10 82       	st	Z, r1
				MesLeds[ loop_index ].time_on		= 0U;
    21ae:	89 81       	ldd	r24, Y+1	; 0x01
    21b0:	28 2f       	mov	r18, r24
    21b2:	30 e0       	ldi	r19, 0x00	; 0
    21b4:	c9 01       	movw	r24, r18
    21b6:	88 0f       	add	r24, r24
    21b8:	99 1f       	adc	r25, r25
    21ba:	ac 01       	movw	r20, r24
    21bc:	44 0f       	add	r20, r20
    21be:	55 1f       	adc	r21, r21
    21c0:	44 0f       	add	r20, r20
    21c2:	55 1f       	adc	r21, r21
    21c4:	44 0f       	add	r20, r20
    21c6:	55 1f       	adc	r21, r21
    21c8:	84 0f       	add	r24, r20
    21ca:	95 1f       	adc	r25, r21
    21cc:	82 0f       	add	r24, r18
    21ce:	93 1f       	adc	r25, r19
    21d0:	85 5a       	subi	r24, 0xA5	; 165
    21d2:	92 4f       	sbci	r25, 0xF2	; 242
    21d4:	fc 01       	movw	r30, r24
    21d6:	11 82       	std	Z+1, r1	; 0x01
    21d8:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_time_on	= 0U;
    21da:	89 81       	ldd	r24, Y+1	; 0x01
    21dc:	28 2f       	mov	r18, r24
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	c9 01       	movw	r24, r18
    21e2:	88 0f       	add	r24, r24
    21e4:	99 1f       	adc	r25, r25
    21e6:	ac 01       	movw	r20, r24
    21e8:	44 0f       	add	r20, r20
    21ea:	55 1f       	adc	r21, r21
    21ec:	44 0f       	add	r20, r20
    21ee:	55 1f       	adc	r21, r21
    21f0:	44 0f       	add	r20, r20
    21f2:	55 1f       	adc	r21, r21
    21f4:	84 0f       	add	r24, r20
    21f6:	95 1f       	adc	r25, r21
    21f8:	82 0f       	add	r24, r18
    21fa:	93 1f       	adc	r25, r19
    21fc:	83 5a       	subi	r24, 0xA3	; 163
    21fe:	92 4f       	sbci	r25, 0xF2	; 242
    2200:	fc 01       	movw	r30, r24
    2202:	11 82       	std	Z+1, r1	; 0x01
    2204:	10 82       	st	Z, r1
				MesLeds[ loop_index ].time_off		= 0U;
    2206:	89 81       	ldd	r24, Y+1	; 0x01
    2208:	28 2f       	mov	r18, r24
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	c9 01       	movw	r24, r18
    220e:	88 0f       	add	r24, r24
    2210:	99 1f       	adc	r25, r25
    2212:	ac 01       	movw	r20, r24
    2214:	44 0f       	add	r20, r20
    2216:	55 1f       	adc	r21, r21
    2218:	44 0f       	add	r20, r20
    221a:	55 1f       	adc	r21, r21
    221c:	44 0f       	add	r20, r20
    221e:	55 1f       	adc	r21, r21
    2220:	84 0f       	add	r24, r20
    2222:	95 1f       	adc	r25, r21
    2224:	82 0f       	add	r24, r18
    2226:	93 1f       	adc	r25, r19
    2228:	81 5a       	subi	r24, 0xA1	; 161
    222a:	92 4f       	sbci	r25, 0xF2	; 242
    222c:	fc 01       	movw	r30, r24
    222e:	11 82       	std	Z+1, r1	; 0x01
    2230:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_time_off	= 0U;
    2232:	89 81       	ldd	r24, Y+1	; 0x01
    2234:	28 2f       	mov	r18, r24
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	c9 01       	movw	r24, r18
    223a:	88 0f       	add	r24, r24
    223c:	99 1f       	adc	r25, r25
    223e:	ac 01       	movw	r20, r24
    2240:	44 0f       	add	r20, r20
    2242:	55 1f       	adc	r21, r21
    2244:	44 0f       	add	r20, r20
    2246:	55 1f       	adc	r21, r21
    2248:	44 0f       	add	r20, r20
    224a:	55 1f       	adc	r21, r21
    224c:	84 0f       	add	r24, r20
    224e:	95 1f       	adc	r25, r21
    2250:	82 0f       	add	r24, r18
    2252:	93 1f       	adc	r25, r19
    2254:	8f 59       	subi	r24, 0x9F	; 159
    2256:	92 4f       	sbci	r25, 0xF2	; 242
    2258:	fc 01       	movw	r30, r24
    225a:	11 82       	std	Z+1, r1	; 0x01
    225c:	10 82       	st	Z, r1
				MesLeds[ loop_index ].nb_flash		= 0U;
    225e:	89 81       	ldd	r24, Y+1	; 0x01
    2260:	28 2f       	mov	r18, r24
    2262:	30 e0       	ldi	r19, 0x00	; 0
    2264:	c9 01       	movw	r24, r18
    2266:	88 0f       	add	r24, r24
    2268:	99 1f       	adc	r25, r25
    226a:	ac 01       	movw	r20, r24
    226c:	44 0f       	add	r20, r20
    226e:	55 1f       	adc	r21, r21
    2270:	44 0f       	add	r20, r20
    2272:	55 1f       	adc	r21, r21
    2274:	44 0f       	add	r20, r20
    2276:	55 1f       	adc	r21, r21
    2278:	84 0f       	add	r24, r20
    227a:	95 1f       	adc	r25, r21
    227c:	82 0f       	add	r24, r18
    227e:	93 1f       	adc	r25, r19
    2280:	8d 59       	subi	r24, 0x9D	; 157
    2282:	92 4f       	sbci	r25, 0xF2	; 242
    2284:	fc 01       	movw	r30, r24
    2286:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	28 2f       	mov	r18, r24
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	c9 01       	movw	r24, r18
    2290:	88 0f       	add	r24, r24
    2292:	99 1f       	adc	r25, r25
    2294:	ac 01       	movw	r20, r24
    2296:	44 0f       	add	r20, r20
    2298:	55 1f       	adc	r21, r21
    229a:	44 0f       	add	r20, r20
    229c:	55 1f       	adc	r21, r21
    229e:	44 0f       	add	r20, r20
    22a0:	55 1f       	adc	r21, r21
    22a2:	84 0f       	add	r24, r20
    22a4:	95 1f       	adc	r25, r21
    22a6:	82 0f       	add	r24, r18
    22a8:	93 1f       	adc	r25, r19
    22aa:	8c 59       	subi	r24, 0x9C	; 156
    22ac:	92 4f       	sbci	r25, 0xF2	; 242
    22ae:	fc 01       	movw	r30, r24
    22b0:	10 82       	st	Z, r1

/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	8f 5f       	subi	r24, 0xFF	; 255
    22b6:	89 83       	std	Y+1, r24	; 0x01
    22b8:	89 81       	ldd	r24, Y+1	; 0x01
    22ba:	82 30       	cpi	r24, 0x02	; 2
    22bc:	08 f4       	brcc	.+2      	; 0x22c0 <DrvLedFlash_ISR+0x48e>
    22be:	c0 cd       	rjmp	.-1152   	; 0x1e40 <DrvLedFlash_ISR+0xe>
				MesLeds[ loop_index ].nb_flash		= 0U;
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
			}
		}
	}
    22c0:	0f 90       	pop	r0
    22c2:	cf 91       	pop	r28
    22c4:	df 91       	pop	r29
    22c6:	08 95       	ret

000022c8 <DrvTimer>:
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div) ;
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Timer 
void DrvTimer( void )
{
    22c8:	df 93       	push	r29
    22ca:	cf 93       	push	r28
    22cc:	0f 92       	push	r0
    22ce:	cd b7       	in	r28, 0x3d	; 61
    22d0:	de b7       	in	r29, 0x3e	; 62
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    22d2:	19 82       	std	Y+1, r1	; 0x01
    22d4:	24 c0       	rjmp	.+72     	; 0x231e <DrvTimer+0x56>
	{
		MesTimer[ loop_index ].enable = FALSE;
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	28 2f       	mov	r18, r24
    22da:	30 e0       	ldi	r19, 0x00	; 0
    22dc:	c9 01       	movw	r24, r18
    22de:	88 0f       	add	r24, r24
    22e0:	99 1f       	adc	r25, r25
    22e2:	88 0f       	add	r24, r24
    22e4:	99 1f       	adc	r25, r25
    22e6:	88 0f       	add	r24, r24
    22e8:	99 1f       	adc	r25, r25
    22ea:	82 0f       	add	r24, r18
    22ec:	93 1f       	adc	r25, r19
    22ee:	88 58       	subi	r24, 0x88	; 136
    22f0:	92 4f       	sbci	r25, 0xF2	; 242
    22f2:	fc 01       	movw	r30, r24
    22f4:	10 82       	st	Z, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    22f6:	89 81       	ldd	r24, Y+1	; 0x01
    22f8:	28 2f       	mov	r18, r24
    22fa:	30 e0       	ldi	r19, 0x00	; 0
    22fc:	c9 01       	movw	r24, r18
    22fe:	88 0f       	add	r24, r24
    2300:	99 1f       	adc	r25, r25
    2302:	88 0f       	add	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	88 0f       	add	r24, r24
    2308:	99 1f       	adc	r25, r25
    230a:	82 0f       	add	r24, r18
    230c:	93 1f       	adc	r25, r19
    230e:	81 58       	subi	r24, 0x81	; 129
    2310:	92 4f       	sbci	r25, 0xF2	; 242
    2312:	fc 01       	movw	r30, r24
    2314:	11 82       	std	Z+1, r1	; 0x01
    2316:	10 82       	st	Z, r1
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Timer 
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	8f 5f       	subi	r24, 0xFF	; 255
    231c:	89 83       	std	Y+1, r24	; 0x01
    231e:	89 81       	ldd	r24, Y+1	; 0x01
    2320:	88 23       	and	r24, r24
    2322:	c9 f2       	breq	.-78     	; 0x22d6 <DrvTimer+0xe>
	{
		MesTimer[ loop_index ].enable = FALSE;
		MesTimer[ loop_index ].ptrfct = NULL;
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
    2324:	0e 94 d5 12 	call	0x25aa	; 0x25aa <DrvTimerInitSystemTimer>
}
    2328:	0f 90       	pop	r0
    232a:	cf 91       	pop	r28
    232c:	df 91       	pop	r29
    232e:	08 95       	ret

00002330 <DrvTimerPlayTimer>:

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
    2330:	df 93       	push	r29
    2332:	cf 93       	push	r28
    2334:	cd b7       	in	r28, 0x3d	; 61
    2336:	de b7       	in	r29, 0x3e	; 62
    2338:	27 97       	sbiw	r28, 0x07	; 7
    233a:	0f b6       	in	r0, 0x3f	; 63
    233c:	f8 94       	cli
    233e:	de bf       	out	0x3e, r29	; 62
    2340:	0f be       	out	0x3f, r0	; 63
    2342:	cd bf       	out	0x3d, r28	; 61
    2344:	89 83       	std	Y+1, r24	; 0x01
    2346:	7b 83       	std	Y+3, r23	; 0x03
    2348:	6a 83       	std	Y+2, r22	; 0x02
    234a:	5d 83       	std	Y+5, r21	; 0x05
    234c:	4c 83       	std	Y+4, r20	; 0x04
    234e:	3f 83       	std	Y+7, r19	; 0x07
    2350:	2e 83       	std	Y+6, r18	; 0x06
	MesTimer[ index_timer ].enable = TRUE;
    2352:	89 81       	ldd	r24, Y+1	; 0x01
    2354:	28 2f       	mov	r18, r24
    2356:	30 e0       	ldi	r19, 0x00	; 0
    2358:	c9 01       	movw	r24, r18
    235a:	88 0f       	add	r24, r24
    235c:	99 1f       	adc	r25, r25
    235e:	88 0f       	add	r24, r24
    2360:	99 1f       	adc	r25, r25
    2362:	88 0f       	add	r24, r24
    2364:	99 1f       	adc	r25, r25
    2366:	82 0f       	add	r24, r18
    2368:	93 1f       	adc	r25, r19
    236a:	88 58       	subi	r24, 0x88	; 136
    236c:	92 4f       	sbci	r25, 0xF2	; 242
    236e:	21 e0       	ldi	r18, 0x01	; 1
    2370:	fc 01       	movw	r30, r24
    2372:	20 83       	st	Z, r18
	MesTimer[ index_timer ].delay = delay;
    2374:	89 81       	ldd	r24, Y+1	; 0x01
    2376:	28 2f       	mov	r18, r24
    2378:	30 e0       	ldi	r19, 0x00	; 0
    237a:	c9 01       	movw	r24, r18
    237c:	88 0f       	add	r24, r24
    237e:	99 1f       	adc	r25, r25
    2380:	88 0f       	add	r24, r24
    2382:	99 1f       	adc	r25, r25
    2384:	88 0f       	add	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	82 0f       	add	r24, r18
    238a:	93 1f       	adc	r25, r19
    238c:	87 58       	subi	r24, 0x87	; 135
    238e:	92 4f       	sbci	r25, 0xF2	; 242
    2390:	2a 81       	ldd	r18, Y+2	; 0x02
    2392:	3b 81       	ldd	r19, Y+3	; 0x03
    2394:	fc 01       	movw	r30, r24
    2396:	31 83       	std	Z+1, r19	; 0x01
    2398:	20 83       	st	Z, r18
	MesTimer[ index_timer ].cpt_delay = 0U;
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	28 2f       	mov	r18, r24
    239e:	30 e0       	ldi	r19, 0x00	; 0
    23a0:	c9 01       	movw	r24, r18
    23a2:	88 0f       	add	r24, r24
    23a4:	99 1f       	adc	r25, r25
    23a6:	88 0f       	add	r24, r24
    23a8:	99 1f       	adc	r25, r25
    23aa:	88 0f       	add	r24, r24
    23ac:	99 1f       	adc	r25, r25
    23ae:	82 0f       	add	r24, r18
    23b0:	93 1f       	adc	r25, r19
    23b2:	85 58       	subi	r24, 0x85	; 133
    23b4:	92 4f       	sbci	r25, 0xF2	; 242
    23b6:	fc 01       	movw	r30, r24
    23b8:	11 82       	std	Z+1, r1	; 0x01
    23ba:	10 82       	st	Z, r1
	MesTimer[ index_timer ].mode = mode;
    23bc:	89 81       	ldd	r24, Y+1	; 0x01
    23be:	28 2f       	mov	r18, r24
    23c0:	30 e0       	ldi	r19, 0x00	; 0
    23c2:	c9 01       	movw	r24, r18
    23c4:	88 0f       	add	r24, r24
    23c6:	99 1f       	adc	r25, r25
    23c8:	88 0f       	add	r24, r24
    23ca:	99 1f       	adc	r25, r25
    23cc:	88 0f       	add	r24, r24
    23ce:	99 1f       	adc	r25, r25
    23d0:	82 0f       	add	r24, r18
    23d2:	93 1f       	adc	r25, r19
    23d4:	83 58       	subi	r24, 0x83	; 131
    23d6:	92 4f       	sbci	r25, 0xF2	; 242
    23d8:	2c 81       	ldd	r18, Y+4	; 0x04
    23da:	3d 81       	ldd	r19, Y+5	; 0x05
    23dc:	fc 01       	movw	r30, r24
    23de:	31 83       	std	Z+1, r19	; 0x01
    23e0:	20 83       	st	Z, r18
	MesTimer[ index_timer ].ptrfct = ptrfct;
    23e2:	89 81       	ldd	r24, Y+1	; 0x01
    23e4:	28 2f       	mov	r18, r24
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	c9 01       	movw	r24, r18
    23ea:	88 0f       	add	r24, r24
    23ec:	99 1f       	adc	r25, r25
    23ee:	88 0f       	add	r24, r24
    23f0:	99 1f       	adc	r25, r25
    23f2:	88 0f       	add	r24, r24
    23f4:	99 1f       	adc	r25, r25
    23f6:	82 0f       	add	r24, r18
    23f8:	93 1f       	adc	r25, r19
    23fa:	81 58       	subi	r24, 0x81	; 129
    23fc:	92 4f       	sbci	r25, 0xF2	; 242
    23fe:	2e 81       	ldd	r18, Y+6	; 0x06
    2400:	3f 81       	ldd	r19, Y+7	; 0x07
    2402:	fc 01       	movw	r30, r24
    2404:	31 83       	std	Z+1, r19	; 0x01
    2406:	20 83       	st	Z, r18
}
    2408:	27 96       	adiw	r28, 0x07	; 7
    240a:	0f b6       	in	r0, 0x3f	; 63
    240c:	f8 94       	cli
    240e:	de bf       	out	0x3e, r29	; 62
    2410:	0f be       	out	0x3f, r0	; 63
    2412:	cd bf       	out	0x3d, r28	; 61
    2414:	cf 91       	pop	r28
    2416:	df 91       	pop	r29
    2418:	08 95       	ret

0000241a <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
    241a:	df 93       	push	r29
    241c:	cf 93       	push	r28
    241e:	0f 92       	push	r0
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
    2424:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].enable = FALSE;
    2426:	89 81       	ldd	r24, Y+1	; 0x01
    2428:	28 2f       	mov	r18, r24
    242a:	30 e0       	ldi	r19, 0x00	; 0
    242c:	c9 01       	movw	r24, r18
    242e:	88 0f       	add	r24, r24
    2430:	99 1f       	adc	r25, r25
    2432:	88 0f       	add	r24, r24
    2434:	99 1f       	adc	r25, r25
    2436:	88 0f       	add	r24, r24
    2438:	99 1f       	adc	r25, r25
    243a:	82 0f       	add	r24, r18
    243c:	93 1f       	adc	r25, r19
    243e:	88 58       	subi	r24, 0x88	; 136
    2440:	92 4f       	sbci	r25, 0xF2	; 242
    2442:	fc 01       	movw	r30, r24
    2444:	10 82       	st	Z, r1
}
    2446:	0f 90       	pop	r0
    2448:	cf 91       	pop	r28
    244a:	df 91       	pop	r29
    244c:	08 95       	ret

0000244e <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
    244e:	df 93       	push	r29
    2450:	cf 93       	push	r28
    2452:	0f 92       	push	r0
    2454:	cd b7       	in	r28, 0x3d	; 61
    2456:	de b7       	in	r29, 0x3e	; 62
    2458:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].enable    = FALSE;
    245a:	89 81       	ldd	r24, Y+1	; 0x01
    245c:	28 2f       	mov	r18, r24
    245e:	30 e0       	ldi	r19, 0x00	; 0
    2460:	c9 01       	movw	r24, r18
    2462:	88 0f       	add	r24, r24
    2464:	99 1f       	adc	r25, r25
    2466:	88 0f       	add	r24, r24
    2468:	99 1f       	adc	r25, r25
    246a:	88 0f       	add	r24, r24
    246c:	99 1f       	adc	r25, r25
    246e:	82 0f       	add	r24, r18
    2470:	93 1f       	adc	r25, r19
    2472:	88 58       	subi	r24, 0x88	; 136
    2474:	92 4f       	sbci	r25, 0xF2	; 242
    2476:	fc 01       	movw	r30, r24
    2478:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
    247a:	89 81       	ldd	r24, Y+1	; 0x01
    247c:	28 2f       	mov	r18, r24
    247e:	30 e0       	ldi	r19, 0x00	; 0
    2480:	c9 01       	movw	r24, r18
    2482:	88 0f       	add	r24, r24
    2484:	99 1f       	adc	r25, r25
    2486:	88 0f       	add	r24, r24
    2488:	99 1f       	adc	r25, r25
    248a:	88 0f       	add	r24, r24
    248c:	99 1f       	adc	r25, r25
    248e:	82 0f       	add	r24, r18
    2490:	93 1f       	adc	r25, r19
    2492:	87 58       	subi	r24, 0x87	; 135
    2494:	92 4f       	sbci	r25, 0xF2	; 242
    2496:	fc 01       	movw	r30, r24
    2498:	11 82       	std	Z+1, r1	; 0x01
    249a:	10 82       	st	Z, r1
	MesTimer[ index_timer ].cpt_delay = 0U;
    249c:	89 81       	ldd	r24, Y+1	; 0x01
    249e:	28 2f       	mov	r18, r24
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	c9 01       	movw	r24, r18
    24a4:	88 0f       	add	r24, r24
    24a6:	99 1f       	adc	r25, r25
    24a8:	88 0f       	add	r24, r24
    24aa:	99 1f       	adc	r25, r25
    24ac:	88 0f       	add	r24, r24
    24ae:	99 1f       	adc	r25, r25
    24b0:	82 0f       	add	r24, r18
    24b2:	93 1f       	adc	r25, r19
    24b4:	85 58       	subi	r24, 0x85	; 133
    24b6:	92 4f       	sbci	r25, 0xF2	; 242
    24b8:	fc 01       	movw	r30, r24
    24ba:	11 82       	std	Z+1, r1	; 0x01
    24bc:	10 82       	st	Z, r1
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	28 2f       	mov	r18, r24
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	c9 01       	movw	r24, r18
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	88 0f       	add	r24, r24
    24cc:	99 1f       	adc	r25, r25
    24ce:	88 0f       	add	r24, r24
    24d0:	99 1f       	adc	r25, r25
    24d2:	82 0f       	add	r24, r18
    24d4:	93 1f       	adc	r25, r19
    24d6:	83 58       	subi	r24, 0x83	; 131
    24d8:	92 4f       	sbci	r25, 0xF2	; 242
    24da:	22 e0       	ldi	r18, 0x02	; 2
    24dc:	30 e0       	ldi	r19, 0x00	; 0
    24de:	fc 01       	movw	r30, r24
    24e0:	31 83       	std	Z+1, r19	; 0x01
    24e2:	20 83       	st	Z, r18
	MesTimer[ index_timer ].ptrfct    = NULL;
    24e4:	89 81       	ldd	r24, Y+1	; 0x01
    24e6:	28 2f       	mov	r18, r24
    24e8:	30 e0       	ldi	r19, 0x00	; 0
    24ea:	c9 01       	movw	r24, r18
    24ec:	88 0f       	add	r24, r24
    24ee:	99 1f       	adc	r25, r25
    24f0:	88 0f       	add	r24, r24
    24f2:	99 1f       	adc	r25, r25
    24f4:	88 0f       	add	r24, r24
    24f6:	99 1f       	adc	r25, r25
    24f8:	82 0f       	add	r24, r18
    24fa:	93 1f       	adc	r25, r19
    24fc:	81 58       	subi	r24, 0x81	; 129
    24fe:	92 4f       	sbci	r25, 0xF2	; 242
    2500:	fc 01       	movw	r30, r24
    2502:	11 82       	std	Z+1, r1	; 0x01
    2504:	10 82       	st	Z, r1
}
    2506:	0f 90       	pop	r0
    2508:	cf 91       	pop	r28
    250a:	df 91       	pop	r29
    250c:	08 95       	ret

0000250e <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
    250e:	df 93       	push	r29
    2510:	cf 93       	push	r28
    2512:	0f 92       	push	r0
    2514:	cd b7       	in	r28, 0x3d	; 61
    2516:	de b7       	in	r29, 0x3e	; 62
    2518:	89 83       	std	Y+1, r24	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;	
    251a:	89 81       	ldd	r24, Y+1	; 0x01
    251c:	28 2f       	mov	r18, r24
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	c9 01       	movw	r24, r18
    2522:	88 0f       	add	r24, r24
    2524:	99 1f       	adc	r25, r25
    2526:	88 0f       	add	r24, r24
    2528:	99 1f       	adc	r25, r25
    252a:	88 0f       	add	r24, r24
    252c:	99 1f       	adc	r25, r25
    252e:	82 0f       	add	r24, r18
    2530:	93 1f       	adc	r25, r19
    2532:	85 58       	subi	r24, 0x85	; 133
    2534:	92 4f       	sbci	r25, 0xF2	; 242
    2536:	fc 01       	movw	r30, r24
    2538:	11 82       	std	Z+1, r1	; 0x01
    253a:	10 82       	st	Z, r1
}
    253c:	0f 90       	pop	r0
    253e:	cf 91       	pop	r28
    2540:	df 91       	pop	r29
    2542:	08 95       	ret

00002544 <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
    2544:	df 93       	push	r29
    2546:	cf 93       	push	r28
    2548:	00 d0       	rcall	.+0      	; 0x254a <DrvTimerDelayTimer+0x6>
    254a:	0f 92       	push	r0
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
    2550:	89 83       	std	Y+1, r24	; 0x01
    2552:	7b 83       	std	Y+3, r23	; 0x03
    2554:	6a 83       	std	Y+2, r22	; 0x02
	MesTimer[ index_timer ].cpt_delay = 0U;	
    2556:	89 81       	ldd	r24, Y+1	; 0x01
    2558:	28 2f       	mov	r18, r24
    255a:	30 e0       	ldi	r19, 0x00	; 0
    255c:	c9 01       	movw	r24, r18
    255e:	88 0f       	add	r24, r24
    2560:	99 1f       	adc	r25, r25
    2562:	88 0f       	add	r24, r24
    2564:	99 1f       	adc	r25, r25
    2566:	88 0f       	add	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	82 0f       	add	r24, r18
    256c:	93 1f       	adc	r25, r19
    256e:	85 58       	subi	r24, 0x85	; 133
    2570:	92 4f       	sbci	r25, 0xF2	; 242
    2572:	fc 01       	movw	r30, r24
    2574:	11 82       	std	Z+1, r1	; 0x01
    2576:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay	  = delay;
    2578:	89 81       	ldd	r24, Y+1	; 0x01
    257a:	28 2f       	mov	r18, r24
    257c:	30 e0       	ldi	r19, 0x00	; 0
    257e:	c9 01       	movw	r24, r18
    2580:	88 0f       	add	r24, r24
    2582:	99 1f       	adc	r25, r25
    2584:	88 0f       	add	r24, r24
    2586:	99 1f       	adc	r25, r25
    2588:	88 0f       	add	r24, r24
    258a:	99 1f       	adc	r25, r25
    258c:	82 0f       	add	r24, r18
    258e:	93 1f       	adc	r25, r19
    2590:	87 58       	subi	r24, 0x87	; 135
    2592:	92 4f       	sbci	r25, 0xF2	; 242
    2594:	2a 81       	ldd	r18, Y+2	; 0x02
    2596:	3b 81       	ldd	r19, Y+3	; 0x03
    2598:	fc 01       	movw	r30, r24
    259a:	31 83       	std	Z+1, r19	; 0x01
    259c:	20 83       	st	Z, r18
}
    259e:	0f 90       	pop	r0
    25a0:	0f 90       	pop	r0
    25a2:	0f 90       	pop	r0
    25a4:	cf 91       	pop	r28
    25a6:	df 91       	pop	r29
    25a8:	08 95       	ret

000025aa <DrvTimerInitSystemTimer>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
// fait tourner le timer 0 compA a 1 ms
void DrvTimerInitSystemTimer( void )
{
    25aa:	df 93       	push	r29
    25ac:	cf 93       	push	r28
    25ae:	00 d0       	rcall	.+0      	; 0x25b0 <DrvTimerInitSystemTimer+0x6>
    25b0:	cd b7       	in	r28, 0x3d	; 61
    25b2:	de b7       	in	r29, 0x3e	; 62
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
    25b4:	60 e1       	ldi	r22, 0x10	; 16
    25b6:	77 e2       	ldi	r23, 0x27	; 39
    25b8:	80 e0       	ldi	r24, 0x00	; 0
    25ba:	90 e0       	ldi	r25, 0x00	; 0
    25bc:	9e 01       	movw	r18, r28
    25be:	2f 5f       	subi	r18, 0xFF	; 255
    25c0:	3f 4f       	sbci	r19, 0xFF	; 255
    25c2:	a9 01       	movw	r20, r18
    25c4:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <DrvTimerComputeOCR>
	micTimer0SetOutputCompareRegisterA( 0x9C );
    25c8:	8c e9       	ldi	r24, 0x9C	; 156
    25ca:	0e 94 c1 23 	call	0x4782	; 0x4782 <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    25ce:	89 81       	ldd	r24, Y+1	; 0x01
    25d0:	9a 81       	ldd	r25, Y+2	; 0x02
    25d2:	0e 94 8e 23 	call	0x471c	; 0x471c <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    25d6:	82 e0       	ldi	r24, 0x02	; 2
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	0e 94 10 23 	call	0x4620	; 0x4620 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    25de:	82 e0       	ldi	r24, 0x02	; 2
    25e0:	90 e0       	ldi	r25, 0x00	; 0
    25e2:	0e 94 24 24 	call	0x4848	; 0x4848 <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    25e6:	82 e0       	ldi	r24, 0x02	; 2
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	0e 94 f5 23 	call	0x47ea	; 0x47ea <micTimer0SetTimerCounterInterrupt>
	
}
    25ee:	0f 90       	pop	r0
    25f0:	0f 90       	pop	r0
    25f2:	cf 91       	pop	r28
    25f4:	df 91       	pop	r29
    25f6:	08 95       	ret

000025f8 <DrvTimerComputeOCR>:

//On calcule le registre OCR en fonction du temp souhaité
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
    25f8:	ef 92       	push	r14
    25fa:	ff 92       	push	r15
    25fc:	0f 93       	push	r16
    25fe:	1f 93       	push	r17
    2600:	df 93       	push	r29
    2602:	cf 93       	push	r28
    2604:	cd b7       	in	r28, 0x3d	; 61
    2606:	de b7       	in	r29, 0x3e	; 62
    2608:	2e 97       	sbiw	r28, 0x0e	; 14
    260a:	0f b6       	in	r0, 0x3f	; 63
    260c:	f8 94       	cli
    260e:	de bf       	out	0x3e, r29	; 62
    2610:	0f be       	out	0x3f, r0	; 63
    2612:	cd bf       	out	0x3d, r28	; 61
    2614:	69 87       	std	Y+9, r22	; 0x09
    2616:	7a 87       	std	Y+10, r23	; 0x0a
    2618:	8b 87       	std	Y+11, r24	; 0x0b
    261a:	9c 87       	std	Y+12, r25	; 0x0c
    261c:	5e 87       	std	Y+14, r21	; 0x0e
    261e:	4d 87       	std	Y+13, r20	; 0x0d
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
    2620:	89 85       	ldd	r24, Y+9	; 0x09
    2622:	9a 85       	ldd	r25, Y+10	; 0x0a
    2624:	ab 85       	ldd	r26, Y+11	; 0x0b
    2626:	bc 85       	ldd	r27, Y+12	; 0x0c
    2628:	20 e8       	ldi	r18, 0x80	; 128
    262a:	3e e3       	ldi	r19, 0x3E	; 62
    262c:	40 e0       	ldi	r20, 0x00	; 0
    262e:	50 e0       	ldi	r21, 0x00	; 0
    2630:	bc 01       	movw	r22, r24
    2632:	cd 01       	movw	r24, r26
    2634:	0e 94 a5 2b 	call	0x574a	; 0x574a <__mulsi3>
    2638:	dc 01       	movw	r26, r24
    263a:	cb 01       	movw	r24, r22
    263c:	81 50       	subi	r24, 0x01	; 1
    263e:	98 41       	sbci	r25, 0x18	; 24
    2640:	ac 4f       	sbci	r26, 0xFC	; 252
    2642:	bf 4f       	sbci	r27, 0xFF	; 255
    2644:	20 e0       	ldi	r18, 0x00	; 0
    2646:	38 ee       	ldi	r19, 0xE8	; 232
    2648:	43 e0       	ldi	r20, 0x03	; 3
    264a:	50 e0       	ldi	r21, 0x00	; 0
    264c:	bc 01       	movw	r22, r24
    264e:	cd 01       	movw	r24, r26
    2650:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    2654:	da 01       	movw	r26, r20
    2656:	c9 01       	movw	r24, r18
    2658:	9c 83       	std	Y+4, r25	; 0x04
    265a:	8b 83       	std	Y+3, r24	; 0x03
	if(min_div >= 256)
    265c:	8b 81       	ldd	r24, Y+3	; 0x03
    265e:	9c 81       	ldd	r25, Y+4	; 0x04
    2660:	8f 3f       	cpi	r24, 0xFF	; 255
    2662:	91 05       	cpc	r25, r1
    2664:	69 f0       	breq	.+26     	; 0x2680 <DrvTimerComputeOCR+0x88>
    2666:	60 f0       	brcs	.+24     	; 0x2680 <DrvTimerComputeOCR+0x88>
	{
		div = 1024;
    2668:	80 e0       	ldi	r24, 0x00	; 0
    266a:	94 e0       	ldi	r25, 0x04	; 4
    266c:	9a 83       	std	Y+2, r25	; 0x02
    266e:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_1024;
    2670:	8d 85       	ldd	r24, Y+13	; 0x0d
    2672:	9e 85       	ldd	r25, Y+14	; 0x0e
    2674:	25 e0       	ldi	r18, 0x05	; 5
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	fc 01       	movw	r30, r24
    267a:	31 83       	std	Z+1, r19	; 0x01
    267c:	20 83       	st	Z, r18
    267e:	3e c0       	rjmp	.+124    	; 0x26fc <DrvTimerComputeOCR+0x104>
	}
	else if(min_div >= 128)
    2680:	8b 81       	ldd	r24, Y+3	; 0x03
    2682:	9c 81       	ldd	r25, Y+4	; 0x04
    2684:	80 38       	cpi	r24, 0x80	; 128
    2686:	91 05       	cpc	r25, r1
    2688:	60 f0       	brcs	.+24     	; 0x26a2 <DrvTimerComputeOCR+0xaa>
	{
		div = 256;
    268a:	80 e0       	ldi	r24, 0x00	; 0
    268c:	91 e0       	ldi	r25, 0x01	; 1
    268e:	9a 83       	std	Y+2, r25	; 0x02
    2690:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_256;
    2692:	8d 85       	ldd	r24, Y+13	; 0x0d
    2694:	9e 85       	ldd	r25, Y+14	; 0x0e
    2696:	24 e0       	ldi	r18, 0x04	; 4
    2698:	30 e0       	ldi	r19, 0x00	; 0
    269a:	fc 01       	movw	r30, r24
    269c:	31 83       	std	Z+1, r19	; 0x01
    269e:	20 83       	st	Z, r18
    26a0:	2d c0       	rjmp	.+90     	; 0x26fc <DrvTimerComputeOCR+0x104>
	}
	else if(min_div >= 8)
    26a2:	8b 81       	ldd	r24, Y+3	; 0x03
    26a4:	9c 81       	ldd	r25, Y+4	; 0x04
    26a6:	88 30       	cpi	r24, 0x08	; 8
    26a8:	91 05       	cpc	r25, r1
    26aa:	60 f0       	brcs	.+24     	; 0x26c4 <DrvTimerComputeOCR+0xcc>
	{
		div = 64;
    26ac:	80 e4       	ldi	r24, 0x40	; 64
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	9a 83       	std	Y+2, r25	; 0x02
    26b2:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_64;
    26b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    26b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    26b8:	23 e0       	ldi	r18, 0x03	; 3
    26ba:	30 e0       	ldi	r19, 0x00	; 0
    26bc:	fc 01       	movw	r30, r24
    26be:	31 83       	std	Z+1, r19	; 0x01
    26c0:	20 83       	st	Z, r18
    26c2:	1c c0       	rjmp	.+56     	; 0x26fc <DrvTimerComputeOCR+0x104>
	}
	else if(min_div > 1)
    26c4:	8b 81       	ldd	r24, Y+3	; 0x03
    26c6:	9c 81       	ldd	r25, Y+4	; 0x04
    26c8:	82 30       	cpi	r24, 0x02	; 2
    26ca:	91 05       	cpc	r25, r1
    26cc:	60 f0       	brcs	.+24     	; 0x26e6 <DrvTimerComputeOCR+0xee>
	{
		div = 8;
    26ce:	88 e0       	ldi	r24, 0x08	; 8
    26d0:	90 e0       	ldi	r25, 0x00	; 0
    26d2:	9a 83       	std	Y+2, r25	; 0x02
    26d4:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_8;
    26d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    26d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    26da:	22 e0       	ldi	r18, 0x02	; 2
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	fc 01       	movw	r30, r24
    26e0:	31 83       	std	Z+1, r19	; 0x01
    26e2:	20 83       	st	Z, r18
    26e4:	0b c0       	rjmp	.+22     	; 0x26fc <DrvTimerComputeOCR+0x104>
	}
	else
	{
		div = 1;
    26e6:	81 e0       	ldi	r24, 0x01	; 1
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	9a 83       	std	Y+2, r25	; 0x02
    26ec:	89 83       	std	Y+1, r24	; 0x01
		*clock_div = TIMER_0_CLK_DIV_1;
    26ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    26f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    26f2:	21 e0       	ldi	r18, 0x01	; 1
    26f4:	30 e0       	ldi	r19, 0x00	; 0
    26f6:	fc 01       	movw	r30, r24
    26f8:	31 83       	std	Z+1, r19	; 0x01
    26fa:	20 83       	st	Z, r18
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
    26fc:	89 81       	ldd	r24, Y+1	; 0x01
    26fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2700:	88 0f       	add	r24, r24
    2702:	99 1f       	adc	r25, r25
    2704:	7c 01       	movw	r14, r24
    2706:	00 e0       	ldi	r16, 0x00	; 0
    2708:	10 e0       	ldi	r17, 0x00	; 0
    270a:	80 e4       	ldi	r24, 0x40	; 64
    270c:	92 e4       	ldi	r25, 0x42	; 66
    270e:	af e0       	ldi	r26, 0x0F	; 15
    2710:	b0 e0       	ldi	r27, 0x00	; 0
    2712:	29 85       	ldd	r18, Y+9	; 0x09
    2714:	3a 85       	ldd	r19, Y+10	; 0x0a
    2716:	4b 85       	ldd	r20, Y+11	; 0x0b
    2718:	5c 85       	ldd	r21, Y+12	; 0x0c
    271a:	bc 01       	movw	r22, r24
    271c:	cd 01       	movw	r24, r26
    271e:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    2722:	c8 01       	movw	r24, r16
    2724:	b7 01       	movw	r22, r14
    2726:	0e 94 a5 2b 	call	0x574a	; 0x574a <__mulsi3>
    272a:	9b 01       	movw	r18, r22
    272c:	ac 01       	movw	r20, r24
    272e:	80 e0       	ldi	r24, 0x00	; 0
    2730:	94 e2       	ldi	r25, 0x24	; 36
    2732:	a4 ef       	ldi	r26, 0xF4	; 244
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	bc 01       	movw	r22, r24
    2738:	cd 01       	movw	r24, r26
    273a:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    273e:	da 01       	movw	r26, r20
    2740:	c9 01       	movw	r24, r18
    2742:	01 97       	sbiw	r24, 0x01	; 1
    2744:	a1 09       	sbc	r26, r1
    2746:	b1 09       	sbc	r27, r1
    2748:	8d 83       	std	Y+5, r24	; 0x05
    274a:	9e 83       	std	Y+6, r25	; 0x06
    274c:	af 83       	std	Y+7, r26	; 0x07
    274e:	b8 87       	std	Y+8, r27	; 0x08
	ocr *= 2;
    2750:	8d 81       	ldd	r24, Y+5	; 0x05
    2752:	9e 81       	ldd	r25, Y+6	; 0x06
    2754:	af 81       	ldd	r26, Y+7	; 0x07
    2756:	b8 85       	ldd	r27, Y+8	; 0x08
    2758:	88 0f       	add	r24, r24
    275a:	99 1f       	adc	r25, r25
    275c:	aa 1f       	adc	r26, r26
    275e:	bb 1f       	adc	r27, r27
    2760:	8d 83       	std	Y+5, r24	; 0x05
    2762:	9e 83       	std	Y+6, r25	; 0x06
    2764:	af 83       	std	Y+7, r26	; 0x07
    2766:	b8 87       	std	Y+8, r27	; 0x08
	ocr += 2;
    2768:	8d 81       	ldd	r24, Y+5	; 0x05
    276a:	9e 81       	ldd	r25, Y+6	; 0x06
    276c:	af 81       	ldd	r26, Y+7	; 0x07
    276e:	b8 85       	ldd	r27, Y+8	; 0x08
    2770:	02 96       	adiw	r24, 0x02	; 2
    2772:	a1 1d       	adc	r26, r1
    2774:	b1 1d       	adc	r27, r1
    2776:	8d 83       	std	Y+5, r24	; 0x05
    2778:	9e 83       	std	Y+6, r25	; 0x06
    277a:	af 83       	std	Y+7, r26	; 0x07
    277c:	b8 87       	std	Y+8, r27	; 0x08
  
  return ocr;
    277e:	8d 81       	ldd	r24, Y+5	; 0x05
    2780:	9e 81       	ldd	r25, Y+6	; 0x06
 
}
    2782:	2e 96       	adiw	r28, 0x0e	; 14
    2784:	0f b6       	in	r0, 0x3f	; 63
    2786:	f8 94       	cli
    2788:	de bf       	out	0x3e, r29	; 62
    278a:	0f be       	out	0x3f, r0	; 63
    278c:	cd bf       	out	0x3d, r28	; 61
    278e:	cf 91       	pop	r28
    2790:	df 91       	pop	r29
    2792:	1f 91       	pop	r17
    2794:	0f 91       	pop	r16
    2796:	ff 90       	pop	r15
    2798:	ef 90       	pop	r14
    279a:	08 95       	ret

0000279c <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    279c:	1f 92       	push	r1
    279e:	0f 92       	push	r0
    27a0:	0f b6       	in	r0, 0x3f	; 63
    27a2:	0f 92       	push	r0
    27a4:	00 90 5b 00 	lds	r0, 0x005B
    27a8:	0f 92       	push	r0
    27aa:	11 24       	eor	r1, r1
    27ac:	2f 93       	push	r18
    27ae:	3f 93       	push	r19
    27b0:	4f 93       	push	r20
    27b2:	5f 93       	push	r21
    27b4:	6f 93       	push	r22
    27b6:	7f 93       	push	r23
    27b8:	8f 93       	push	r24
    27ba:	9f 93       	push	r25
    27bc:	af 93       	push	r26
    27be:	bf 93       	push	r27
    27c0:	ef 93       	push	r30
    27c2:	ff 93       	push	r31
    27c4:	df 93       	push	r29
    27c6:	cf 93       	push	r28
    27c8:	0f 92       	push	r0
    27ca:	cd b7       	in	r28, 0x3d	; 61
    27cc:	de b7       	in	r29, 0x3e	; 62
	//on gere l'evenement 100 ms
	timeout_ms++;
    27ce:	80 91 ad 0a 	lds	r24, 0x0AAD
    27d2:	8f 5f       	subi	r24, 0xFF	; 255
    27d4:	80 93 ad 0a 	sts	0x0AAD, r24
	if(timeout_ms == 10)
    27d8:	80 91 ad 0a 	lds	r24, 0x0AAD
    27dc:	8a 30       	cpi	r24, 0x0A	; 10
    27de:	a9 f4       	brne	.+42     	; 0x280a <__vector_16+0x6e>
	{
		timeout_ms = 0;
    27e0:	10 92 ad 0a 	sts	0x0AAD, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    27e4:	81 e0       	ldi	r24, 0x01	; 1
    27e6:	90 e0       	ldi	r25, 0x00	; 0
    27e8:	0e 94 8a 09 	call	0x1314	; 0x1314 <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    27ec:	80 91 ae 0a 	lds	r24, 0x0AAE
    27f0:	8f 5f       	subi	r24, 0xFF	; 255
    27f2:	80 93 ae 0a 	sts	0x0AAE, r24
		if(timeout_s == 10)
    27f6:	80 91 ae 0a 	lds	r24, 0x0AAE
    27fa:	8a 30       	cpi	r24, 0x0A	; 10
    27fc:	31 f4       	brne	.+12     	; 0x280a <__vector_16+0x6e>
		{
			timeout_s =0;
    27fe:	10 92 ae 0a 	sts	0x0AAE, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    2802:	82 e0       	ldi	r24, 0x02	; 2
    2804:	90 e0       	ldi	r25, 0x00	; 0
    2806:	0e 94 8a 09 	call	0x1314	; 0x1314 <DrvEventAddEvent>
		}
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    280a:	19 82       	std	Y+1, r1	; 0x01
    280c:	c1 c0       	rjmp	.+386    	; 0x2990 <__vector_16+0x1f4>
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    280e:	89 81       	ldd	r24, Y+1	; 0x01
    2810:	28 2f       	mov	r18, r24
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	c9 01       	movw	r24, r18
    2816:	88 0f       	add	r24, r24
    2818:	99 1f       	adc	r25, r25
    281a:	88 0f       	add	r24, r24
    281c:	99 1f       	adc	r25, r25
    281e:	88 0f       	add	r24, r24
    2820:	99 1f       	adc	r25, r25
    2822:	82 0f       	add	r24, r18
    2824:	93 1f       	adc	r25, r19
    2826:	88 58       	subi	r24, 0x88	; 136
    2828:	92 4f       	sbci	r25, 0xF2	; 242
    282a:	fc 01       	movw	r30, r24
    282c:	80 81       	ld	r24, Z
    282e:	81 30       	cpi	r24, 0x01	; 1
    2830:	09 f0       	breq	.+2      	; 0x2834 <__vector_16+0x98>
    2832:	ab c0       	rjmp	.+342    	; 0x298a <__vector_16+0x1ee>
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	88 2f       	mov	r24, r24
    2838:	90 e0       	ldi	r25, 0x00	; 0
    283a:	9c 01       	movw	r18, r24
    283c:	22 0f       	add	r18, r18
    283e:	33 1f       	adc	r19, r19
    2840:	22 0f       	add	r18, r18
    2842:	33 1f       	adc	r19, r19
    2844:	22 0f       	add	r18, r18
    2846:	33 1f       	adc	r19, r19
    2848:	28 0f       	add	r18, r24
    284a:	39 1f       	adc	r19, r25
    284c:	25 58       	subi	r18, 0x85	; 133
    284e:	32 4f       	sbci	r19, 0xF2	; 242
    2850:	f9 01       	movw	r30, r18
    2852:	20 81       	ld	r18, Z
    2854:	31 81       	ldd	r19, Z+1	; 0x01
    2856:	a9 01       	movw	r20, r18
    2858:	4f 5f       	subi	r20, 0xFF	; 255
    285a:	5f 4f       	sbci	r21, 0xFF	; 255
    285c:	9c 01       	movw	r18, r24
    285e:	22 0f       	add	r18, r18
    2860:	33 1f       	adc	r19, r19
    2862:	22 0f       	add	r18, r18
    2864:	33 1f       	adc	r19, r19
    2866:	22 0f       	add	r18, r18
    2868:	33 1f       	adc	r19, r19
    286a:	28 0f       	add	r18, r24
    286c:	39 1f       	adc	r19, r25
    286e:	c9 01       	movw	r24, r18
    2870:	85 58       	subi	r24, 0x85	; 133
    2872:	92 4f       	sbci	r25, 0xF2	; 242
    2874:	fc 01       	movw	r30, r24
    2876:	51 83       	std	Z+1, r21	; 0x01
    2878:	40 83       	st	Z, r20
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    287a:	89 81       	ldd	r24, Y+1	; 0x01
    287c:	28 2f       	mov	r18, r24
    287e:	30 e0       	ldi	r19, 0x00	; 0
    2880:	c9 01       	movw	r24, r18
    2882:	88 0f       	add	r24, r24
    2884:	99 1f       	adc	r25, r25
    2886:	88 0f       	add	r24, r24
    2888:	99 1f       	adc	r25, r25
    288a:	88 0f       	add	r24, r24
    288c:	99 1f       	adc	r25, r25
    288e:	82 0f       	add	r24, r18
    2890:	93 1f       	adc	r25, r19
    2892:	85 58       	subi	r24, 0x85	; 133
    2894:	92 4f       	sbci	r25, 0xF2	; 242
    2896:	fc 01       	movw	r30, r24
    2898:	40 81       	ld	r20, Z
    289a:	51 81       	ldd	r21, Z+1	; 0x01
    289c:	89 81       	ldd	r24, Y+1	; 0x01
    289e:	28 2f       	mov	r18, r24
    28a0:	30 e0       	ldi	r19, 0x00	; 0
    28a2:	c9 01       	movw	r24, r18
    28a4:	88 0f       	add	r24, r24
    28a6:	99 1f       	adc	r25, r25
    28a8:	88 0f       	add	r24, r24
    28aa:	99 1f       	adc	r25, r25
    28ac:	88 0f       	add	r24, r24
    28ae:	99 1f       	adc	r25, r25
    28b0:	82 0f       	add	r24, r18
    28b2:	93 1f       	adc	r25, r19
    28b4:	87 58       	subi	r24, 0x87	; 135
    28b6:	92 4f       	sbci	r25, 0xF2	; 242
    28b8:	fc 01       	movw	r30, r24
    28ba:	80 81       	ld	r24, Z
    28bc:	91 81       	ldd	r25, Z+1	; 0x01
    28be:	48 17       	cp	r20, r24
    28c0:	59 07       	cpc	r21, r25
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <__vector_16+0x12a>
    28c4:	62 c0       	rjmp	.+196    	; 0x298a <__vector_16+0x1ee>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    28c6:	89 81       	ldd	r24, Y+1	; 0x01
    28c8:	28 2f       	mov	r18, r24
    28ca:	30 e0       	ldi	r19, 0x00	; 0
    28cc:	c9 01       	movw	r24, r18
    28ce:	88 0f       	add	r24, r24
    28d0:	99 1f       	adc	r25, r25
    28d2:	88 0f       	add	r24, r24
    28d4:	99 1f       	adc	r25, r25
    28d6:	88 0f       	add	r24, r24
    28d8:	99 1f       	adc	r25, r25
    28da:	82 0f       	add	r24, r18
    28dc:	93 1f       	adc	r25, r19
    28de:	83 58       	subi	r24, 0x83	; 131
    28e0:	92 4f       	sbci	r25, 0xF2	; 242
    28e2:	fc 01       	movw	r30, r24
    28e4:	80 81       	ld	r24, Z
    28e6:	91 81       	ldd	r25, Z+1	; 0x01
    28e8:	82 30       	cpi	r24, 0x02	; 2
    28ea:	91 05       	cpc	r25, r1
    28ec:	09 f4       	brne	.+2      	; 0x28f0 <__vector_16+0x154>
    28ee:	4d c0       	rjmp	.+154    	; 0x298a <__vector_16+0x1ee>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    28f0:	89 81       	ldd	r24, Y+1	; 0x01
    28f2:	28 2f       	mov	r18, r24
    28f4:	30 e0       	ldi	r19, 0x00	; 0
    28f6:	c9 01       	movw	r24, r18
    28f8:	88 0f       	add	r24, r24
    28fa:	99 1f       	adc	r25, r25
    28fc:	88 0f       	add	r24, r24
    28fe:	99 1f       	adc	r25, r25
    2900:	88 0f       	add	r24, r24
    2902:	99 1f       	adc	r25, r25
    2904:	82 0f       	add	r24, r18
    2906:	93 1f       	adc	r25, r19
    2908:	85 58       	subi	r24, 0x85	; 133
    290a:	92 4f       	sbci	r25, 0xF2	; 242
    290c:	fc 01       	movw	r30, r24
    290e:	11 82       	std	Z+1, r1	; 0x01
    2910:	10 82       	st	Z, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    2912:	89 81       	ldd	r24, Y+1	; 0x01
    2914:	28 2f       	mov	r18, r24
    2916:	30 e0       	ldi	r19, 0x00	; 0
    2918:	c9 01       	movw	r24, r18
    291a:	88 0f       	add	r24, r24
    291c:	99 1f       	adc	r25, r25
    291e:	88 0f       	add	r24, r24
    2920:	99 1f       	adc	r25, r25
    2922:	88 0f       	add	r24, r24
    2924:	99 1f       	adc	r25, r25
    2926:	82 0f       	add	r24, r18
    2928:	93 1f       	adc	r25, r19
    292a:	81 58       	subi	r24, 0x81	; 129
    292c:	92 4f       	sbci	r25, 0xF2	; 242
    292e:	fc 01       	movw	r30, r24
    2930:	80 81       	ld	r24, Z
    2932:	91 81       	ldd	r25, Z+1	; 0x01
    2934:	00 97       	sbiw	r24, 0x00	; 0
    2936:	99 f0       	breq	.+38     	; 0x295e <__vector_16+0x1c2>
					{
						MesTimer[ loop_index ].ptrfct();
    2938:	89 81       	ldd	r24, Y+1	; 0x01
    293a:	28 2f       	mov	r18, r24
    293c:	30 e0       	ldi	r19, 0x00	; 0
    293e:	c9 01       	movw	r24, r18
    2940:	88 0f       	add	r24, r24
    2942:	99 1f       	adc	r25, r25
    2944:	88 0f       	add	r24, r24
    2946:	99 1f       	adc	r25, r25
    2948:	88 0f       	add	r24, r24
    294a:	99 1f       	adc	r25, r25
    294c:	82 0f       	add	r24, r18
    294e:	93 1f       	adc	r25, r19
    2950:	81 58       	subi	r24, 0x81	; 129
    2952:	92 4f       	sbci	r25, 0xF2	; 242
    2954:	fc 01       	movw	r30, r24
    2956:	80 81       	ld	r24, Z
    2958:	91 81       	ldd	r25, Z+1	; 0x01
    295a:	fc 01       	movw	r30, r24
    295c:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    295e:	89 81       	ldd	r24, Y+1	; 0x01
    2960:	28 2f       	mov	r18, r24
    2962:	30 e0       	ldi	r19, 0x00	; 0
    2964:	c9 01       	movw	r24, r18
    2966:	88 0f       	add	r24, r24
    2968:	99 1f       	adc	r25, r25
    296a:	88 0f       	add	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	88 0f       	add	r24, r24
    2970:	99 1f       	adc	r25, r25
    2972:	82 0f       	add	r24, r18
    2974:	93 1f       	adc	r25, r19
    2976:	83 58       	subi	r24, 0x83	; 131
    2978:	92 4f       	sbci	r25, 0xF2	; 242
    297a:	fc 01       	movw	r30, r24
    297c:	80 81       	ld	r24, Z
    297e:	91 81       	ldd	r25, Z+1	; 0x01
    2980:	00 97       	sbiw	r24, 0x00	; 0
    2982:	19 f4       	brne	.+6      	; 0x298a <__vector_16+0x1ee>
					{
						//on reinit le timer
						DrvTimerStopTimer( loop_index );
    2984:	89 81       	ldd	r24, Y+1	; 0x01
    2986:	0e 94 27 12 	call	0x244e	; 0x244e <DrvTimerStopTimer>
			timeout_s =0;
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
		}
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    298a:	89 81       	ldd	r24, Y+1	; 0x01
    298c:	8f 5f       	subi	r24, 0xFF	; 255
    298e:	89 83       	std	Y+1, r24	; 0x01
    2990:	89 81       	ldd	r24, Y+1	; 0x01
    2992:	88 23       	and	r24, r24
    2994:	09 f4       	brne	.+2      	; 0x2998 <__vector_16+0x1fc>
    2996:	3b cf       	rjmp	.-394    	; 0x280e <__vector_16+0x72>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    2998:	86 e4       	ldi	r24, 0x46	; 70
    299a:	90 e0       	ldi	r25, 0x00	; 0
    299c:	fc 01       	movw	r30, r24
    299e:	10 82       	st	Z, r1
    29a0:	0f 90       	pop	r0
    29a2:	cf 91       	pop	r28
    29a4:	df 91       	pop	r29
    29a6:	ff 91       	pop	r31
    29a8:	ef 91       	pop	r30
    29aa:	bf 91       	pop	r27
    29ac:	af 91       	pop	r26
    29ae:	9f 91       	pop	r25
    29b0:	8f 91       	pop	r24
    29b2:	7f 91       	pop	r23
    29b4:	6f 91       	pop	r22
    29b6:	5f 91       	pop	r21
    29b8:	4f 91       	pop	r20
    29ba:	3f 91       	pop	r19
    29bc:	2f 91       	pop	r18
    29be:	0f 90       	pop	r0
    29c0:	00 92 5b 00 	sts	0x005B, r0
    29c4:	0f 90       	pop	r0
    29c6:	0f be       	out	0x3f, r0	; 63
    29c8:	0f 90       	pop	r0
    29ca:	1f 90       	pop	r1
    29cc:	18 95       	reti

000029ce <DrvUart>:
 
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
    29ce:	df 93       	push	r29
    29d0:	cf 93       	push	r28
    29d2:	cd b7       	in	r28, 0x3d	; 61
    29d4:	de b7       	in	r29, 0x3e	; 62
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0008U;
    29d6:	84 ec       	ldi	r24, 0xC4	; 196
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	28 e0       	ldi	r18, 0x08	; 8
    29dc:	30 e0       	ldi	r19, 0x00	; 0
    29de:	fc 01       	movw	r30, r24
    29e0:	31 83       	std	Z+1, r19	; 0x01
    29e2:	20 83       	st	Z, r18
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    29e4:	83 e0       	ldi	r24, 0x03	; 3
    29e6:	90 e0       	ldi	r25, 0x00	; 0
    29e8:	0e 94 74 26 	call	0x4ce8	; 0x4ce8 <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    29ec:	80 e0       	ldi	r24, 0x00	; 0
    29ee:	90 e0       	ldi	r25, 0x00	; 0
    29f0:	0e 94 cc 26 	call	0x4d98	; 0x4d98 <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    29f4:	80 e0       	ldi	r24, 0x00	; 0
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	0e 94 08 27 	call	0x4e10	; 0x4e10 <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    29fc:	0e 94 cc 25 	call	0x4b98	; 0x4b98 <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    2a00:	0e 94 20 26 	call	0x4c40	; 0x4c40 <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    2a04:	0e 94 44 27 	call	0x4e88	; 0x4e88 <micUsart0SetRxInterrupt>

	#endif
			
	#ifdef CONF_UART_1_INDEX
				
		UBRR1 = 0x0010U;
    2a08:	8c ec       	ldi	r24, 0xCC	; 204
    2a0a:	90 e0       	ldi	r25, 0x00	; 0
    2a0c:	20 e1       	ldi	r18, 0x10	; 16
    2a0e:	30 e0       	ldi	r19, 0x00	; 0
    2a10:	fc 01       	movw	r30, r24
    2a12:	31 83       	std	Z+1, r19	; 0x01
    2a14:	20 83       	st	Z, r18
		micUsart1SetDataSize( USART_8_BITS_DATA ) ;
    2a16:	83 e0       	ldi	r24, 0x03	; 3
    2a18:	90 e0       	ldi	r25, 0x00	; 0
    2a1a:	0e 94 a0 26 	call	0x4d40	; 0x4d40 <micUsart1SetDataSize>
		micUsart1SetParityMode( USART_NO_PARITY ) ;
    2a1e:	80 e0       	ldi	r24, 0x00	; 0
    2a20:	90 e0       	ldi	r25, 0x00	; 0
    2a22:	0e 94 ea 26 	call	0x4dd4	; 0x4dd4 <micUsart1SetParityMode>
		micUsart1SetStopBits( USART_1_STOP_BIT ) ;
    2a26:	80 e0       	ldi	r24, 0x00	; 0
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	0e 94 26 27 	call	0x4e4c	; 0x4e4c <micUsart1SetStopBits>
		micUsart1SetTransmitterEnable();
    2a2e:	0e 94 e1 25 	call	0x4bc2	; 0x4bc2 <micUsart1SetTransmitterEnable>
		micUsart1SetReceiverEnable();
    2a32:	0e 94 35 26 	call	0x4c6a	; 0x4c6a <micUsart1SetReceiverEnable>
		micUsart1SetRxInterrupt();
    2a36:	0e 94 59 27 	call	0x4eb2	; 0x4eb2 <micUsart1SetRxInterrupt>

	#endif
}
    2a3a:	cf 91       	pop	r28
    2a3c:	df 91       	pop	r29
    2a3e:	08 95       	ret

00002a40 <DrvUartDirectSendBytes>:

//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
    2a40:	df 93       	push	r29
    2a42:	cf 93       	push	r28
    2a44:	00 d0       	rcall	.+0      	; 0x2a46 <DrvUartDirectSendBytes+0x6>
    2a46:	00 d0       	rcall	.+0      	; 0x2a48 <DrvUartDirectSendBytes+0x8>
    2a48:	00 d0       	rcall	.+0      	; 0x2a4a <DrvUartDirectSendBytes+0xa>
    2a4a:	cd b7       	in	r28, 0x3d	; 61
    2a4c:	de b7       	in	r29, 0x3e	; 62
    2a4e:	8b 83       	std	Y+3, r24	; 0x03
    2a50:	7d 83       	std	Y+5, r23	; 0x05
    2a52:	6c 83       	std	Y+4, r22	; 0x04
    2a54:	4e 83       	std	Y+6, r20	; 0x06
	Boolean o_success = FALSE;
    2a56:	19 82       	std	Y+1, r1	; 0x01
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    2a58:	8b 81       	ldd	r24, Y+3	; 0x03
    2a5a:	88 23       	and	r24, r24
    2a5c:	19 f5       	brne	.+70     	; 0x2aa4 <DrvUartDirectSendBytes+0x64>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2a5e:	1a 82       	std	Y+2, r1	; 0x02
    2a60:	1d c0       	rjmp	.+58     	; 0x2a9c <DrvUartDirectSendBytes+0x5c>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    2a62:	00 00       	nop
    2a64:	80 ec       	ldi	r24, 0xC0	; 192
    2a66:	90 e0       	ldi	r25, 0x00	; 0
    2a68:	fc 01       	movw	r30, r24
    2a6a:	80 81       	ld	r24, Z
    2a6c:	88 2f       	mov	r24, r24
    2a6e:	90 e0       	ldi	r25, 0x00	; 0
    2a70:	80 72       	andi	r24, 0x20	; 32
    2a72:	90 70       	andi	r25, 0x00	; 0
    2a74:	00 97       	sbiw	r24, 0x00	; 0
    2a76:	b1 f3       	breq	.-20     	; 0x2a64 <DrvUartDirectSendBytes+0x24>
			UDR0 = ptr_byte_to_send [ loop_send ];
    2a78:	86 ec       	ldi	r24, 0xC6	; 198
    2a7a:	90 e0       	ldi	r25, 0x00	; 0
    2a7c:	2a 81       	ldd	r18, Y+2	; 0x02
    2a7e:	22 2f       	mov	r18, r18
    2a80:	30 e0       	ldi	r19, 0x00	; 0
    2a82:	4c 81       	ldd	r20, Y+4	; 0x04
    2a84:	5d 81       	ldd	r21, Y+5	; 0x05
    2a86:	24 0f       	add	r18, r20
    2a88:	35 1f       	adc	r19, r21
    2a8a:	f9 01       	movw	r30, r18
    2a8c:	20 81       	ld	r18, Z
    2a8e:	fc 01       	movw	r30, r24
    2a90:	20 83       	st	Z, r18
			o_success = TRUE;
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	89 83       	std	Y+1, r24	; 0x01
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2a96:	8a 81       	ldd	r24, Y+2	; 0x02
    2a98:	8f 5f       	subi	r24, 0xFF	; 255
    2a9a:	8a 83       	std	Y+2, r24	; 0x02
    2a9c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a9e:	8e 81       	ldd	r24, Y+6	; 0x06
    2aa0:	98 17       	cp	r25, r24
    2aa2:	f8 f2       	brcs	.-66     	; 0x2a62 <DrvUartDirectSendBytes+0x22>
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    2aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    2aa6:	81 30       	cpi	r24, 0x01	; 1
    2aa8:	19 f5       	brne	.+70     	; 0x2af0 <DrvUartDirectSendBytes+0xb0>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2aaa:	1a 82       	std	Y+2, r1	; 0x02
    2aac:	1d c0       	rjmp	.+58     	; 0x2ae8 <DrvUartDirectSendBytes+0xa8>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    2aae:	00 00       	nop
    2ab0:	88 ec       	ldi	r24, 0xC8	; 200
    2ab2:	90 e0       	ldi	r25, 0x00	; 0
    2ab4:	fc 01       	movw	r30, r24
    2ab6:	80 81       	ld	r24, Z
    2ab8:	88 2f       	mov	r24, r24
    2aba:	90 e0       	ldi	r25, 0x00	; 0
    2abc:	80 72       	andi	r24, 0x20	; 32
    2abe:	90 70       	andi	r25, 0x00	; 0
    2ac0:	00 97       	sbiw	r24, 0x00	; 0
    2ac2:	b1 f3       	breq	.-20     	; 0x2ab0 <DrvUartDirectSendBytes+0x70>
			UDR1 = ptr_byte_to_send [ loop_send ];
    2ac4:	8e ec       	ldi	r24, 0xCE	; 206
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	2a 81       	ldd	r18, Y+2	; 0x02
    2aca:	22 2f       	mov	r18, r18
    2acc:	30 e0       	ldi	r19, 0x00	; 0
    2ace:	4c 81       	ldd	r20, Y+4	; 0x04
    2ad0:	5d 81       	ldd	r21, Y+5	; 0x05
    2ad2:	24 0f       	add	r18, r20
    2ad4:	35 1f       	adc	r19, r21
    2ad6:	f9 01       	movw	r30, r18
    2ad8:	20 81       	ld	r18, Z
    2ada:	fc 01       	movw	r30, r24
    2adc:	20 83       	st	Z, r18
			o_success = TRUE;
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	89 83       	std	Y+1, r24	; 0x01
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    2ae2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ae4:	8f 5f       	subi	r24, 0xFF	; 255
    2ae6:	8a 83       	std	Y+2, r24	; 0x02
    2ae8:	9a 81       	ldd	r25, Y+2	; 0x02
    2aea:	8e 81       	ldd	r24, Y+6	; 0x06
    2aec:	98 17       	cp	r25, r24
    2aee:	f8 f2       	brcs	.-66     	; 0x2aae <DrvUartDirectSendBytes+0x6e>
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
    2af0:	89 81       	ldd	r24, Y+1	; 0x01
}	
    2af2:	26 96       	adiw	r28, 0x06	; 6
    2af4:	0f b6       	in	r0, 0x3f	; 63
    2af6:	f8 94       	cli
    2af8:	de bf       	out	0x3e, r29	; 62
    2afa:	0f be       	out	0x3f, r0	; 63
    2afc:	cd bf       	out	0x3d, r28	; 61
    2afe:	cf 91       	pop	r28
    2b00:	df 91       	pop	r29
    2b02:	08 95       	ret

00002b04 <DrvUartSendByte>:



//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
    2b04:	df 93       	push	r29
    2b06:	cf 93       	push	r28
    2b08:	00 d0       	rcall	.+0      	; 0x2b0a <DrvUartSendByte+0x6>
    2b0a:	0f 92       	push	r0
    2b0c:	cd b7       	in	r28, 0x3d	; 61
    2b0e:	de b7       	in	r29, 0x3e	; 62
    2b10:	8a 83       	std	Y+2, r24	; 0x02
    2b12:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = FALSE;
    2b14:	19 82       	std	Y+1, r1	; 0x01
	if( index_uart== E_USART_0 )
    2b16:	8a 81       	ldd	r24, Y+2	; 0x02
    2b18:	88 23       	and	r24, r24
    2b1a:	99 f4       	brne	.+38     	; 0x2b42 <DrvUartSendByte+0x3e>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    2b1c:	00 00       	nop
    2b1e:	80 ec       	ldi	r24, 0xC0	; 192
    2b20:	90 e0       	ldi	r25, 0x00	; 0
    2b22:	fc 01       	movw	r30, r24
    2b24:	80 81       	ld	r24, Z
    2b26:	88 2f       	mov	r24, r24
    2b28:	90 e0       	ldi	r25, 0x00	; 0
    2b2a:	80 72       	andi	r24, 0x20	; 32
    2b2c:	90 70       	andi	r25, 0x00	; 0
    2b2e:	00 97       	sbiw	r24, 0x00	; 0
    2b30:	b1 f3       	breq	.-20     	; 0x2b1e <DrvUartSendByte+0x1a>
		UDR0 = byte_to_send;
    2b32:	86 ec       	ldi	r24, 0xC6	; 198
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	2b 81       	ldd	r18, Y+3	; 0x03
    2b38:	fc 01       	movw	r30, r24
    2b3a:	20 83       	st	Z, r18
		o_success = TRUE;
    2b3c:	81 e0       	ldi	r24, 0x01	; 1
    2b3e:	89 83       	std	Y+1, r24	; 0x01
    2b40:	15 c0       	rjmp	.+42     	; 0x2b6c <DrvUartSendByte+0x68>
	}
	else if( index_uart == E_USART_1 )
    2b42:	8a 81       	ldd	r24, Y+2	; 0x02
    2b44:	81 30       	cpi	r24, 0x01	; 1
    2b46:	91 f4       	brne	.+36     	; 0x2b6c <DrvUartSendByte+0x68>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    2b48:	00 00       	nop
    2b4a:	88 ec       	ldi	r24, 0xC8	; 200
    2b4c:	90 e0       	ldi	r25, 0x00	; 0
    2b4e:	fc 01       	movw	r30, r24
    2b50:	80 81       	ld	r24, Z
    2b52:	88 2f       	mov	r24, r24
    2b54:	90 e0       	ldi	r25, 0x00	; 0
    2b56:	80 72       	andi	r24, 0x20	; 32
    2b58:	90 70       	andi	r25, 0x00	; 0
    2b5a:	00 97       	sbiw	r24, 0x00	; 0
    2b5c:	b1 f3       	breq	.-20     	; 0x2b4a <DrvUartSendByte+0x46>
		UDR1 = byte_to_send;
    2b5e:	8e ec       	ldi	r24, 0xCE	; 206
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	2b 81       	ldd	r18, Y+3	; 0x03
    2b64:	fc 01       	movw	r30, r24
    2b66:	20 83       	st	Z, r18
		o_success = TRUE;
    2b68:	81 e0       	ldi	r24, 0x01	; 1
    2b6a:	89 83       	std	Y+1, r24	; 0x01
	}
	return o_success;
    2b6c:	89 81       	ldd	r24, Y+1	; 0x01
}	
    2b6e:	0f 90       	pop	r0
    2b70:	0f 90       	pop	r0
    2b72:	0f 90       	pop	r0
    2b74:	cf 91       	pop	r28
    2b76:	df 91       	pop	r29
    2b78:	08 95       	ret

00002b7a <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U i_message[50U], Int8U *i_message_len )
{
    2b7a:	df 93       	push	r29
    2b7c:	cf 93       	push	r28
    2b7e:	00 d0       	rcall	.+0      	; 0x2b80 <DrvUart0ReadMessage+0x6>
    2b80:	00 d0       	rcall	.+0      	; 0x2b82 <DrvUart0ReadMessage+0x8>
    2b82:	0f 92       	push	r0
    2b84:	cd b7       	in	r28, 0x3d	; 61
    2b86:	de b7       	in	r29, 0x3e	; 62
    2b88:	9b 83       	std	Y+3, r25	; 0x03
    2b8a:	8a 83       	std	Y+2, r24	; 0x02
    2b8c:	7d 83       	std	Y+5, r23	; 0x05
    2b8e:	6c 83       	std	Y+4, r22	; 0x04
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    2b90:	19 82       	std	Y+1, r1	; 0x01
    2b92:	13 c0       	rjmp	.+38     	; 0x2bba <DrvUart0ReadMessage+0x40>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    2b94:	89 81       	ldd	r24, Y+1	; 0x01
    2b96:	88 2f       	mov	r24, r24
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	2a 81       	ldd	r18, Y+2	; 0x02
    2b9c:	3b 81       	ldd	r19, Y+3	; 0x03
    2b9e:	82 0f       	add	r24, r18
    2ba0:	93 1f       	adc	r25, r19
    2ba2:	29 81       	ldd	r18, Y+1	; 0x01
    2ba4:	22 2f       	mov	r18, r18
    2ba6:	30 e0       	ldi	r19, 0x00	; 0
    2ba8:	2f 57       	subi	r18, 0x7F	; 127
    2baa:	32 4f       	sbci	r19, 0xF2	; 242
    2bac:	f9 01       	movw	r30, r18
    2bae:	20 81       	ld	r18, Z
    2bb0:	fc 01       	movw	r30, r24
    2bb2:	20 83       	st	Z, r18

//on recupere le message
void DrvUart0ReadMessage( Int8U i_message[50U], Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    2bb4:	89 81       	ldd	r24, Y+1	; 0x01
    2bb6:	8f 5f       	subi	r24, 0xFF	; 255
    2bb8:	89 83       	std	Y+1, r24	; 0x01
    2bba:	80 91 b3 0a 	lds	r24, 0x0AB3
    2bbe:	99 81       	ldd	r25, Y+1	; 0x01
    2bc0:	98 17       	cp	r25, r24
    2bc2:	40 f3       	brcs	.-48     	; 0x2b94 <DrvUart0ReadMessage+0x1a>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    2bc4:	20 91 b3 0a 	lds	r18, 0x0AB3
    2bc8:	8c 81       	ldd	r24, Y+4	; 0x04
    2bca:	9d 81       	ldd	r25, Y+5	; 0x05
    2bcc:	fc 01       	movw	r30, r24
    2bce:	20 83       	st	Z, r18
}
    2bd0:	0f 90       	pop	r0
    2bd2:	0f 90       	pop	r0
    2bd4:	0f 90       	pop	r0
    2bd6:	0f 90       	pop	r0
    2bd8:	0f 90       	pop	r0
    2bda:	cf 91       	pop	r28
    2bdc:	df 91       	pop	r29
    2bde:	08 95       	ret

00002be0 <DrvUartSetPtrfctReceiveComplete>:


//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
    2be0:	df 93       	push	r29
    2be2:	cf 93       	push	r28
    2be4:	00 d0       	rcall	.+0      	; 0x2be6 <DrvUartSetPtrfctReceiveComplete+0x6>
    2be6:	0f 92       	push	r0
    2be8:	cd b7       	in	r28, 0x3d	; 61
    2bea:	de b7       	in	r29, 0x3e	; 62
    2bec:	89 83       	std	Y+1, r24	; 0x01
    2bee:	7b 83       	std	Y+3, r23	; 0x03
    2bf0:	6a 83       	std	Y+2, r22	; 0x02
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    2bf2:	89 81       	ldd	r24, Y+1	; 0x01
    2bf4:	88 23       	and	r24, r24
    2bf6:	31 f4       	brne	.+12     	; 0x2c04 <DrvUartSetPtrfctReceiveComplete+0x24>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    2bf8:	8a 81       	ldd	r24, Y+2	; 0x02
    2bfa:	9b 81       	ldd	r25, Y+3	; 0x03
    2bfc:	90 93 b0 0a 	sts	0x0AB0, r25
    2c00:	80 93 af 0a 	sts	0x0AAF, r24
		}
	#endif
	#ifdef CONF_UART_1_INDEX
		if(index_uart == CONF_UART_1_INDEX)
    2c04:	89 81       	ldd	r24, Y+1	; 0x01
    2c06:	81 30       	cpi	r24, 0x01	; 1
    2c08:	31 f4       	brne	.+12     	; 0x2c16 <DrvUartSetPtrfctReceiveComplete+0x36>
		{
			loc_ptrfct_Isr_Callback_Uart1_RX = ptrfct ;
    2c0a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c0c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c0e:	90 93 b2 0a 	sts	0x0AB2, r25
    2c12:	80 93 b1 0a 	sts	0x0AB1, r24
		}
	#endif
}
    2c16:	0f 90       	pop	r0
    2c18:	0f 90       	pop	r0
    2c1a:	0f 90       	pop	r0
    2c1c:	cf 91       	pop	r28
    2c1e:	df 91       	pop	r29
    2c20:	08 95       	ret

00002c22 <__vector_20>:
//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    2c22:	1f 92       	push	r1
    2c24:	0f 92       	push	r0
    2c26:	0f b6       	in	r0, 0x3f	; 63
    2c28:	0f 92       	push	r0
    2c2a:	00 90 5b 00 	lds	r0, 0x005B
    2c2e:	0f 92       	push	r0
    2c30:	11 24       	eor	r1, r1
    2c32:	2f 93       	push	r18
    2c34:	3f 93       	push	r19
    2c36:	4f 93       	push	r20
    2c38:	5f 93       	push	r21
    2c3a:	6f 93       	push	r22
    2c3c:	7f 93       	push	r23
    2c3e:	8f 93       	push	r24
    2c40:	9f 93       	push	r25
    2c42:	af 93       	push	r26
    2c44:	bf 93       	push	r27
    2c46:	ef 93       	push	r30
    2c48:	ff 93       	push	r31
    2c4a:	df 93       	push	r29
    2c4c:	cf 93       	push	r28
    2c4e:	00 d0       	rcall	.+0      	; 0x2c50 <__vector_20+0x2e>
    2c50:	cd b7       	in	r28, 0x3d	; 61
    2c52:	de b7       	in	r29, 0x3e	; 62
	#ifdef CONF_UART_0_INDEX	
		Int8U rcv_byte = 0U;
    2c54:	1a 82       	std	Y+2, r1	; 0x02
		//on enregistre l'octet recu
		rcv_byte = UDR0;
    2c56:	86 ec       	ldi	r24, 0xC6	; 198
    2c58:	90 e0       	ldi	r25, 0x00	; 0
    2c5a:	fc 01       	movw	r30, r24
    2c5c:	80 81       	ld	r24, Z
    2c5e:	8a 83       	std	Y+2, r24	; 0x02
		//si on a deja recu le start frame
		if( start_frame_uart_0 == FALSE )
    2c60:	80 91 b5 0a 	lds	r24, 0x0AB5
    2c64:	88 23       	and	r24, r24
    2c66:	71 f4       	brne	.+28     	; 0x2c84 <__vector_20+0x62>
        {
			//si c'est un debut de trame
			if(rcv_byte == '*' )
    2c68:	8a 81       	ldd	r24, Y+2	; 0x02
    2c6a:	8a 32       	cpi	r24, 0x2A	; 42
    2c6c:	09 f0       	breq	.+2      	; 0x2c70 <__vector_20+0x4e>
    2c6e:	50 c0       	rjmp	.+160    	; 0x2d10 <__vector_20+0xee>
			{
				buff_uart_0[ 0U ] = '*';
    2c70:	8a e2       	ldi	r24, 0x2A	; 42
    2c72:	80 93 b3 0d 	sts	0x0DB3, r24
				ptr_buff_uart_0 = 1U;
    2c76:	81 e0       	ldi	r24, 0x01	; 1
    2c78:	80 93 b4 0a 	sts	0x0AB4, r24
				//on a recu le start frame
				start_frame_uart_0 = TRUE;
    2c7c:	81 e0       	ldi	r24, 0x01	; 1
    2c7e:	80 93 b5 0a 	sts	0x0AB5, r24
    2c82:	46 c0       	rjmp	.+140    	; 0x2d10 <__vector_20+0xee>
			}
		}
		else
		{
			//on charge le message dans le buff_uart_0er
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    2c84:	80 91 b4 0a 	lds	r24, 0x0AB4
    2c88:	88 2f       	mov	r24, r24
    2c8a:	90 e0       	ldi	r25, 0x00	; 0
    2c8c:	8d 54       	subi	r24, 0x4D	; 77
    2c8e:	92 4f       	sbci	r25, 0xF2	; 242
    2c90:	2a 81       	ldd	r18, Y+2	; 0x02
    2c92:	fc 01       	movw	r30, r24
    2c94:	20 83       	st	Z, r18
			ptr_buff_uart_0++;	
    2c96:	80 91 b4 0a 	lds	r24, 0x0AB4
    2c9a:	8f 5f       	subi	r24, 0xFF	; 255
    2c9c:	80 93 b4 0a 	sts	0x0AB4, r24
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    2ca0:	80 91 b4 0a 	lds	r24, 0x0AB4
    2ca4:	88 2f       	mov	r24, r24
    2ca6:	90 e0       	ldi	r25, 0x00	; 0
    2ca8:	01 97       	sbiw	r24, 0x01	; 1
    2caa:	8d 54       	subi	r24, 0x4D	; 77
    2cac:	92 4f       	sbci	r25, 0xF2	; 242
    2cae:	fc 01       	movw	r30, r24
    2cb0:	80 81       	ld	r24, Z
    2cb2:	83 32       	cpi	r24, 0x23	; 35
    2cb4:	69 f5       	brne	.+90     	; 0x2d10 <__vector_20+0xee>
    2cb6:	80 91 b4 0a 	lds	r24, 0x0AB4
    2cba:	88 2f       	mov	r24, r24
    2cbc:	90 e0       	ldi	r25, 0x00	; 0
    2cbe:	02 97       	sbiw	r24, 0x02	; 2
    2cc0:	8d 54       	subi	r24, 0x4D	; 77
    2cc2:	92 4f       	sbci	r25, 0xF2	; 242
    2cc4:	fc 01       	movw	r30, r24
    2cc6:	80 81       	ld	r24, Z
    2cc8:	83 32       	cpi	r24, 0x23	; 35
    2cca:	11 f5       	brne	.+68     	; 0x2d10 <__vector_20+0xee>
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    2ccc:	19 82       	std	Y+1, r1	; 0x01
    2cce:	11 c0       	rjmp	.+34     	; 0x2cf2 <__vector_20+0xd0>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    2cd0:	89 81       	ldd	r24, Y+1	; 0x01
    2cd2:	88 2f       	mov	r24, r24
    2cd4:	90 e0       	ldi	r25, 0x00	; 0
    2cd6:	29 81       	ldd	r18, Y+1	; 0x01
    2cd8:	22 2f       	mov	r18, r18
    2cda:	30 e0       	ldi	r19, 0x00	; 0
    2cdc:	2d 54       	subi	r18, 0x4D	; 77
    2cde:	32 4f       	sbci	r19, 0xF2	; 242
    2ce0:	f9 01       	movw	r30, r18
    2ce2:	20 81       	ld	r18, Z
    2ce4:	8f 57       	subi	r24, 0x7F	; 127
    2ce6:	92 4f       	sbci	r25, 0xF2	; 242
    2ce8:	fc 01       	movw	r30, r24
    2cea:	20 83       	st	Z, r18
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
			ptr_buff_uart_0++;	
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    2cec:	89 81       	ldd	r24, Y+1	; 0x01
    2cee:	8f 5f       	subi	r24, 0xFF	; 255
    2cf0:	89 83       	std	Y+1, r24	; 0x01
    2cf2:	80 91 b4 0a 	lds	r24, 0x0AB4
    2cf6:	99 81       	ldd	r25, Y+1	; 0x01
    2cf8:	98 17       	cp	r25, r24
    2cfa:	50 f3       	brcs	.-44     	; 0x2cd0 <__vector_20+0xae>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
				} 
				//on stock la taille
				in_message_len_0 = ptr_buff_uart_0;
    2cfc:	80 91 b4 0a 	lds	r24, 0x0AB4
    2d00:	80 93 b3 0a 	sts	0x0AB3, r24
				//on attend le start frame
				start_frame_uart_0 = FALSE;				
    2d04:	10 92 b5 0a 	sts	0x0AB5, r1
				//on lance l'event
				DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    2d08:	84 e0       	ldi	r24, 0x04	; 4
    2d0a:	90 e0       	ldi	r25, 0x00	; 0
    2d0c:	0e 94 8a 09 	call	0x1314	; 0x1314 <DrvEventAddEvent>
			}			
		}		
	#endif
}
    2d10:	0f 90       	pop	r0
    2d12:	0f 90       	pop	r0
    2d14:	cf 91       	pop	r28
    2d16:	df 91       	pop	r29
    2d18:	ff 91       	pop	r31
    2d1a:	ef 91       	pop	r30
    2d1c:	bf 91       	pop	r27
    2d1e:	af 91       	pop	r26
    2d20:	9f 91       	pop	r25
    2d22:	8f 91       	pop	r24
    2d24:	7f 91       	pop	r23
    2d26:	6f 91       	pop	r22
    2d28:	5f 91       	pop	r21
    2d2a:	4f 91       	pop	r20
    2d2c:	3f 91       	pop	r19
    2d2e:	2f 91       	pop	r18
    2d30:	0f 90       	pop	r0
    2d32:	00 92 5b 00 	sts	0x005B, r0
    2d36:	0f 90       	pop	r0
    2d38:	0f be       	out	0x3f, r0	; 63
    2d3a:	0f 90       	pop	r0
    2d3c:	1f 90       	pop	r1
    2d3e:	18 95       	reti

00002d40 <micAdcSetReferenceSelectionBits>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
    2d40:	df 93       	push	r29
    2d42:	cf 93       	push	r28
    2d44:	00 d0       	rcall	.+0      	; 0x2d46 <micAdcSetReferenceSelectionBits+0x6>
    2d46:	0f 92       	push	r0
    2d48:	cd b7       	in	r28, 0x3d	; 61
    2d4a:	de b7       	in	r29, 0x3e	; 62
    2d4c:	9b 83       	std	Y+3, r25	; 0x03
    2d4e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    2d54:	8c e7       	ldi	r24, 0x7C	; 124
    2d56:	90 e0       	ldi	r25, 0x00	; 0
    2d58:	2c e7       	ldi	r18, 0x7C	; 124
    2d5a:	30 e0       	ldi	r19, 0x00	; 0
    2d5c:	f9 01       	movw	r30, r18
    2d5e:	20 81       	ld	r18, Z
    2d60:	32 2f       	mov	r19, r18
    2d62:	3f 73       	andi	r19, 0x3F	; 63
    2d64:	2a 81       	ldd	r18, Y+2	; 0x02
    2d66:	20 7c       	andi	r18, 0xC0	; 192
    2d68:	23 2b       	or	r18, r19
    2d6a:	fc 01       	movw	r30, r24
    2d6c:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d70:	0f 90       	pop	r0
    2d72:	0f 90       	pop	r0
    2d74:	0f 90       	pop	r0
    2d76:	cf 91       	pop	r28
    2d78:	df 91       	pop	r29
    2d7a:	08 95       	ret

00002d7c <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
    2d7c:	df 93       	push	r29
    2d7e:	cf 93       	push	r28
    2d80:	0f 92       	push	r0
    2d82:	cd b7       	in	r28, 0x3d	; 61
    2d84:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2d86:	81 e0       	ldi	r24, 0x01	; 1
    2d88:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADMUX,ADLAR,TRUE);
    2d8a:	8c e7       	ldi	r24, 0x7C	; 124
    2d8c:	90 e0       	ldi	r25, 0x00	; 0
    2d8e:	2c e7       	ldi	r18, 0x7C	; 124
    2d90:	30 e0       	ldi	r19, 0x00	; 0
    2d92:	f9 01       	movw	r30, r18
    2d94:	20 81       	ld	r18, Z
    2d96:	20 62       	ori	r18, 0x20	; 32
    2d98:	fc 01       	movw	r30, r24
    2d9a:	20 83       	st	Z, r18
	return o_success;
    2d9c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d9e:	0f 90       	pop	r0
    2da0:	cf 91       	pop	r28
    2da2:	df 91       	pop	r29
    2da4:	08 95       	ret

00002da6 <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
    2da6:	df 93       	push	r29
    2da8:	cf 93       	push	r28
    2daa:	cd b7       	in	r28, 0x3d	; 61
    2dac:	de b7       	in	r29, 0x3e	; 62
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    2dae:	8c e7       	ldi	r24, 0x7C	; 124
    2db0:	90 e0       	ldi	r25, 0x00	; 0
    2db2:	fc 01       	movw	r30, r24
    2db4:	80 81       	ld	r24, Z
    2db6:	81 70       	andi	r24, 0x01	; 1
}
    2db8:	cf 91       	pop	r28
    2dba:	df 91       	pop	r29
    2dbc:	08 95       	ret

00002dbe <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
    2dbe:	df 93       	push	r29
    2dc0:	cf 93       	push	r28
    2dc2:	0f 92       	push	r0
    2dc4:	cd b7       	in	r28, 0x3d	; 61
    2dc6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2dc8:	81 e0       	ldi	r24, 0x01	; 1
    2dca:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADMUX,ADLAR,FALSE);
    2dcc:	8c e7       	ldi	r24, 0x7C	; 124
    2dce:	90 e0       	ldi	r25, 0x00	; 0
    2dd0:	2c e7       	ldi	r18, 0x7C	; 124
    2dd2:	30 e0       	ldi	r19, 0x00	; 0
    2dd4:	f9 01       	movw	r30, r18
    2dd6:	20 81       	ld	r18, Z
    2dd8:	2f 7d       	andi	r18, 0xDF	; 223
    2dda:	fc 01       	movw	r30, r24
    2ddc:	20 83       	st	Z, r18
	return o_success;
    2dde:	89 81       	ldd	r24, Y+1	; 0x01
}
    2de0:	0f 90       	pop	r0
    2de2:	cf 91       	pop	r28
    2de4:	df 91       	pop	r29
    2de6:	08 95       	ret

00002de8 <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
    2de8:	df 93       	push	r29
    2dea:	cf 93       	push	r28
    2dec:	00 d0       	rcall	.+0      	; 0x2dee <micAdcSetAnalogChannelandGainSelectionBits+0x6>
    2dee:	0f 92       	push	r0
    2df0:	cd b7       	in	r28, 0x3d	; 61
    2df2:	de b7       	in	r29, 0x3e	; 62
    2df4:	9b 83       	std	Y+3, r25	; 0x03
    2df6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2df8:	81 e0       	ldi	r24, 0x01	; 1
    2dfa:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    2dfc:	8c e7       	ldi	r24, 0x7C	; 124
    2dfe:	90 e0       	ldi	r25, 0x00	; 0
    2e00:	2c e7       	ldi	r18, 0x7C	; 124
    2e02:	30 e0       	ldi	r19, 0x00	; 0
    2e04:	f9 01       	movw	r30, r18
    2e06:	20 81       	ld	r18, Z
    2e08:	32 2f       	mov	r19, r18
    2e0a:	30 7e       	andi	r19, 0xE0	; 224
    2e0c:	2a 81       	ldd	r18, Y+2	; 0x02
    2e0e:	2f 71       	andi	r18, 0x1F	; 31
    2e10:	23 2b       	or	r18, r19
    2e12:	fc 01       	movw	r30, r24
    2e14:	20 83       	st	Z, r18
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
    2e16:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e18:	0f 90       	pop	r0
    2e1a:	0f 90       	pop	r0
    2e1c:	0f 90       	pop	r0
    2e1e:	cf 91       	pop	r28
    2e20:	df 91       	pop	r29
    2e22:	08 95       	ret

00002e24 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
    2e24:	df 93       	push	r29
    2e26:	cf 93       	push	r28
    2e28:	cd b7       	in	r28, 0x3d	; 61
    2e2a:	de b7       	in	r29, 0x3e	; 62
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    2e2c:	8c e7       	ldi	r24, 0x7C	; 124
    2e2e:	90 e0       	ldi	r25, 0x00	; 0
    2e30:	fc 01       	movw	r30, r24
    2e32:	80 81       	ld	r24, Z
    2e34:	88 2f       	mov	r24, r24
    2e36:	90 e0       	ldi	r25, 0x00	; 0
    2e38:	8f 71       	andi	r24, 0x1F	; 31
    2e3a:	90 70       	andi	r25, 0x00	; 0
}
    2e3c:	cf 91       	pop	r28
    2e3e:	df 91       	pop	r29
    2e40:	08 95       	ret

00002e42 <micAdcSetAdcEnable>:


//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
    2e42:	df 93       	push	r29
    2e44:	cf 93       	push	r28
    2e46:	0f 92       	push	r0
    2e48:	cd b7       	in	r28, 0x3d	; 61
    2e4a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2e4c:	81 e0       	ldi	r24, 0x01	; 1
    2e4e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADEN,TRUE);
    2e50:	8a e7       	ldi	r24, 0x7A	; 122
    2e52:	90 e0       	ldi	r25, 0x00	; 0
    2e54:	2a e7       	ldi	r18, 0x7A	; 122
    2e56:	30 e0       	ldi	r19, 0x00	; 0
    2e58:	f9 01       	movw	r30, r18
    2e5a:	20 81       	ld	r18, Z
    2e5c:	20 68       	ori	r18, 0x80	; 128
    2e5e:	fc 01       	movw	r30, r24
    2e60:	20 83       	st	Z, r18
	return o_success;
    2e62:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e64:	0f 90       	pop	r0
    2e66:	cf 91       	pop	r28
    2e68:	df 91       	pop	r29
    2e6a:	08 95       	ret

00002e6c <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
    2e6c:	df 93       	push	r29
    2e6e:	cf 93       	push	r28
    2e70:	0f 92       	push	r0
    2e72:	cd b7       	in	r28, 0x3d	; 61
    2e74:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2e76:	81 e0       	ldi	r24, 0x01	; 1
    2e78:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADEN,FALSE);
    2e7a:	8a e7       	ldi	r24, 0x7A	; 122
    2e7c:	90 e0       	ldi	r25, 0x00	; 0
    2e7e:	2a e7       	ldi	r18, 0x7A	; 122
    2e80:	30 e0       	ldi	r19, 0x00	; 0
    2e82:	f9 01       	movw	r30, r18
    2e84:	20 81       	ld	r18, Z
    2e86:	2f 77       	andi	r18, 0x7F	; 127
    2e88:	fc 01       	movw	r30, r24
    2e8a:	20 83       	st	Z, r18
	return o_success;
    2e8c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e8e:	0f 90       	pop	r0
    2e90:	cf 91       	pop	r28
    2e92:	df 91       	pop	r29
    2e94:	08 95       	ret

00002e96 <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
    2e96:	df 93       	push	r29
    2e98:	cf 93       	push	r28
    2e9a:	0f 92       	push	r0
    2e9c:	cd b7       	in	r28, 0x3d	; 61
    2e9e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2ea0:	81 e0       	ldi	r24, 0x01	; 1
    2ea2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADSC,TRUE);
    2ea4:	8a e7       	ldi	r24, 0x7A	; 122
    2ea6:	90 e0       	ldi	r25, 0x00	; 0
    2ea8:	2a e7       	ldi	r18, 0x7A	; 122
    2eaa:	30 e0       	ldi	r19, 0x00	; 0
    2eac:	f9 01       	movw	r30, r18
    2eae:	20 81       	ld	r18, Z
    2eb0:	20 64       	ori	r18, 0x40	; 64
    2eb2:	fc 01       	movw	r30, r24
    2eb4:	20 83       	st	Z, r18
	return o_success;
    2eb6:	89 81       	ldd	r24, Y+1	; 0x01
}
    2eb8:	0f 90       	pop	r0
    2eba:	cf 91       	pop	r28
    2ebc:	df 91       	pop	r29
    2ebe:	08 95       	ret

00002ec0 <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
    2ec0:	df 93       	push	r29
    2ec2:	cf 93       	push	r28
    2ec4:	0f 92       	push	r0
    2ec6:	cd b7       	in	r28, 0x3d	; 61
    2ec8:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2eca:	81 e0       	ldi	r24, 0x01	; 1
    2ecc:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADATE,TRUE);
    2ece:	8a e7       	ldi	r24, 0x7A	; 122
    2ed0:	90 e0       	ldi	r25, 0x00	; 0
    2ed2:	2a e7       	ldi	r18, 0x7A	; 122
    2ed4:	30 e0       	ldi	r19, 0x00	; 0
    2ed6:	f9 01       	movw	r30, r18
    2ed8:	20 81       	ld	r18, Z
    2eda:	20 62       	ori	r18, 0x20	; 32
    2edc:	fc 01       	movw	r30, r24
    2ede:	20 83       	st	Z, r18
	return o_success;
    2ee0:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ee2:	0f 90       	pop	r0
    2ee4:	cf 91       	pop	r28
    2ee6:	df 91       	pop	r29
    2ee8:	08 95       	ret

00002eea <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
    2eea:	df 93       	push	r29
    2eec:	cf 93       	push	r28
    2eee:	0f 92       	push	r0
    2ef0:	cd b7       	in	r28, 0x3d	; 61
    2ef2:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2ef4:	81 e0       	ldi	r24, 0x01	; 1
    2ef6:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADATE,FALSE);
    2ef8:	8a e7       	ldi	r24, 0x7A	; 122
    2efa:	90 e0       	ldi	r25, 0x00	; 0
    2efc:	2a e7       	ldi	r18, 0x7A	; 122
    2efe:	30 e0       	ldi	r19, 0x00	; 0
    2f00:	f9 01       	movw	r30, r18
    2f02:	20 81       	ld	r18, Z
    2f04:	2f 7d       	andi	r18, 0xDF	; 223
    2f06:	fc 01       	movw	r30, r24
    2f08:	20 83       	st	Z, r18
	return o_success;
    2f0a:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f0c:	0f 90       	pop	r0
    2f0e:	cf 91       	pop	r28
    2f10:	df 91       	pop	r29
    2f12:	08 95       	ret

00002f14 <micAdcClearConversionCompletedFlag>:

//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
    2f14:	df 93       	push	r29
    2f16:	cf 93       	push	r28
    2f18:	0f 92       	push	r0
    2f1a:	cd b7       	in	r28, 0x3d	; 61
    2f1c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f1e:	81 e0       	ldi	r24, 0x01	; 1
    2f20:	89 83       	std	Y+1, r24	; 0x01
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    2f22:	8a e7       	ldi	r24, 0x7A	; 122
    2f24:	90 e0       	ldi	r25, 0x00	; 0
    2f26:	2a e7       	ldi	r18, 0x7A	; 122
    2f28:	30 e0       	ldi	r19, 0x00	; 0
    2f2a:	f9 01       	movw	r30, r18
    2f2c:	20 81       	ld	r18, Z
    2f2e:	2f 7a       	andi	r18, 0xAF	; 175
    2f30:	20 61       	ori	r18, 0x10	; 16
    2f32:	fc 01       	movw	r30, r24
    2f34:	20 83       	st	Z, r18
	return o_success;
    2f36:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f38:	0f 90       	pop	r0
    2f3a:	cf 91       	pop	r28
    2f3c:	df 91       	pop	r29
    2f3e:	08 95       	ret

00002f40 <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
    2f40:	df 93       	push	r29
    2f42:	cf 93       	push	r28
    2f44:	0f 92       	push	r0
    2f46:	cd b7       	in	r28, 0x3d	; 61
    2f48:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f4a:	81 e0       	ldi	r24, 0x01	; 1
    2f4c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADIE,TRUE);
    2f4e:	8a e7       	ldi	r24, 0x7A	; 122
    2f50:	90 e0       	ldi	r25, 0x00	; 0
    2f52:	2a e7       	ldi	r18, 0x7A	; 122
    2f54:	30 e0       	ldi	r19, 0x00	; 0
    2f56:	f9 01       	movw	r30, r18
    2f58:	20 81       	ld	r18, Z
    2f5a:	28 60       	ori	r18, 0x08	; 8
    2f5c:	fc 01       	movw	r30, r24
    2f5e:	20 83       	st	Z, r18
	return o_success;
    2f60:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f62:	0f 90       	pop	r0
    2f64:	cf 91       	pop	r28
    2f66:	df 91       	pop	r29
    2f68:	08 95       	ret

00002f6a <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
    2f6a:	df 93       	push	r29
    2f6c:	cf 93       	push	r28
    2f6e:	0f 92       	push	r0
    2f70:	cd b7       	in	r28, 0x3d	; 61
    2f72:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(ADCSRA,ADIE,FALSE);
    2f78:	8a e7       	ldi	r24, 0x7A	; 122
    2f7a:	90 e0       	ldi	r25, 0x00	; 0
    2f7c:	2a e7       	ldi	r18, 0x7A	; 122
    2f7e:	30 e0       	ldi	r19, 0x00	; 0
    2f80:	f9 01       	movw	r30, r18
    2f82:	20 81       	ld	r18, Z
    2f84:	27 7f       	andi	r18, 0xF7	; 247
    2f86:	fc 01       	movw	r30, r24
    2f88:	20 83       	st	Z, r18
	return o_success;
    2f8a:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f8c:	0f 90       	pop	r0
    2f8e:	cf 91       	pop	r28
    2f90:	df 91       	pop	r29
    2f92:	08 95       	ret

00002f94 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
    2f94:	df 93       	push	r29
    2f96:	cf 93       	push	r28
    2f98:	00 d0       	rcall	.+0      	; 0x2f9a <micAdcSetPrescalerSelectBits+0x6>
    2f9a:	0f 92       	push	r0
    2f9c:	cd b7       	in	r28, 0x3d	; 61
    2f9e:	de b7       	in	r29, 0x3e	; 62
    2fa0:	9b 83       	std	Y+3, r25	; 0x03
    2fa2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2fa4:	81 e0       	ldi	r24, 0x01	; 1
    2fa6:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    2fa8:	8a e7       	ldi	r24, 0x7A	; 122
    2faa:	90 e0       	ldi	r25, 0x00	; 0
    2fac:	2a e7       	ldi	r18, 0x7A	; 122
    2fae:	30 e0       	ldi	r19, 0x00	; 0
    2fb0:	f9 01       	movw	r30, r18
    2fb2:	20 81       	ld	r18, Z
    2fb4:	32 2f       	mov	r19, r18
    2fb6:	38 7f       	andi	r19, 0xF8	; 248
    2fb8:	2a 81       	ldd	r18, Y+2	; 0x02
    2fba:	27 70       	andi	r18, 0x07	; 7
    2fbc:	23 2b       	or	r18, r19
    2fbe:	fc 01       	movw	r30, r24
    2fc0:	20 83       	st	Z, r18
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
    2fc2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2fc4:	0f 90       	pop	r0
    2fc6:	0f 90       	pop	r0
    2fc8:	0f 90       	pop	r0
    2fca:	cf 91       	pop	r28
    2fcc:	df 91       	pop	r29
    2fce:	08 95       	ret

00002fd0 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
    2fd0:	df 93       	push	r29
    2fd2:	cf 93       	push	r28
    2fd4:	00 d0       	rcall	.+0      	; 0x2fd6 <micAdcSetAutoTriggerSource+0x6>
    2fd6:	0f 92       	push	r0
    2fd8:	cd b7       	in	r28, 0x3d	; 61
    2fda:	de b7       	in	r29, 0x3e	; 62
    2fdc:	9b 83       	std	Y+3, r25	; 0x03
    2fde:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    2fe0:	81 e0       	ldi	r24, 0x01	; 1
    2fe2:	89 83       	std	Y+1, r24	; 0x01
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    2fe4:	8b e7       	ldi	r24, 0x7B	; 123
    2fe6:	90 e0       	ldi	r25, 0x00	; 0
    2fe8:	2b e7       	ldi	r18, 0x7B	; 123
    2fea:	30 e0       	ldi	r19, 0x00	; 0
    2fec:	f9 01       	movw	r30, r18
    2fee:	20 81       	ld	r18, Z
    2ff0:	32 2f       	mov	r19, r18
    2ff2:	38 7f       	andi	r19, 0xF8	; 248
    2ff4:	2a 81       	ldd	r18, Y+2	; 0x02
    2ff6:	27 70       	andi	r18, 0x07	; 7
    2ff8:	23 2b       	or	r18, r19
    2ffa:	fc 01       	movw	r30, r24
    2ffc:	20 83       	st	Z, r18
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
    2ffe:	89 81       	ldd	r24, Y+1	; 0x01
}
    3000:	0f 90       	pop	r0
    3002:	0f 90       	pop	r0
    3004:	0f 90       	pop	r0
    3006:	cf 91       	pop	r28
    3008:	df 91       	pop	r29
    300a:	08 95       	ret

0000300c <micAdcReadData8>:

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
    300c:	df 93       	push	r29
    300e:	cf 93       	push	r28
    3010:	cd b7       	in	r28, 0x3d	; 61
    3012:	de b7       	in	r29, 0x3e	; 62
	if(micAdcGetLeftAdjustResult() == TRUE)
    3014:	0e 94 d3 16 	call	0x2da6	; 0x2da6 <micAdcGetLeftAdjustResult>
    3018:	81 30       	cpi	r24, 0x01	; 1
    301a:	29 f4       	brne	.+10     	; 0x3026 <micAdcReadData8+0x1a>
	{	
		return ADCH;	
    301c:	89 e7       	ldi	r24, 0x79	; 121
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	fc 01       	movw	r30, r24
    3022:	80 81       	ld	r24, Z
    3024:	04 c0       	rjmp	.+8      	; 0x302e <micAdcReadData8+0x22>
	}
	else
	{
		return ADCL;	
    3026:	88 e7       	ldi	r24, 0x78	; 120
    3028:	90 e0       	ldi	r25, 0x00	; 0
    302a:	fc 01       	movw	r30, r24
    302c:	80 81       	ld	r24, Z
	}
}
    302e:	cf 91       	pop	r28
    3030:	df 91       	pop	r29
    3032:	08 95       	ret

00003034 <micAdcReadData16>:

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
    3034:	df 93       	push	r29
    3036:	cf 93       	push	r28
    3038:	cd b7       	in	r28, 0x3d	; 61
    303a:	de b7       	in	r29, 0x3e	; 62
	return ADC;	
    303c:	88 e7       	ldi	r24, 0x78	; 120
    303e:	90 e0       	ldi	r25, 0x00	; 0
    3040:	fc 01       	movw	r30, r24
    3042:	80 81       	ld	r24, Z
    3044:	91 81       	ldd	r25, Z+1	; 0x01
}
    3046:	cf 91       	pop	r28
    3048:	df 91       	pop	r29
    304a:	08 95       	ret

0000304c <micInterruptMasterControlUnitInterruptVectorSelect>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
    304c:	df 93       	push	r29
    304e:	cf 93       	push	r28
    3050:	00 d0       	rcall	.+0      	; 0x3052 <micInterruptMasterControlUnitInterruptVectorSelect+0x6>
    3052:	cd b7       	in	r28, 0x3d	; 61
    3054:	de b7       	in	r29, 0x3e	; 62
    3056:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3058:	81 e0       	ldi	r24, 0x01	; 1
    305a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,IVSEL,enable);
    305c:	8a 81       	ldd	r24, Y+2	; 0x02
    305e:	88 23       	and	r24, r24
    3060:	51 f0       	breq	.+20     	; 0x3076 <micInterruptMasterControlUnitInterruptVectorSelect+0x2a>
    3062:	85 e5       	ldi	r24, 0x55	; 85
    3064:	90 e0       	ldi	r25, 0x00	; 0
    3066:	25 e5       	ldi	r18, 0x55	; 85
    3068:	30 e0       	ldi	r19, 0x00	; 0
    306a:	f9 01       	movw	r30, r18
    306c:	20 81       	ld	r18, Z
    306e:	22 60       	ori	r18, 0x02	; 2
    3070:	fc 01       	movw	r30, r24
    3072:	20 83       	st	Z, r18
    3074:	09 c0       	rjmp	.+18     	; 0x3088 <micInterruptMasterControlUnitInterruptVectorSelect+0x3c>
    3076:	85 e5       	ldi	r24, 0x55	; 85
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	25 e5       	ldi	r18, 0x55	; 85
    307c:	30 e0       	ldi	r19, 0x00	; 0
    307e:	f9 01       	movw	r30, r18
    3080:	20 81       	ld	r18, Z
    3082:	2d 7f       	andi	r18, 0xFD	; 253
    3084:	fc 01       	movw	r30, r24
    3086:	20 83       	st	Z, r18
	return o_success;
    3088:	89 81       	ldd	r24, Y+1	; 0x01
}
    308a:	0f 90       	pop	r0
    308c:	0f 90       	pop	r0
    308e:	cf 91       	pop	r28
    3090:	df 91       	pop	r29
    3092:	08 95       	ret

00003094 <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
    3094:	df 93       	push	r29
    3096:	cf 93       	push	r28
    3098:	00 d0       	rcall	.+0      	; 0x309a <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x6>
    309a:	cd b7       	in	r28, 0x3d	; 61
    309c:	de b7       	in	r29, 0x3e	; 62
    309e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    30a0:	81 e0       	ldi	r24, 0x01	; 1
    30a2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,IVCE,enable);
    30a4:	8a 81       	ldd	r24, Y+2	; 0x02
    30a6:	88 23       	and	r24, r24
    30a8:	51 f0       	breq	.+20     	; 0x30be <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x2a>
    30aa:	85 e5       	ldi	r24, 0x55	; 85
    30ac:	90 e0       	ldi	r25, 0x00	; 0
    30ae:	25 e5       	ldi	r18, 0x55	; 85
    30b0:	30 e0       	ldi	r19, 0x00	; 0
    30b2:	f9 01       	movw	r30, r18
    30b4:	20 81       	ld	r18, Z
    30b6:	21 60       	ori	r18, 0x01	; 1
    30b8:	fc 01       	movw	r30, r24
    30ba:	20 83       	st	Z, r18
    30bc:	09 c0       	rjmp	.+18     	; 0x30d0 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x3c>
    30be:	85 e5       	ldi	r24, 0x55	; 85
    30c0:	90 e0       	ldi	r25, 0x00	; 0
    30c2:	25 e5       	ldi	r18, 0x55	; 85
    30c4:	30 e0       	ldi	r19, 0x00	; 0
    30c6:	f9 01       	movw	r30, r18
    30c8:	20 81       	ld	r18, Z
    30ca:	2e 7f       	andi	r18, 0xFE	; 254
    30cc:	fc 01       	movw	r30, r24
    30ce:	20 83       	st	Z, r18
	return o_success;
    30d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    30d2:	0f 90       	pop	r0
    30d4:	0f 90       	pop	r0
    30d6:	cf 91       	pop	r28
    30d8:	df 91       	pop	r29
    30da:	08 95       	ret

000030dc <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
    30dc:	df 93       	push	r29
    30de:	cf 93       	push	r28
    30e0:	00 d0       	rcall	.+0      	; 0x30e2 <micInterruptSenseControlBits0+0x6>
    30e2:	0f 92       	push	r0
    30e4:	cd b7       	in	r28, 0x3d	; 61
    30e6:	de b7       	in	r29, 0x3e	; 62
    30e8:	9b 83       	std	Y+3, r25	; 0x03
    30ea:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    30ec:	81 e0       	ldi	r24, 0x01	; 1
    30ee:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    30f0:	89 e6       	ldi	r24, 0x69	; 105
    30f2:	90 e0       	ldi	r25, 0x00	; 0
    30f4:	29 e6       	ldi	r18, 0x69	; 105
    30f6:	30 e0       	ldi	r19, 0x00	; 0
    30f8:	f9 01       	movw	r30, r18
    30fa:	30 81       	ld	r19, Z
    30fc:	2a 81       	ldd	r18, Y+2	; 0x02
    30fe:	23 2b       	or	r18, r19
    3100:	fc 01       	movw	r30, r24
    3102:	20 83       	st	Z, r18
	return o_success;
    3104:	89 81       	ldd	r24, Y+1	; 0x01
}
    3106:	0f 90       	pop	r0
    3108:	0f 90       	pop	r0
    310a:	0f 90       	pop	r0
    310c:	cf 91       	pop	r28
    310e:	df 91       	pop	r29
    3110:	08 95       	ret

00003112 <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
    3112:	df 93       	push	r29
    3114:	cf 93       	push	r28
    3116:	00 d0       	rcall	.+0      	; 0x3118 <micInterruptSenseControlBits1+0x6>
    3118:	0f 92       	push	r0
    311a:	cd b7       	in	r28, 0x3d	; 61
    311c:	de b7       	in	r29, 0x3e	; 62
    311e:	9b 83       	std	Y+3, r25	; 0x03
    3120:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3122:	81 e0       	ldi	r24, 0x01	; 1
    3124:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    3126:	89 e6       	ldi	r24, 0x69	; 105
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	29 e6       	ldi	r18, 0x69	; 105
    312c:	30 e0       	ldi	r19, 0x00	; 0
    312e:	f9 01       	movw	r30, r18
    3130:	30 81       	ld	r19, Z
    3132:	2a 81       	ldd	r18, Y+2	; 0x02
    3134:	23 2b       	or	r18, r19
    3136:	fc 01       	movw	r30, r24
    3138:	20 83       	st	Z, r18
	return o_success;
    313a:	89 81       	ldd	r24, Y+1	; 0x01
}
    313c:	0f 90       	pop	r0
    313e:	0f 90       	pop	r0
    3140:	0f 90       	pop	r0
    3142:	cf 91       	pop	r28
    3144:	df 91       	pop	r29
    3146:	08 95       	ret

00003148 <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
    3148:	df 93       	push	r29
    314a:	cf 93       	push	r28
    314c:	00 d0       	rcall	.+0      	; 0x314e <micInterruptSenseControlBits2+0x6>
    314e:	0f 92       	push	r0
    3150:	cd b7       	in	r28, 0x3d	; 61
    3152:	de b7       	in	r29, 0x3e	; 62
    3154:	9b 83       	std	Y+3, r25	; 0x03
    3156:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3158:	81 e0       	ldi	r24, 0x01	; 1
    315a:	89 83       	std	Y+1, r24	; 0x01
	EICRA |= trigger;
    315c:	89 e6       	ldi	r24, 0x69	; 105
    315e:	90 e0       	ldi	r25, 0x00	; 0
    3160:	29 e6       	ldi	r18, 0x69	; 105
    3162:	30 e0       	ldi	r19, 0x00	; 0
    3164:	f9 01       	movw	r30, r18
    3166:	30 81       	ld	r19, Z
    3168:	2a 81       	ldd	r18, Y+2	; 0x02
    316a:	23 2b       	or	r18, r19
    316c:	fc 01       	movw	r30, r24
    316e:	20 83       	st	Z, r18
	return o_success;
    3170:	89 81       	ldd	r24, Y+1	; 0x01
}
    3172:	0f 90       	pop	r0
    3174:	0f 90       	pop	r0
    3176:	0f 90       	pop	r0
    3178:	cf 91       	pop	r28
    317a:	df 91       	pop	r29
    317c:	08 95       	ret

0000317e <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
    317e:	df 93       	push	r29
    3180:	cf 93       	push	r28
    3182:	00 d0       	rcall	.+0      	; 0x3184 <micInterruptExternalInterruptRequestEnable0+0x6>
    3184:	cd b7       	in	r28, 0x3d	; 61
    3186:	de b7       	in	r29, 0x3e	; 62
    3188:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    318a:	81 e0       	ldi	r24, 0x01	; 1
    318c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT0,enable);
    318e:	8a 81       	ldd	r24, Y+2	; 0x02
    3190:	88 23       	and	r24, r24
    3192:	51 f0       	breq	.+20     	; 0x31a8 <micInterruptExternalInterruptRequestEnable0+0x2a>
    3194:	8d e3       	ldi	r24, 0x3D	; 61
    3196:	90 e0       	ldi	r25, 0x00	; 0
    3198:	2d e3       	ldi	r18, 0x3D	; 61
    319a:	30 e0       	ldi	r19, 0x00	; 0
    319c:	f9 01       	movw	r30, r18
    319e:	20 81       	ld	r18, Z
    31a0:	21 60       	ori	r18, 0x01	; 1
    31a2:	fc 01       	movw	r30, r24
    31a4:	20 83       	st	Z, r18
    31a6:	09 c0       	rjmp	.+18     	; 0x31ba <micInterruptExternalInterruptRequestEnable0+0x3c>
    31a8:	8d e3       	ldi	r24, 0x3D	; 61
    31aa:	90 e0       	ldi	r25, 0x00	; 0
    31ac:	2d e3       	ldi	r18, 0x3D	; 61
    31ae:	30 e0       	ldi	r19, 0x00	; 0
    31b0:	f9 01       	movw	r30, r18
    31b2:	20 81       	ld	r18, Z
    31b4:	2e 7f       	andi	r18, 0xFE	; 254
    31b6:	fc 01       	movw	r30, r24
    31b8:	20 83       	st	Z, r18
	return o_success;
    31ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    31bc:	0f 90       	pop	r0
    31be:	0f 90       	pop	r0
    31c0:	cf 91       	pop	r28
    31c2:	df 91       	pop	r29
    31c4:	08 95       	ret

000031c6 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
    31c6:	df 93       	push	r29
    31c8:	cf 93       	push	r28
    31ca:	00 d0       	rcall	.+0      	; 0x31cc <micInterruptExternalInterruptRequestEnable1+0x6>
    31cc:	cd b7       	in	r28, 0x3d	; 61
    31ce:	de b7       	in	r29, 0x3e	; 62
    31d0:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    31d2:	81 e0       	ldi	r24, 0x01	; 1
    31d4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT1,enable);
    31d6:	8a 81       	ldd	r24, Y+2	; 0x02
    31d8:	88 23       	and	r24, r24
    31da:	51 f0       	breq	.+20     	; 0x31f0 <micInterruptExternalInterruptRequestEnable1+0x2a>
    31dc:	8d e3       	ldi	r24, 0x3D	; 61
    31de:	90 e0       	ldi	r25, 0x00	; 0
    31e0:	2d e3       	ldi	r18, 0x3D	; 61
    31e2:	30 e0       	ldi	r19, 0x00	; 0
    31e4:	f9 01       	movw	r30, r18
    31e6:	20 81       	ld	r18, Z
    31e8:	22 60       	ori	r18, 0x02	; 2
    31ea:	fc 01       	movw	r30, r24
    31ec:	20 83       	st	Z, r18
    31ee:	09 c0       	rjmp	.+18     	; 0x3202 <micInterruptExternalInterruptRequestEnable1+0x3c>
    31f0:	8d e3       	ldi	r24, 0x3D	; 61
    31f2:	90 e0       	ldi	r25, 0x00	; 0
    31f4:	2d e3       	ldi	r18, 0x3D	; 61
    31f6:	30 e0       	ldi	r19, 0x00	; 0
    31f8:	f9 01       	movw	r30, r18
    31fa:	20 81       	ld	r18, Z
    31fc:	2d 7f       	andi	r18, 0xFD	; 253
    31fe:	fc 01       	movw	r30, r24
    3200:	20 83       	st	Z, r18
	return o_success;
    3202:	89 81       	ldd	r24, Y+1	; 0x01
}
    3204:	0f 90       	pop	r0
    3206:	0f 90       	pop	r0
    3208:	cf 91       	pop	r28
    320a:	df 91       	pop	r29
    320c:	08 95       	ret

0000320e <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
    320e:	df 93       	push	r29
    3210:	cf 93       	push	r28
    3212:	00 d0       	rcall	.+0      	; 0x3214 <micInterruptExternalInterruptRequestEnable2+0x6>
    3214:	cd b7       	in	r28, 0x3d	; 61
    3216:	de b7       	in	r29, 0x3e	; 62
    3218:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    321a:	81 e0       	ldi	r24, 0x01	; 1
    321c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIMSK,INT2,enable);
    321e:	8a 81       	ldd	r24, Y+2	; 0x02
    3220:	88 23       	and	r24, r24
    3222:	51 f0       	breq	.+20     	; 0x3238 <micInterruptExternalInterruptRequestEnable2+0x2a>
    3224:	8d e3       	ldi	r24, 0x3D	; 61
    3226:	90 e0       	ldi	r25, 0x00	; 0
    3228:	2d e3       	ldi	r18, 0x3D	; 61
    322a:	30 e0       	ldi	r19, 0x00	; 0
    322c:	f9 01       	movw	r30, r18
    322e:	20 81       	ld	r18, Z
    3230:	24 60       	ori	r18, 0x04	; 4
    3232:	fc 01       	movw	r30, r24
    3234:	20 83       	st	Z, r18
    3236:	09 c0       	rjmp	.+18     	; 0x324a <micInterruptExternalInterruptRequestEnable2+0x3c>
    3238:	8d e3       	ldi	r24, 0x3D	; 61
    323a:	90 e0       	ldi	r25, 0x00	; 0
    323c:	2d e3       	ldi	r18, 0x3D	; 61
    323e:	30 e0       	ldi	r19, 0x00	; 0
    3240:	f9 01       	movw	r30, r18
    3242:	20 81       	ld	r18, Z
    3244:	2b 7f       	andi	r18, 0xFB	; 251
    3246:	fc 01       	movw	r30, r24
    3248:	20 83       	st	Z, r18
	return o_success;
    324a:	89 81       	ldd	r24, Y+1	; 0x01
}
    324c:	0f 90       	pop	r0
    324e:	0f 90       	pop	r0
    3250:	cf 91       	pop	r28
    3252:	df 91       	pop	r29
    3254:	08 95       	ret

00003256 <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
    3256:	df 93       	push	r29
    3258:	cf 93       	push	r28
    325a:	00 d0       	rcall	.+0      	; 0x325c <micInterruptExternalInterruptFlags0+0x6>
    325c:	cd b7       	in	r28, 0x3d	; 61
    325e:	de b7       	in	r29, 0x3e	; 62
    3260:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3262:	81 e0       	ldi	r24, 0x01	; 1
    3264:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF0,enable);
    3266:	8a 81       	ldd	r24, Y+2	; 0x02
    3268:	88 23       	and	r24, r24
    326a:	51 f0       	breq	.+20     	; 0x3280 <micInterruptExternalInterruptFlags0+0x2a>
    326c:	8c e3       	ldi	r24, 0x3C	; 60
    326e:	90 e0       	ldi	r25, 0x00	; 0
    3270:	2c e3       	ldi	r18, 0x3C	; 60
    3272:	30 e0       	ldi	r19, 0x00	; 0
    3274:	f9 01       	movw	r30, r18
    3276:	20 81       	ld	r18, Z
    3278:	21 60       	ori	r18, 0x01	; 1
    327a:	fc 01       	movw	r30, r24
    327c:	20 83       	st	Z, r18
    327e:	09 c0       	rjmp	.+18     	; 0x3292 <micInterruptExternalInterruptFlags0+0x3c>
    3280:	8c e3       	ldi	r24, 0x3C	; 60
    3282:	90 e0       	ldi	r25, 0x00	; 0
    3284:	2c e3       	ldi	r18, 0x3C	; 60
    3286:	30 e0       	ldi	r19, 0x00	; 0
    3288:	f9 01       	movw	r30, r18
    328a:	20 81       	ld	r18, Z
    328c:	2e 7f       	andi	r18, 0xFE	; 254
    328e:	fc 01       	movw	r30, r24
    3290:	20 83       	st	Z, r18
	return o_success;
    3292:	89 81       	ldd	r24, Y+1	; 0x01
}
    3294:	0f 90       	pop	r0
    3296:	0f 90       	pop	r0
    3298:	cf 91       	pop	r28
    329a:	df 91       	pop	r29
    329c:	08 95       	ret

0000329e <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
    329e:	df 93       	push	r29
    32a0:	cf 93       	push	r28
    32a2:	00 d0       	rcall	.+0      	; 0x32a4 <micInterruptExternalInterruptFlags1+0x6>
    32a4:	cd b7       	in	r28, 0x3d	; 61
    32a6:	de b7       	in	r29, 0x3e	; 62
    32a8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    32aa:	81 e0       	ldi	r24, 0x01	; 1
    32ac:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF1,enable);
    32ae:	8a 81       	ldd	r24, Y+2	; 0x02
    32b0:	88 23       	and	r24, r24
    32b2:	51 f0       	breq	.+20     	; 0x32c8 <micInterruptExternalInterruptFlags1+0x2a>
    32b4:	8c e3       	ldi	r24, 0x3C	; 60
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	2c e3       	ldi	r18, 0x3C	; 60
    32ba:	30 e0       	ldi	r19, 0x00	; 0
    32bc:	f9 01       	movw	r30, r18
    32be:	20 81       	ld	r18, Z
    32c0:	22 60       	ori	r18, 0x02	; 2
    32c2:	fc 01       	movw	r30, r24
    32c4:	20 83       	st	Z, r18
    32c6:	09 c0       	rjmp	.+18     	; 0x32da <micInterruptExternalInterruptFlags1+0x3c>
    32c8:	8c e3       	ldi	r24, 0x3C	; 60
    32ca:	90 e0       	ldi	r25, 0x00	; 0
    32cc:	2c e3       	ldi	r18, 0x3C	; 60
    32ce:	30 e0       	ldi	r19, 0x00	; 0
    32d0:	f9 01       	movw	r30, r18
    32d2:	20 81       	ld	r18, Z
    32d4:	2d 7f       	andi	r18, 0xFD	; 253
    32d6:	fc 01       	movw	r30, r24
    32d8:	20 83       	st	Z, r18
	return o_success;
    32da:	89 81       	ldd	r24, Y+1	; 0x01
}
    32dc:	0f 90       	pop	r0
    32de:	0f 90       	pop	r0
    32e0:	cf 91       	pop	r28
    32e2:	df 91       	pop	r29
    32e4:	08 95       	ret

000032e6 <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
    32e6:	df 93       	push	r29
    32e8:	cf 93       	push	r28
    32ea:	00 d0       	rcall	.+0      	; 0x32ec <micInterruptExternalInterruptFlags2+0x6>
    32ec:	cd b7       	in	r28, 0x3d	; 61
    32ee:	de b7       	in	r29, 0x3e	; 62
    32f0:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    32f2:	81 e0       	ldi	r24, 0x01	; 1
    32f4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(EIFR,INTF2,enable);
    32f6:	8a 81       	ldd	r24, Y+2	; 0x02
    32f8:	88 23       	and	r24, r24
    32fa:	51 f0       	breq	.+20     	; 0x3310 <micInterruptExternalInterruptFlags2+0x2a>
    32fc:	8c e3       	ldi	r24, 0x3C	; 60
    32fe:	90 e0       	ldi	r25, 0x00	; 0
    3300:	2c e3       	ldi	r18, 0x3C	; 60
    3302:	30 e0       	ldi	r19, 0x00	; 0
    3304:	f9 01       	movw	r30, r18
    3306:	20 81       	ld	r18, Z
    3308:	24 60       	ori	r18, 0x04	; 4
    330a:	fc 01       	movw	r30, r24
    330c:	20 83       	st	Z, r18
    330e:	09 c0       	rjmp	.+18     	; 0x3322 <micInterruptExternalInterruptFlags2+0x3c>
    3310:	8c e3       	ldi	r24, 0x3C	; 60
    3312:	90 e0       	ldi	r25, 0x00	; 0
    3314:	2c e3       	ldi	r18, 0x3C	; 60
    3316:	30 e0       	ldi	r19, 0x00	; 0
    3318:	f9 01       	movw	r30, r18
    331a:	20 81       	ld	r18, Z
    331c:	2b 7f       	andi	r18, 0xFB	; 251
    331e:	fc 01       	movw	r30, r24
    3320:	20 83       	st	Z, r18
	return o_success;
    3322:	89 81       	ldd	r24, Y+1	; 0x01
}
    3324:	0f 90       	pop	r0
    3326:	0f 90       	pop	r0
    3328:	cf 91       	pop	r28
    332a:	df 91       	pop	r29
    332c:	08 95       	ret

0000332e <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
    332e:	df 93       	push	r29
    3330:	cf 93       	push	r28
    3332:	00 d0       	rcall	.+0      	; 0x3334 <micInterruptPinChangeInterruptEnable0+0x6>
    3334:	cd b7       	in	r28, 0x3d	; 61
    3336:	de b7       	in	r29, 0x3e	; 62
    3338:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    333a:	81 e0       	ldi	r24, 0x01	; 1
    333c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE0,enable);
    333e:	8a 81       	ldd	r24, Y+2	; 0x02
    3340:	88 23       	and	r24, r24
    3342:	51 f0       	breq	.+20     	; 0x3358 <micInterruptPinChangeInterruptEnable0+0x2a>
    3344:	88 e6       	ldi	r24, 0x68	; 104
    3346:	90 e0       	ldi	r25, 0x00	; 0
    3348:	28 e6       	ldi	r18, 0x68	; 104
    334a:	30 e0       	ldi	r19, 0x00	; 0
    334c:	f9 01       	movw	r30, r18
    334e:	20 81       	ld	r18, Z
    3350:	21 60       	ori	r18, 0x01	; 1
    3352:	fc 01       	movw	r30, r24
    3354:	20 83       	st	Z, r18
    3356:	09 c0       	rjmp	.+18     	; 0x336a <micInterruptPinChangeInterruptEnable0+0x3c>
    3358:	88 e6       	ldi	r24, 0x68	; 104
    335a:	90 e0       	ldi	r25, 0x00	; 0
    335c:	28 e6       	ldi	r18, 0x68	; 104
    335e:	30 e0       	ldi	r19, 0x00	; 0
    3360:	f9 01       	movw	r30, r18
    3362:	20 81       	ld	r18, Z
    3364:	2e 7f       	andi	r18, 0xFE	; 254
    3366:	fc 01       	movw	r30, r24
    3368:	20 83       	st	Z, r18
	return o_success;
    336a:	89 81       	ldd	r24, Y+1	; 0x01
}
    336c:	0f 90       	pop	r0
    336e:	0f 90       	pop	r0
    3370:	cf 91       	pop	r28
    3372:	df 91       	pop	r29
    3374:	08 95       	ret

00003376 <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
    3376:	df 93       	push	r29
    3378:	cf 93       	push	r28
    337a:	00 d0       	rcall	.+0      	; 0x337c <micInterruptPinChangeInterruptEnable1+0x6>
    337c:	cd b7       	in	r28, 0x3d	; 61
    337e:	de b7       	in	r29, 0x3e	; 62
    3380:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE1,enable);
    3386:	8a 81       	ldd	r24, Y+2	; 0x02
    3388:	88 23       	and	r24, r24
    338a:	51 f0       	breq	.+20     	; 0x33a0 <micInterruptPinChangeInterruptEnable1+0x2a>
    338c:	88 e6       	ldi	r24, 0x68	; 104
    338e:	90 e0       	ldi	r25, 0x00	; 0
    3390:	28 e6       	ldi	r18, 0x68	; 104
    3392:	30 e0       	ldi	r19, 0x00	; 0
    3394:	f9 01       	movw	r30, r18
    3396:	20 81       	ld	r18, Z
    3398:	22 60       	ori	r18, 0x02	; 2
    339a:	fc 01       	movw	r30, r24
    339c:	20 83       	st	Z, r18
    339e:	09 c0       	rjmp	.+18     	; 0x33b2 <micInterruptPinChangeInterruptEnable1+0x3c>
    33a0:	88 e6       	ldi	r24, 0x68	; 104
    33a2:	90 e0       	ldi	r25, 0x00	; 0
    33a4:	28 e6       	ldi	r18, 0x68	; 104
    33a6:	30 e0       	ldi	r19, 0x00	; 0
    33a8:	f9 01       	movw	r30, r18
    33aa:	20 81       	ld	r18, Z
    33ac:	2d 7f       	andi	r18, 0xFD	; 253
    33ae:	fc 01       	movw	r30, r24
    33b0:	20 83       	st	Z, r18
	return o_success;
    33b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    33b4:	0f 90       	pop	r0
    33b6:	0f 90       	pop	r0
    33b8:	cf 91       	pop	r28
    33ba:	df 91       	pop	r29
    33bc:	08 95       	ret

000033be <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
    33be:	df 93       	push	r29
    33c0:	cf 93       	push	r28
    33c2:	00 d0       	rcall	.+0      	; 0x33c4 <micInterruptPinChangeInterruptEnable2+0x6>
    33c4:	cd b7       	in	r28, 0x3d	; 61
    33c6:	de b7       	in	r29, 0x3e	; 62
    33c8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    33ca:	81 e0       	ldi	r24, 0x01	; 1
    33cc:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE2,enable);
    33ce:	8a 81       	ldd	r24, Y+2	; 0x02
    33d0:	88 23       	and	r24, r24
    33d2:	51 f0       	breq	.+20     	; 0x33e8 <micInterruptPinChangeInterruptEnable2+0x2a>
    33d4:	88 e6       	ldi	r24, 0x68	; 104
    33d6:	90 e0       	ldi	r25, 0x00	; 0
    33d8:	28 e6       	ldi	r18, 0x68	; 104
    33da:	30 e0       	ldi	r19, 0x00	; 0
    33dc:	f9 01       	movw	r30, r18
    33de:	20 81       	ld	r18, Z
    33e0:	24 60       	ori	r18, 0x04	; 4
    33e2:	fc 01       	movw	r30, r24
    33e4:	20 83       	st	Z, r18
    33e6:	09 c0       	rjmp	.+18     	; 0x33fa <micInterruptPinChangeInterruptEnable2+0x3c>
    33e8:	88 e6       	ldi	r24, 0x68	; 104
    33ea:	90 e0       	ldi	r25, 0x00	; 0
    33ec:	28 e6       	ldi	r18, 0x68	; 104
    33ee:	30 e0       	ldi	r19, 0x00	; 0
    33f0:	f9 01       	movw	r30, r18
    33f2:	20 81       	ld	r18, Z
    33f4:	2b 7f       	andi	r18, 0xFB	; 251
    33f6:	fc 01       	movw	r30, r24
    33f8:	20 83       	st	Z, r18
	return o_success;
    33fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    33fc:	0f 90       	pop	r0
    33fe:	0f 90       	pop	r0
    3400:	cf 91       	pop	r28
    3402:	df 91       	pop	r29
    3404:	08 95       	ret

00003406 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
    3406:	df 93       	push	r29
    3408:	cf 93       	push	r28
    340a:	00 d0       	rcall	.+0      	; 0x340c <micInterruptPinChangeInterruptEnable3+0x6>
    340c:	cd b7       	in	r28, 0x3d	; 61
    340e:	de b7       	in	r29, 0x3e	; 62
    3410:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3412:	81 e0       	ldi	r24, 0x01	; 1
    3414:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCICR,PCIE3,enable);
    3416:	8a 81       	ldd	r24, Y+2	; 0x02
    3418:	88 23       	and	r24, r24
    341a:	51 f0       	breq	.+20     	; 0x3430 <micInterruptPinChangeInterruptEnable3+0x2a>
    341c:	88 e6       	ldi	r24, 0x68	; 104
    341e:	90 e0       	ldi	r25, 0x00	; 0
    3420:	28 e6       	ldi	r18, 0x68	; 104
    3422:	30 e0       	ldi	r19, 0x00	; 0
    3424:	f9 01       	movw	r30, r18
    3426:	20 81       	ld	r18, Z
    3428:	28 60       	ori	r18, 0x08	; 8
    342a:	fc 01       	movw	r30, r24
    342c:	20 83       	st	Z, r18
    342e:	09 c0       	rjmp	.+18     	; 0x3442 <micInterruptPinChangeInterruptEnable3+0x3c>
    3430:	88 e6       	ldi	r24, 0x68	; 104
    3432:	90 e0       	ldi	r25, 0x00	; 0
    3434:	28 e6       	ldi	r18, 0x68	; 104
    3436:	30 e0       	ldi	r19, 0x00	; 0
    3438:	f9 01       	movw	r30, r18
    343a:	20 81       	ld	r18, Z
    343c:	27 7f       	andi	r18, 0xF7	; 247
    343e:	fc 01       	movw	r30, r24
    3440:	20 83       	st	Z, r18
	return o_success;
    3442:	89 81       	ldd	r24, Y+1	; 0x01
}
    3444:	0f 90       	pop	r0
    3446:	0f 90       	pop	r0
    3448:	cf 91       	pop	r28
    344a:	df 91       	pop	r29
    344c:	08 95       	ret

0000344e <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
    344e:	df 93       	push	r29
    3450:	cf 93       	push	r28
    3452:	00 d0       	rcall	.+0      	; 0x3454 <micInterruptPinChangeInterruptFlag0+0x6>
    3454:	cd b7       	in	r28, 0x3d	; 61
    3456:	de b7       	in	r29, 0x3e	; 62
    3458:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    345a:	81 e0       	ldi	r24, 0x01	; 1
    345c:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF0,enable);
    345e:	8a 81       	ldd	r24, Y+2	; 0x02
    3460:	88 23       	and	r24, r24
    3462:	51 f0       	breq	.+20     	; 0x3478 <micInterruptPinChangeInterruptFlag0+0x2a>
    3464:	8b e3       	ldi	r24, 0x3B	; 59
    3466:	90 e0       	ldi	r25, 0x00	; 0
    3468:	2b e3       	ldi	r18, 0x3B	; 59
    346a:	30 e0       	ldi	r19, 0x00	; 0
    346c:	f9 01       	movw	r30, r18
    346e:	20 81       	ld	r18, Z
    3470:	21 60       	ori	r18, 0x01	; 1
    3472:	fc 01       	movw	r30, r24
    3474:	20 83       	st	Z, r18
    3476:	09 c0       	rjmp	.+18     	; 0x348a <micInterruptPinChangeInterruptFlag0+0x3c>
    3478:	8b e3       	ldi	r24, 0x3B	; 59
    347a:	90 e0       	ldi	r25, 0x00	; 0
    347c:	2b e3       	ldi	r18, 0x3B	; 59
    347e:	30 e0       	ldi	r19, 0x00	; 0
    3480:	f9 01       	movw	r30, r18
    3482:	20 81       	ld	r18, Z
    3484:	2e 7f       	andi	r18, 0xFE	; 254
    3486:	fc 01       	movw	r30, r24
    3488:	20 83       	st	Z, r18
	return o_success;
    348a:	89 81       	ldd	r24, Y+1	; 0x01
}
    348c:	0f 90       	pop	r0
    348e:	0f 90       	pop	r0
    3490:	cf 91       	pop	r28
    3492:	df 91       	pop	r29
    3494:	08 95       	ret

00003496 <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
    3496:	df 93       	push	r29
    3498:	cf 93       	push	r28
    349a:	00 d0       	rcall	.+0      	; 0x349c <micInterruptPinChangeInterruptFlag1+0x6>
    349c:	cd b7       	in	r28, 0x3d	; 61
    349e:	de b7       	in	r29, 0x3e	; 62
    34a0:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    34a2:	81 e0       	ldi	r24, 0x01	; 1
    34a4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF1,enable);
    34a6:	8a 81       	ldd	r24, Y+2	; 0x02
    34a8:	88 23       	and	r24, r24
    34aa:	51 f0       	breq	.+20     	; 0x34c0 <micInterruptPinChangeInterruptFlag1+0x2a>
    34ac:	8b e3       	ldi	r24, 0x3B	; 59
    34ae:	90 e0       	ldi	r25, 0x00	; 0
    34b0:	2b e3       	ldi	r18, 0x3B	; 59
    34b2:	30 e0       	ldi	r19, 0x00	; 0
    34b4:	f9 01       	movw	r30, r18
    34b6:	20 81       	ld	r18, Z
    34b8:	22 60       	ori	r18, 0x02	; 2
    34ba:	fc 01       	movw	r30, r24
    34bc:	20 83       	st	Z, r18
    34be:	09 c0       	rjmp	.+18     	; 0x34d2 <micInterruptPinChangeInterruptFlag1+0x3c>
    34c0:	8b e3       	ldi	r24, 0x3B	; 59
    34c2:	90 e0       	ldi	r25, 0x00	; 0
    34c4:	2b e3       	ldi	r18, 0x3B	; 59
    34c6:	30 e0       	ldi	r19, 0x00	; 0
    34c8:	f9 01       	movw	r30, r18
    34ca:	20 81       	ld	r18, Z
    34cc:	2d 7f       	andi	r18, 0xFD	; 253
    34ce:	fc 01       	movw	r30, r24
    34d0:	20 83       	st	Z, r18
	return o_success;
    34d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    34d4:	0f 90       	pop	r0
    34d6:	0f 90       	pop	r0
    34d8:	cf 91       	pop	r28
    34da:	df 91       	pop	r29
    34dc:	08 95       	ret

000034de <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
    34de:	df 93       	push	r29
    34e0:	cf 93       	push	r28
    34e2:	00 d0       	rcall	.+0      	; 0x34e4 <micInterruptPinChangeInterruptFlag2+0x6>
    34e4:	cd b7       	in	r28, 0x3d	; 61
    34e6:	de b7       	in	r29, 0x3e	; 62
    34e8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    34ea:	81 e0       	ldi	r24, 0x01	; 1
    34ec:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF2,enable);
    34ee:	8a 81       	ldd	r24, Y+2	; 0x02
    34f0:	88 23       	and	r24, r24
    34f2:	51 f0       	breq	.+20     	; 0x3508 <micInterruptPinChangeInterruptFlag2+0x2a>
    34f4:	8b e3       	ldi	r24, 0x3B	; 59
    34f6:	90 e0       	ldi	r25, 0x00	; 0
    34f8:	2b e3       	ldi	r18, 0x3B	; 59
    34fa:	30 e0       	ldi	r19, 0x00	; 0
    34fc:	f9 01       	movw	r30, r18
    34fe:	20 81       	ld	r18, Z
    3500:	24 60       	ori	r18, 0x04	; 4
    3502:	fc 01       	movw	r30, r24
    3504:	20 83       	st	Z, r18
    3506:	09 c0       	rjmp	.+18     	; 0x351a <micInterruptPinChangeInterruptFlag2+0x3c>
    3508:	8b e3       	ldi	r24, 0x3B	; 59
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	2b e3       	ldi	r18, 0x3B	; 59
    350e:	30 e0       	ldi	r19, 0x00	; 0
    3510:	f9 01       	movw	r30, r18
    3512:	20 81       	ld	r18, Z
    3514:	2b 7f       	andi	r18, 0xFB	; 251
    3516:	fc 01       	movw	r30, r24
    3518:	20 83       	st	Z, r18
	return o_success;
    351a:	89 81       	ldd	r24, Y+1	; 0x01
}
    351c:	0f 90       	pop	r0
    351e:	0f 90       	pop	r0
    3520:	cf 91       	pop	r28
    3522:	df 91       	pop	r29
    3524:	08 95       	ret

00003526 <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
    3526:	df 93       	push	r29
    3528:	cf 93       	push	r28
    352a:	00 d0       	rcall	.+0      	; 0x352c <micInterruptPinChangeInterruptFlag3+0x6>
    352c:	cd b7       	in	r28, 0x3d	; 61
    352e:	de b7       	in	r29, 0x3e	; 62
    3530:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    3532:	81 e0       	ldi	r24, 0x01	; 1
    3534:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PCIFR,PCIF3,enable);
    3536:	8a 81       	ldd	r24, Y+2	; 0x02
    3538:	88 23       	and	r24, r24
    353a:	51 f0       	breq	.+20     	; 0x3550 <micInterruptPinChangeInterruptFlag3+0x2a>
    353c:	8b e3       	ldi	r24, 0x3B	; 59
    353e:	90 e0       	ldi	r25, 0x00	; 0
    3540:	2b e3       	ldi	r18, 0x3B	; 59
    3542:	30 e0       	ldi	r19, 0x00	; 0
    3544:	f9 01       	movw	r30, r18
    3546:	20 81       	ld	r18, Z
    3548:	28 60       	ori	r18, 0x08	; 8
    354a:	fc 01       	movw	r30, r24
    354c:	20 83       	st	Z, r18
    354e:	09 c0       	rjmp	.+18     	; 0x3562 <micInterruptPinChangeInterruptFlag3+0x3c>
    3550:	8b e3       	ldi	r24, 0x3B	; 59
    3552:	90 e0       	ldi	r25, 0x00	; 0
    3554:	2b e3       	ldi	r18, 0x3B	; 59
    3556:	30 e0       	ldi	r19, 0x00	; 0
    3558:	f9 01       	movw	r30, r18
    355a:	20 81       	ld	r18, Z
    355c:	27 7f       	andi	r18, 0xF7	; 247
    355e:	fc 01       	movw	r30, r24
    3560:	20 83       	st	Z, r18
	return o_success;
    3562:	89 81       	ldd	r24, Y+1	; 0x01
}
    3564:	0f 90       	pop	r0
    3566:	0f 90       	pop	r0
    3568:	cf 91       	pop	r28
    356a:	df 91       	pop	r29
    356c:	08 95       	ret

0000356e <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
    356e:	df 93       	push	r29
    3570:	cf 93       	push	r28
    3572:	00 d0       	rcall	.+0      	; 0x3574 <micInterruptPinChangeEnableMask3+0x6>
    3574:	cd b7       	in	r28, 0x3d	; 61
    3576:	de b7       	in	r29, 0x3e	; 62
    3578:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    357a:	81 e0       	ldi	r24, 0x01	; 1
    357c:	89 83       	std	Y+1, r24	; 0x01
	PCMSK3 |= val;
    357e:	83 e7       	ldi	r24, 0x73	; 115
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	23 e7       	ldi	r18, 0x73	; 115
    3584:	30 e0       	ldi	r19, 0x00	; 0
    3586:	f9 01       	movw	r30, r18
    3588:	30 81       	ld	r19, Z
    358a:	2a 81       	ldd	r18, Y+2	; 0x02
    358c:	23 2b       	or	r18, r19
    358e:	fc 01       	movw	r30, r24
    3590:	20 83       	st	Z, r18
	return o_success;
    3592:	89 81       	ldd	r24, Y+1	; 0x01
}
    3594:	0f 90       	pop	r0
    3596:	0f 90       	pop	r0
    3598:	cf 91       	pop	r28
    359a:	df 91       	pop	r29
    359c:	08 95       	ret

0000359e <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
    359e:	df 93       	push	r29
    35a0:	cf 93       	push	r28
    35a2:	00 d0       	rcall	.+0      	; 0x35a4 <micInterruptPinChangeEnableMask2+0x6>
    35a4:	cd b7       	in	r28, 0x3d	; 61
    35a6:	de b7       	in	r29, 0x3e	; 62
    35a8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    35aa:	81 e0       	ldi	r24, 0x01	; 1
    35ac:	89 83       	std	Y+1, r24	; 0x01
	PCMSK2 |= val;
    35ae:	8d e6       	ldi	r24, 0x6D	; 109
    35b0:	90 e0       	ldi	r25, 0x00	; 0
    35b2:	2d e6       	ldi	r18, 0x6D	; 109
    35b4:	30 e0       	ldi	r19, 0x00	; 0
    35b6:	f9 01       	movw	r30, r18
    35b8:	30 81       	ld	r19, Z
    35ba:	2a 81       	ldd	r18, Y+2	; 0x02
    35bc:	23 2b       	or	r18, r19
    35be:	fc 01       	movw	r30, r24
    35c0:	20 83       	st	Z, r18
	return o_success;
    35c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    35c4:	0f 90       	pop	r0
    35c6:	0f 90       	pop	r0
    35c8:	cf 91       	pop	r28
    35ca:	df 91       	pop	r29
    35cc:	08 95       	ret

000035ce <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
    35ce:	df 93       	push	r29
    35d0:	cf 93       	push	r28
    35d2:	00 d0       	rcall	.+0      	; 0x35d4 <micInterruptPinChangeEnableMask1+0x6>
    35d4:	cd b7       	in	r28, 0x3d	; 61
    35d6:	de b7       	in	r29, 0x3e	; 62
    35d8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    35da:	81 e0       	ldi	r24, 0x01	; 1
    35dc:	89 83       	std	Y+1, r24	; 0x01
	PCMSK1 |= val;
    35de:	8c e6       	ldi	r24, 0x6C	; 108
    35e0:	90 e0       	ldi	r25, 0x00	; 0
    35e2:	2c e6       	ldi	r18, 0x6C	; 108
    35e4:	30 e0       	ldi	r19, 0x00	; 0
    35e6:	f9 01       	movw	r30, r18
    35e8:	30 81       	ld	r19, Z
    35ea:	2a 81       	ldd	r18, Y+2	; 0x02
    35ec:	23 2b       	or	r18, r19
    35ee:	fc 01       	movw	r30, r24
    35f0:	20 83       	st	Z, r18
	return o_success;
    35f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    35f4:	0f 90       	pop	r0
    35f6:	0f 90       	pop	r0
    35f8:	cf 91       	pop	r28
    35fa:	df 91       	pop	r29
    35fc:	08 95       	ret

000035fe <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
    35fe:	df 93       	push	r29
    3600:	cf 93       	push	r28
    3602:	00 d0       	rcall	.+0      	; 0x3604 <micInterruptPinChangeEnableMask0+0x6>
    3604:	cd b7       	in	r28, 0x3d	; 61
    3606:	de b7       	in	r29, 0x3e	; 62
    3608:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    360a:	81 e0       	ldi	r24, 0x01	; 1
    360c:	89 83       	std	Y+1, r24	; 0x01
	PCMSK0 |= val;
    360e:	8b e6       	ldi	r24, 0x6B	; 107
    3610:	90 e0       	ldi	r25, 0x00	; 0
    3612:	2b e6       	ldi	r18, 0x6B	; 107
    3614:	30 e0       	ldi	r19, 0x00	; 0
    3616:	f9 01       	movw	r30, r18
    3618:	30 81       	ld	r19, Z
    361a:	2a 81       	ldd	r18, Y+2	; 0x02
    361c:	23 2b       	or	r18, r19
    361e:	fc 01       	movw	r30, r24
    3620:	20 83       	st	Z, r18
	return o_success;
    3622:	89 81       	ldd	r24, Y+1	; 0x01
    3624:	0f 90       	pop	r0
    3626:	0f 90       	pop	r0
    3628:	cf 91       	pop	r28
    362a:	df 91       	pop	r29
    362c:	08 95       	ret

0000362e <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    362e:	df 93       	push	r29
    3630:	cf 93       	push	r28
    3632:	00 d0       	rcall	.+0      	; 0x3634 <micIoPortsConfigureOutput+0x6>
    3634:	00 d0       	rcall	.+0      	; 0x3636 <micIoPortsConfigureOutput+0x8>
    3636:	0f 92       	push	r0
    3638:	cd b7       	in	r28, 0x3d	; 61
    363a:	de b7       	in	r29, 0x3e	; 62
    363c:	9d 83       	std	Y+5, r25	; 0x05
    363e:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    3640:	81 e0       	ldi	r24, 0x01	; 1
    3642:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    3644:	8c 81       	ldd	r24, Y+4	; 0x04
    3646:	9d 81       	ldd	r25, Y+5	; 0x05
    3648:	96 95       	lsr	r25
    364a:	87 95       	ror	r24
    364c:	96 95       	lsr	r25
    364e:	87 95       	ror	r24
    3650:	96 95       	lsr	r25
    3652:	87 95       	ror	r24
    3654:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    3656:	8c 81       	ldd	r24, Y+4	; 0x04
    3658:	87 70       	andi	r24, 0x07	; 7
    365a:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDirectionRegister(port,pin,TRUE);
    365c:	8a 81       	ldd	r24, Y+2	; 0x02
    365e:	6b 81       	ldd	r22, Y+3	; 0x03
    3660:	41 e0       	ldi	r20, 0x01	; 1
    3662:	0e 94 96 1c 	call	0x392c	; 0x392c <micIoPortsDirectionRegister>
	
	return o_success;
    3666:	89 81       	ldd	r24, Y+1	; 0x01
}
    3668:	0f 90       	pop	r0
    366a:	0f 90       	pop	r0
    366c:	0f 90       	pop	r0
    366e:	0f 90       	pop	r0
    3670:	0f 90       	pop	r0
    3672:	cf 91       	pop	r28
    3674:	df 91       	pop	r29
    3676:	08 95       	ret

00003678 <micIoPortsConfigureToLowLevel>:

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    3678:	df 93       	push	r29
    367a:	cf 93       	push	r28
    367c:	00 d0       	rcall	.+0      	; 0x367e <micIoPortsConfigureToLowLevel+0x6>
    367e:	00 d0       	rcall	.+0      	; 0x3680 <micIoPortsConfigureToLowLevel+0x8>
    3680:	0f 92       	push	r0
    3682:	cd b7       	in	r28, 0x3d	; 61
    3684:	de b7       	in	r29, 0x3e	; 62
    3686:	9d 83       	std	Y+5, r25	; 0x05
    3688:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    368a:	81 e0       	ldi	r24, 0x01	; 1
    368c:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    368e:	8c 81       	ldd	r24, Y+4	; 0x04
    3690:	9d 81       	ldd	r25, Y+5	; 0x05
    3692:	96 95       	lsr	r25
    3694:	87 95       	ror	r24
    3696:	96 95       	lsr	r25
    3698:	87 95       	ror	r24
    369a:	96 95       	lsr	r25
    369c:	87 95       	ror	r24
    369e:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    36a0:	8c 81       	ldd	r24, Y+4	; 0x04
    36a2:	87 70       	andi	r24, 0x07	; 7
    36a4:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDataRegister(port,pin,FALSE);
    36a6:	8a 81       	ldd	r24, Y+2	; 0x02
    36a8:	6b 81       	ldd	r22, Y+3	; 0x03
    36aa:	40 e0       	ldi	r20, 0x00	; 0
    36ac:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <micIoPortsDataRegister>
	
	return o_success;
    36b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    36b2:	0f 90       	pop	r0
    36b4:	0f 90       	pop	r0
    36b6:	0f 90       	pop	r0
    36b8:	0f 90       	pop	r0
    36ba:	0f 90       	pop	r0
    36bc:	cf 91       	pop	r28
    36be:	df 91       	pop	r29
    36c0:	08 95       	ret

000036c2 <micIoPortsConfigureToHighLevel>:

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    36c2:	df 93       	push	r29
    36c4:	cf 93       	push	r28
    36c6:	00 d0       	rcall	.+0      	; 0x36c8 <micIoPortsConfigureToHighLevel+0x6>
    36c8:	00 d0       	rcall	.+0      	; 0x36ca <micIoPortsConfigureToHighLevel+0x8>
    36ca:	0f 92       	push	r0
    36cc:	cd b7       	in	r28, 0x3d	; 61
    36ce:	de b7       	in	r29, 0x3e	; 62
    36d0:	9d 83       	std	Y+5, r25	; 0x05
    36d2:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    36d4:	81 e0       	ldi	r24, 0x01	; 1
    36d6:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    36d8:	8c 81       	ldd	r24, Y+4	; 0x04
    36da:	9d 81       	ldd	r25, Y+5	; 0x05
    36dc:	96 95       	lsr	r25
    36de:	87 95       	ror	r24
    36e0:	96 95       	lsr	r25
    36e2:	87 95       	ror	r24
    36e4:	96 95       	lsr	r25
    36e6:	87 95       	ror	r24
    36e8:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    36ea:	8c 81       	ldd	r24, Y+4	; 0x04
    36ec:	87 70       	andi	r24, 0x07	; 7
    36ee:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDataRegister(port,pin,TRUE);
    36f0:	8a 81       	ldd	r24, Y+2	; 0x02
    36f2:	6b 81       	ldd	r22, Y+3	; 0x03
    36f4:	41 e0       	ldi	r20, 0x01	; 1
    36f6:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <micIoPortsDataRegister>
	
	return o_success;
    36fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    36fc:	0f 90       	pop	r0
    36fe:	0f 90       	pop	r0
    3700:	0f 90       	pop	r0
    3702:	0f 90       	pop	r0
    3704:	0f 90       	pop	r0
    3706:	cf 91       	pop	r28
    3708:	df 91       	pop	r29
    370a:	08 95       	ret

0000370c <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
    370c:	df 93       	push	r29
    370e:	cf 93       	push	r28
    3710:	00 d0       	rcall	.+0      	; 0x3712 <micIoPortsConfigureToToggleLevel+0x6>
    3712:	00 d0       	rcall	.+0      	; 0x3714 <micIoPortsConfigureToToggleLevel+0x8>
    3714:	0f 92       	push	r0
    3716:	cd b7       	in	r28, 0x3d	; 61
    3718:	de b7       	in	r29, 0x3e	; 62
    371a:	9d 83       	std	Y+5, r25	; 0x05
    371c:	8c 83       	std	Y+4, r24	; 0x04
	Boolean o_success = TRUE;
    371e:	81 e0       	ldi	r24, 0x01	; 1
    3720:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( io_pin / 8 ) ;
    3722:	8c 81       	ldd	r24, Y+4	; 0x04
    3724:	9d 81       	ldd	r25, Y+5	; 0x05
    3726:	96 95       	lsr	r25
    3728:	87 95       	ror	r24
    372a:	96 95       	lsr	r25
    372c:	87 95       	ror	r24
    372e:	96 95       	lsr	r25
    3730:	87 95       	ror	r24
    3732:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( io_pin % 8 ) ;
    3734:	8c 81       	ldd	r24, Y+4	; 0x04
    3736:	87 70       	andi	r24, 0x07	; 7
    3738:	8b 83       	std	Y+3, r24	; 0x03
	if( port == 0 )
    373a:	8a 81       	ldd	r24, Y+2	; 0x02
    373c:	88 23       	and	r24, r24
    373e:	a9 f4       	brne	.+42     	; 0x376a <micIoPortsConfigureToToggleLevel+0x5e>
	{
		BIT_TOGGLE(PORTA,pin);
    3740:	82 e2       	ldi	r24, 0x22	; 34
    3742:	90 e0       	ldi	r25, 0x00	; 0
    3744:	22 e2       	ldi	r18, 0x22	; 34
    3746:	30 e0       	ldi	r19, 0x00	; 0
    3748:	f9 01       	movw	r30, r18
    374a:	60 81       	ld	r22, Z
    374c:	2b 81       	ldd	r18, Y+3	; 0x03
    374e:	42 2f       	mov	r20, r18
    3750:	50 e0       	ldi	r21, 0x00	; 0
    3752:	21 e0       	ldi	r18, 0x01	; 1
    3754:	30 e0       	ldi	r19, 0x00	; 0
    3756:	04 2e       	mov	r0, r20
    3758:	02 c0       	rjmp	.+4      	; 0x375e <micIoPortsConfigureToToggleLevel+0x52>
    375a:	22 0f       	add	r18, r18
    375c:	33 1f       	adc	r19, r19
    375e:	0a 94       	dec	r0
    3760:	e2 f7       	brpl	.-8      	; 0x375a <micIoPortsConfigureToToggleLevel+0x4e>
    3762:	26 27       	eor	r18, r22
    3764:	fc 01       	movw	r30, r24
    3766:	20 83       	st	Z, r18
    3768:	47 c0       	rjmp	.+142    	; 0x37f8 <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 1 )
    376a:	8a 81       	ldd	r24, Y+2	; 0x02
    376c:	81 30       	cpi	r24, 0x01	; 1
    376e:	a9 f4       	brne	.+42     	; 0x379a <micIoPortsConfigureToToggleLevel+0x8e>
	{
		BIT_TOGGLE(PORTB,pin);
    3770:	85 e2       	ldi	r24, 0x25	; 37
    3772:	90 e0       	ldi	r25, 0x00	; 0
    3774:	25 e2       	ldi	r18, 0x25	; 37
    3776:	30 e0       	ldi	r19, 0x00	; 0
    3778:	f9 01       	movw	r30, r18
    377a:	60 81       	ld	r22, Z
    377c:	2b 81       	ldd	r18, Y+3	; 0x03
    377e:	42 2f       	mov	r20, r18
    3780:	50 e0       	ldi	r21, 0x00	; 0
    3782:	21 e0       	ldi	r18, 0x01	; 1
    3784:	30 e0       	ldi	r19, 0x00	; 0
    3786:	04 2e       	mov	r0, r20
    3788:	02 c0       	rjmp	.+4      	; 0x378e <micIoPortsConfigureToToggleLevel+0x82>
    378a:	22 0f       	add	r18, r18
    378c:	33 1f       	adc	r19, r19
    378e:	0a 94       	dec	r0
    3790:	e2 f7       	brpl	.-8      	; 0x378a <micIoPortsConfigureToToggleLevel+0x7e>
    3792:	26 27       	eor	r18, r22
    3794:	fc 01       	movw	r30, r24
    3796:	20 83       	st	Z, r18
    3798:	2f c0       	rjmp	.+94     	; 0x37f8 <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 2 )
    379a:	8a 81       	ldd	r24, Y+2	; 0x02
    379c:	82 30       	cpi	r24, 0x02	; 2
    379e:	a9 f4       	brne	.+42     	; 0x37ca <micIoPortsConfigureToToggleLevel+0xbe>
	{
		BIT_TOGGLE(PORTC,pin);
    37a0:	88 e2       	ldi	r24, 0x28	; 40
    37a2:	90 e0       	ldi	r25, 0x00	; 0
    37a4:	28 e2       	ldi	r18, 0x28	; 40
    37a6:	30 e0       	ldi	r19, 0x00	; 0
    37a8:	f9 01       	movw	r30, r18
    37aa:	60 81       	ld	r22, Z
    37ac:	2b 81       	ldd	r18, Y+3	; 0x03
    37ae:	42 2f       	mov	r20, r18
    37b0:	50 e0       	ldi	r21, 0x00	; 0
    37b2:	21 e0       	ldi	r18, 0x01	; 1
    37b4:	30 e0       	ldi	r19, 0x00	; 0
    37b6:	04 2e       	mov	r0, r20
    37b8:	02 c0       	rjmp	.+4      	; 0x37be <micIoPortsConfigureToToggleLevel+0xb2>
    37ba:	22 0f       	add	r18, r18
    37bc:	33 1f       	adc	r19, r19
    37be:	0a 94       	dec	r0
    37c0:	e2 f7       	brpl	.-8      	; 0x37ba <micIoPortsConfigureToToggleLevel+0xae>
    37c2:	26 27       	eor	r18, r22
    37c4:	fc 01       	movw	r30, r24
    37c6:	20 83       	st	Z, r18
    37c8:	17 c0       	rjmp	.+46     	; 0x37f8 <micIoPortsConfigureToToggleLevel+0xec>
	}
	else if( port == 3 )
    37ca:	8a 81       	ldd	r24, Y+2	; 0x02
    37cc:	83 30       	cpi	r24, 0x03	; 3
    37ce:	a1 f4       	brne	.+40     	; 0x37f8 <micIoPortsConfigureToToggleLevel+0xec>
	{
		BIT_TOGGLE(PORTD,pin);
    37d0:	8b e2       	ldi	r24, 0x2B	; 43
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	2b e2       	ldi	r18, 0x2B	; 43
    37d6:	30 e0       	ldi	r19, 0x00	; 0
    37d8:	f9 01       	movw	r30, r18
    37da:	60 81       	ld	r22, Z
    37dc:	2b 81       	ldd	r18, Y+3	; 0x03
    37de:	42 2f       	mov	r20, r18
    37e0:	50 e0       	ldi	r21, 0x00	; 0
    37e2:	21 e0       	ldi	r18, 0x01	; 1
    37e4:	30 e0       	ldi	r19, 0x00	; 0
    37e6:	04 2e       	mov	r0, r20
    37e8:	02 c0       	rjmp	.+4      	; 0x37ee <micIoPortsConfigureToToggleLevel+0xe2>
    37ea:	22 0f       	add	r18, r18
    37ec:	33 1f       	adc	r19, r19
    37ee:	0a 94       	dec	r0
    37f0:	e2 f7       	brpl	.-8      	; 0x37ea <micIoPortsConfigureToToggleLevel+0xde>
    37f2:	26 27       	eor	r18, r22
    37f4:	fc 01       	movw	r30, r24
    37f6:	20 83       	st	Z, r18
	}
	
	return o_success;
    37f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    37fa:	0f 90       	pop	r0
    37fc:	0f 90       	pop	r0
    37fe:	0f 90       	pop	r0
    3800:	0f 90       	pop	r0
    3802:	0f 90       	pop	r0
    3804:	cf 91       	pop	r28
    3806:	df 91       	pop	r29
    3808:	08 95       	ret

0000380a <micIoPortsConfigureInput>:

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    380a:	df 93       	push	r29
    380c:	cf 93       	push	r28
    380e:	cd b7       	in	r28, 0x3d	; 61
    3810:	de b7       	in	r29, 0x3e	; 62
    3812:	27 97       	sbiw	r28, 0x07	; 7
    3814:	0f b6       	in	r0, 0x3f	; 63
    3816:	f8 94       	cli
    3818:	de bf       	out	0x3e, r29	; 62
    381a:	0f be       	out	0x3f, r0	; 63
    381c:	cd bf       	out	0x3d, r28	; 61
    381e:	9d 83       	std	Y+5, r25	; 0x05
    3820:	8c 83       	std	Y+4, r24	; 0x04
    3822:	7f 83       	std	Y+7, r23	; 0x07
    3824:	6e 83       	std	Y+6, r22	; 0x06
	Boolean o_success = TRUE;
    3826:	81 e0       	ldi	r24, 0x01	; 1
    3828:	89 83       	std	Y+1, r24	; 0x01
	Int8U port = ( IO / 8 ) ;
    382a:	8c 81       	ldd	r24, Y+4	; 0x04
    382c:	9d 81       	ldd	r25, Y+5	; 0x05
    382e:	96 95       	lsr	r25
    3830:	87 95       	ror	r24
    3832:	96 95       	lsr	r25
    3834:	87 95       	ror	r24
    3836:	96 95       	lsr	r25
    3838:	87 95       	ror	r24
    383a:	8a 83       	std	Y+2, r24	; 0x02
	Int8U pin =  ( IO % 8 ) ;
    383c:	8c 81       	ldd	r24, Y+4	; 0x04
    383e:	87 70       	andi	r24, 0x07	; 7
    3840:	8b 83       	std	Y+3, r24	; 0x03
	micIoPortsDirectionRegister(port,pin,FALSE);
    3842:	8a 81       	ldd	r24, Y+2	; 0x02
    3844:	6b 81       	ldd	r22, Y+3	; 0x03
    3846:	40 e0       	ldi	r20, 0x00	; 0
    3848:	0e 94 96 1c 	call	0x392c	; 0x392c <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    384c:	8e 81       	ldd	r24, Y+6	; 0x06
    384e:	9f 81       	ldd	r25, Y+7	; 0x07
    3850:	81 30       	cpi	r24, 0x01	; 1
    3852:	91 05       	cpc	r25, r1
    3854:	31 f4       	brne	.+12     	; 0x3862 <micIoPortsConfigureInput+0x58>
	{
		micIoPortsDataRegister(port,pin,TRUE);
    3856:	8a 81       	ldd	r24, Y+2	; 0x02
    3858:	6b 81       	ldd	r22, Y+3	; 0x03
    385a:	41 e0       	ldi	r20, 0x01	; 1
    385c:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <micIoPortsDataRegister>
    3860:	05 c0       	rjmp	.+10     	; 0x386c <micIoPortsConfigureInput+0x62>
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    3862:	8a 81       	ldd	r24, Y+2	; 0x02
    3864:	6b 81       	ldd	r22, Y+3	; 0x03
    3866:	40 e0       	ldi	r20, 0x00	; 0
    3868:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <micIoPortsDataRegister>
	}		
	
	return o_success;
    386c:	89 81       	ldd	r24, Y+1	; 0x01
}
    386e:	27 96       	adiw	r28, 0x07	; 7
    3870:	0f b6       	in	r0, 0x3f	; 63
    3872:	f8 94       	cli
    3874:	de bf       	out	0x3e, r29	; 62
    3876:	0f be       	out	0x3f, r0	; 63
    3878:	cd bf       	out	0x3d, r28	; 61
    387a:	cf 91       	pop	r28
    387c:	df 91       	pop	r29
    387e:	08 95       	ret

00003880 <micIoPortsMasterControlUnitPullUpDisable>:

/////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
    3880:	df 93       	push	r29
    3882:	cf 93       	push	r28
    3884:	00 d0       	rcall	.+0      	; 0x3886 <micIoPortsMasterControlUnitPullUpDisable+0x6>
    3886:	cd b7       	in	r28, 0x3d	; 61
    3888:	de b7       	in	r29, 0x3e	; 62
    388a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    388c:	81 e0       	ldi	r24, 0x01	; 1
    388e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,PUD,enable);
    3890:	8a 81       	ldd	r24, Y+2	; 0x02
    3892:	88 23       	and	r24, r24
    3894:	51 f0       	breq	.+20     	; 0x38aa <micIoPortsMasterControlUnitPullUpDisable+0x2a>
    3896:	85 e5       	ldi	r24, 0x55	; 85
    3898:	90 e0       	ldi	r25, 0x00	; 0
    389a:	25 e5       	ldi	r18, 0x55	; 85
    389c:	30 e0       	ldi	r19, 0x00	; 0
    389e:	f9 01       	movw	r30, r18
    38a0:	20 81       	ld	r18, Z
    38a2:	20 61       	ori	r18, 0x10	; 16
    38a4:	fc 01       	movw	r30, r24
    38a6:	20 83       	st	Z, r18
    38a8:	09 c0       	rjmp	.+18     	; 0x38bc <micIoPortsMasterControlUnitPullUpDisable+0x3c>
    38aa:	85 e5       	ldi	r24, 0x55	; 85
    38ac:	90 e0       	ldi	r25, 0x00	; 0
    38ae:	25 e5       	ldi	r18, 0x55	; 85
    38b0:	30 e0       	ldi	r19, 0x00	; 0
    38b2:	f9 01       	movw	r30, r18
    38b4:	20 81       	ld	r18, Z
    38b6:	2f 7e       	andi	r18, 0xEF	; 239
    38b8:	fc 01       	movw	r30, r24
    38ba:	20 83       	st	Z, r18
	return o_success;
    38bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    38be:	0f 90       	pop	r0
    38c0:	0f 90       	pop	r0
    38c2:	cf 91       	pop	r28
    38c4:	df 91       	pop	r29
    38c6:	08 95       	ret

000038c8 <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    38c8:	df 93       	push	r29
    38ca:	cf 93       	push	r28
    38cc:	00 d0       	rcall	.+0      	; 0x38ce <micIoPortsDataRegister+0x6>
    38ce:	00 d0       	rcall	.+0      	; 0x38d0 <micIoPortsDataRegister+0x8>
    38d0:	cd b7       	in	r28, 0x3d	; 61
    38d2:	de b7       	in	r29, 0x3e	; 62
    38d4:	8a 83       	std	Y+2, r24	; 0x02
    38d6:	6b 83       	std	Y+3, r22	; 0x03
    38d8:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    38da:	81 e0       	ldi	r24, 0x01	; 1
    38dc:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    38de:	8a 81       	ldd	r24, Y+2	; 0x02
    38e0:	88 23       	and	r24, r24
    38e2:	29 f4       	brne	.+10     	; 0x38ee <micIoPortsDataRegister+0x26>
	{
		micIoPortsDataRegisterA(pin_io,value);
    38e4:	8b 81       	ldd	r24, Y+3	; 0x03
    38e6:	6c 81       	ldd	r22, Y+4	; 0x04
    38e8:	0e 94 fa 1c 	call	0x39f4	; 0x39f4 <micIoPortsDataRegisterA>
    38ec:	17 c0       	rjmp	.+46     	; 0x391c <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 1 )
    38ee:	8a 81       	ldd	r24, Y+2	; 0x02
    38f0:	81 30       	cpi	r24, 0x01	; 1
    38f2:	29 f4       	brne	.+10     	; 0x38fe <micIoPortsDataRegister+0x36>
	{
		micIoPortsDataRegisterB(pin_io,value);
    38f4:	8b 81       	ldd	r24, Y+3	; 0x03
    38f6:	6c 81       	ldd	r22, Y+4	; 0x04
    38f8:	0e 94 bf 1d 	call	0x3b7e	; 0x3b7e <micIoPortsDataRegisterB>
    38fc:	0f c0       	rjmp	.+30     	; 0x391c <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 2 )
    38fe:	8a 81       	ldd	r24, Y+2	; 0x02
    3900:	82 30       	cpi	r24, 0x02	; 2
    3902:	29 f4       	brne	.+10     	; 0x390e <micIoPortsDataRegister+0x46>
	{
		micIoPortsDataRegisterC(pin_io,value);
    3904:	8b 81       	ldd	r24, Y+3	; 0x03
    3906:	6c 81       	ldd	r22, Y+4	; 0x04
    3908:	0e 94 84 1e 	call	0x3d08	; 0x3d08 <micIoPortsDataRegisterC>
    390c:	07 c0       	rjmp	.+14     	; 0x391c <micIoPortsDataRegister+0x54>
	}
	else if( port_name == 3 )
    390e:	8a 81       	ldd	r24, Y+2	; 0x02
    3910:	83 30       	cpi	r24, 0x03	; 3
    3912:	21 f4       	brne	.+8      	; 0x391c <micIoPortsDataRegister+0x54>
	{
		micIoPortsDataRegisterD(pin_io,value);
    3914:	8b 81       	ldd	r24, Y+3	; 0x03
    3916:	6c 81       	ldd	r22, Y+4	; 0x04
    3918:	0e 94 49 1f 	call	0x3e92	; 0x3e92 <micIoPortsDataRegisterD>
	}
	return o_success;
    391c:	89 81       	ldd	r24, Y+1	; 0x01
}
    391e:	0f 90       	pop	r0
    3920:	0f 90       	pop	r0
    3922:	0f 90       	pop	r0
    3924:	0f 90       	pop	r0
    3926:	cf 91       	pop	r28
    3928:	df 91       	pop	r29
    392a:	08 95       	ret

0000392c <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    392c:	df 93       	push	r29
    392e:	cf 93       	push	r28
    3930:	00 d0       	rcall	.+0      	; 0x3932 <micIoPortsDirectionRegister+0x6>
    3932:	00 d0       	rcall	.+0      	; 0x3934 <micIoPortsDirectionRegister+0x8>
    3934:	cd b7       	in	r28, 0x3d	; 61
    3936:	de b7       	in	r29, 0x3e	; 62
    3938:	8a 83       	std	Y+2, r24	; 0x02
    393a:	6b 83       	std	Y+3, r22	; 0x03
    393c:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    393e:	81 e0       	ldi	r24, 0x01	; 1
    3940:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    3942:	8a 81       	ldd	r24, Y+2	; 0x02
    3944:	88 23       	and	r24, r24
    3946:	29 f4       	brne	.+10     	; 0x3952 <micIoPortsDirectionRegister+0x26>
	{
		micIoPortsDirectionRegisterA(pin_io,value);
    3948:	8b 81       	ldd	r24, Y+3	; 0x03
    394a:	6c 81       	ldd	r22, Y+4	; 0x04
    394c:	0e 94 43 1d 	call	0x3a86	; 0x3a86 <micIoPortsDirectionRegisterA>
    3950:	17 c0       	rjmp	.+46     	; 0x3980 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 1 )
    3952:	8a 81       	ldd	r24, Y+2	; 0x02
    3954:	81 30       	cpi	r24, 0x01	; 1
    3956:	29 f4       	brne	.+10     	; 0x3962 <micIoPortsDirectionRegister+0x36>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
    3958:	8b 81       	ldd	r24, Y+3	; 0x03
    395a:	6c 81       	ldd	r22, Y+4	; 0x04
    395c:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <micIoPortsDirectionRegisterB>
    3960:	0f c0       	rjmp	.+30     	; 0x3980 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 2 )
    3962:	8a 81       	ldd	r24, Y+2	; 0x02
    3964:	82 30       	cpi	r24, 0x02	; 2
    3966:	29 f4       	brne	.+10     	; 0x3972 <micIoPortsDirectionRegister+0x46>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
    3968:	8b 81       	ldd	r24, Y+3	; 0x03
    396a:	6c 81       	ldd	r22, Y+4	; 0x04
    396c:	0e 94 cd 1e 	call	0x3d9a	; 0x3d9a <micIoPortsDirectionRegisterC>
    3970:	07 c0       	rjmp	.+14     	; 0x3980 <micIoPortsDirectionRegister+0x54>
	}
	else if( port_name == 3 )
    3972:	8a 81       	ldd	r24, Y+2	; 0x02
    3974:	83 30       	cpi	r24, 0x03	; 3
    3976:	21 f4       	brne	.+8      	; 0x3980 <micIoPortsDirectionRegister+0x54>
	{
		micIoPortsDirectionRegisterD(pin_io,value);
    3978:	8b 81       	ldd	r24, Y+3	; 0x03
    397a:	6c 81       	ldd	r22, Y+4	; 0x04
    397c:	0e 94 92 1f 	call	0x3f24	; 0x3f24 <micIoPortsDirectionRegisterD>
	}
	return o_success;
    3980:	89 81       	ldd	r24, Y+1	; 0x01
}
    3982:	0f 90       	pop	r0
    3984:	0f 90       	pop	r0
    3986:	0f 90       	pop	r0
    3988:	0f 90       	pop	r0
    398a:	cf 91       	pop	r28
    398c:	df 91       	pop	r29
    398e:	08 95       	ret

00003990 <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
    3990:	df 93       	push	r29
    3992:	cf 93       	push	r28
    3994:	00 d0       	rcall	.+0      	; 0x3996 <micIoPortsInputPinsAddress+0x6>
    3996:	00 d0       	rcall	.+0      	; 0x3998 <micIoPortsInputPinsAddress+0x8>
    3998:	cd b7       	in	r28, 0x3d	; 61
    399a:	de b7       	in	r29, 0x3e	; 62
    399c:	8a 83       	std	Y+2, r24	; 0x02
    399e:	6b 83       	std	Y+3, r22	; 0x03
    39a0:	4c 83       	std	Y+4, r20	; 0x04
	Boolean o_success = TRUE;
    39a2:	81 e0       	ldi	r24, 0x01	; 1
    39a4:	89 83       	std	Y+1, r24	; 0x01
	if( port_name == 0 )
    39a6:	8a 81       	ldd	r24, Y+2	; 0x02
    39a8:	88 23       	and	r24, r24
    39aa:	29 f4       	brne	.+10     	; 0x39b6 <micIoPortsInputPinsAddress+0x26>
	{
		micIoPortsInputPinsAddressA(pin_io,value);
    39ac:	8b 81       	ldd	r24, Y+3	; 0x03
    39ae:	6c 81       	ldd	r22, Y+4	; 0x04
    39b0:	0e 94 81 1d 	call	0x3b02	; 0x3b02 <micIoPortsInputPinsAddressA>
    39b4:	17 c0       	rjmp	.+46     	; 0x39e4 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 1 )
    39b6:	8a 81       	ldd	r24, Y+2	; 0x02
    39b8:	81 30       	cpi	r24, 0x01	; 1
    39ba:	29 f4       	brne	.+10     	; 0x39c6 <micIoPortsInputPinsAddress+0x36>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
    39bc:	8b 81       	ldd	r24, Y+3	; 0x03
    39be:	6c 81       	ldd	r22, Y+4	; 0x04
    39c0:	0e 94 46 1e 	call	0x3c8c	; 0x3c8c <micIoPortsInputPinsAddressB>
    39c4:	0f c0       	rjmp	.+30     	; 0x39e4 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 2 )
    39c6:	8a 81       	ldd	r24, Y+2	; 0x02
    39c8:	82 30       	cpi	r24, 0x02	; 2
    39ca:	29 f4       	brne	.+10     	; 0x39d6 <micIoPortsInputPinsAddress+0x46>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
    39cc:	8b 81       	ldd	r24, Y+3	; 0x03
    39ce:	6c 81       	ldd	r22, Y+4	; 0x04
    39d0:	0e 94 0b 1f 	call	0x3e16	; 0x3e16 <micIoPortsInputPinsAddressC>
    39d4:	07 c0       	rjmp	.+14     	; 0x39e4 <micIoPortsInputPinsAddress+0x54>
	}
	else if( port_name == 3 )
    39d6:	8a 81       	ldd	r24, Y+2	; 0x02
    39d8:	83 30       	cpi	r24, 0x03	; 3
    39da:	21 f4       	brne	.+8      	; 0x39e4 <micIoPortsInputPinsAddress+0x54>
	{
		micIoPortsInputPinsAddressD(pin_io,value);
    39dc:	8b 81       	ldd	r24, Y+3	; 0x03
    39de:	6c 81       	ldd	r22, Y+4	; 0x04
    39e0:	0e 94 d0 1f 	call	0x3fa0	; 0x3fa0 <micIoPortsInputPinsAddressD>
	}
	return o_success;
    39e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    39e6:	0f 90       	pop	r0
    39e8:	0f 90       	pop	r0
    39ea:	0f 90       	pop	r0
    39ec:	0f 90       	pop	r0
    39ee:	cf 91       	pop	r28
    39f0:	df 91       	pop	r29
    39f2:	08 95       	ret

000039f4 <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
    39f4:	df 93       	push	r29
    39f6:	cf 93       	push	r28
    39f8:	00 d0       	rcall	.+0      	; 0x39fa <micIoPortsDataRegisterA+0x6>
    39fa:	0f 92       	push	r0
    39fc:	cd b7       	in	r28, 0x3d	; 61
    39fe:	de b7       	in	r29, 0x3e	; 62
    3a00:	8a 83       	std	Y+2, r24	; 0x02
    3a02:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3a04:	81 e0       	ldi	r24, 0x01	; 1
    3a06:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTA,pin_io,value);
    3a08:	8b 81       	ldd	r24, Y+3	; 0x03
    3a0a:	88 23       	and	r24, r24
    3a0c:	a9 f0       	breq	.+42     	; 0x3a38 <micIoPortsDataRegisterA+0x44>
    3a0e:	82 e2       	ldi	r24, 0x22	; 34
    3a10:	90 e0       	ldi	r25, 0x00	; 0
    3a12:	22 e2       	ldi	r18, 0x22	; 34
    3a14:	30 e0       	ldi	r19, 0x00	; 0
    3a16:	f9 01       	movw	r30, r18
    3a18:	60 81       	ld	r22, Z
    3a1a:	2a 81       	ldd	r18, Y+2	; 0x02
    3a1c:	42 2f       	mov	r20, r18
    3a1e:	50 e0       	ldi	r21, 0x00	; 0
    3a20:	21 e0       	ldi	r18, 0x01	; 1
    3a22:	30 e0       	ldi	r19, 0x00	; 0
    3a24:	04 2e       	mov	r0, r20
    3a26:	02 c0       	rjmp	.+4      	; 0x3a2c <micIoPortsDataRegisterA+0x38>
    3a28:	22 0f       	add	r18, r18
    3a2a:	33 1f       	adc	r19, r19
    3a2c:	0a 94       	dec	r0
    3a2e:	e2 f7       	brpl	.-8      	; 0x3a28 <micIoPortsDataRegisterA+0x34>
    3a30:	26 2b       	or	r18, r22
    3a32:	fc 01       	movw	r30, r24
    3a34:	20 83       	st	Z, r18
    3a36:	15 c0       	rjmp	.+42     	; 0x3a62 <micIoPortsDataRegisterA+0x6e>
    3a38:	82 e2       	ldi	r24, 0x22	; 34
    3a3a:	90 e0       	ldi	r25, 0x00	; 0
    3a3c:	22 e2       	ldi	r18, 0x22	; 34
    3a3e:	30 e0       	ldi	r19, 0x00	; 0
    3a40:	f9 01       	movw	r30, r18
    3a42:	60 81       	ld	r22, Z
    3a44:	2a 81       	ldd	r18, Y+2	; 0x02
    3a46:	42 2f       	mov	r20, r18
    3a48:	50 e0       	ldi	r21, 0x00	; 0
    3a4a:	21 e0       	ldi	r18, 0x01	; 1
    3a4c:	30 e0       	ldi	r19, 0x00	; 0
    3a4e:	04 2e       	mov	r0, r20
    3a50:	02 c0       	rjmp	.+4      	; 0x3a56 <micIoPortsDataRegisterA+0x62>
    3a52:	22 0f       	add	r18, r18
    3a54:	33 1f       	adc	r19, r19
    3a56:	0a 94       	dec	r0
    3a58:	e2 f7       	brpl	.-8      	; 0x3a52 <micIoPortsDataRegisterA+0x5e>
    3a5a:	20 95       	com	r18
    3a5c:	26 23       	and	r18, r22
    3a5e:	fc 01       	movw	r30, r24
    3a60:	20 83       	st	Z, r18
	return o_success;
    3a62:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a64:	0f 90       	pop	r0
    3a66:	0f 90       	pop	r0
    3a68:	0f 90       	pop	r0
    3a6a:	cf 91       	pop	r28
    3a6c:	df 91       	pop	r29
    3a6e:	08 95       	ret

00003a70 <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
    3a70:	df 93       	push	r29
    3a72:	cf 93       	push	r28
    3a74:	cd b7       	in	r28, 0x3d	; 61
    3a76:	de b7       	in	r29, 0x3e	; 62
	return PORTA;
    3a78:	82 e2       	ldi	r24, 0x22	; 34
    3a7a:	90 e0       	ldi	r25, 0x00	; 0
    3a7c:	fc 01       	movw	r30, r24
    3a7e:	80 81       	ld	r24, Z
}
    3a80:	cf 91       	pop	r28
    3a82:	df 91       	pop	r29
    3a84:	08 95       	ret

00003a86 <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
    3a86:	df 93       	push	r29
    3a88:	cf 93       	push	r28
    3a8a:	00 d0       	rcall	.+0      	; 0x3a8c <micIoPortsDirectionRegisterA+0x6>
    3a8c:	0f 92       	push	r0
    3a8e:	cd b7       	in	r28, 0x3d	; 61
    3a90:	de b7       	in	r29, 0x3e	; 62
    3a92:	8a 83       	std	Y+2, r24	; 0x02
    3a94:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3a96:	81 e0       	ldi	r24, 0x01	; 1
    3a98:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTA,pin_io,value);
    3a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a9c:	88 23       	and	r24, r24
    3a9e:	a9 f0       	breq	.+42     	; 0x3aca <micIoPortsDirectionRegisterA+0x44>
    3aa0:	82 e2       	ldi	r24, 0x22	; 34
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	22 e2       	ldi	r18, 0x22	; 34
    3aa6:	30 e0       	ldi	r19, 0x00	; 0
    3aa8:	f9 01       	movw	r30, r18
    3aaa:	60 81       	ld	r22, Z
    3aac:	2a 81       	ldd	r18, Y+2	; 0x02
    3aae:	42 2f       	mov	r20, r18
    3ab0:	50 e0       	ldi	r21, 0x00	; 0
    3ab2:	21 e0       	ldi	r18, 0x01	; 1
    3ab4:	30 e0       	ldi	r19, 0x00	; 0
    3ab6:	04 2e       	mov	r0, r20
    3ab8:	02 c0       	rjmp	.+4      	; 0x3abe <micIoPortsDirectionRegisterA+0x38>
    3aba:	22 0f       	add	r18, r18
    3abc:	33 1f       	adc	r19, r19
    3abe:	0a 94       	dec	r0
    3ac0:	e2 f7       	brpl	.-8      	; 0x3aba <micIoPortsDirectionRegisterA+0x34>
    3ac2:	26 2b       	or	r18, r22
    3ac4:	fc 01       	movw	r30, r24
    3ac6:	20 83       	st	Z, r18
    3ac8:	15 c0       	rjmp	.+42     	; 0x3af4 <micIoPortsDirectionRegisterA+0x6e>
    3aca:	82 e2       	ldi	r24, 0x22	; 34
    3acc:	90 e0       	ldi	r25, 0x00	; 0
    3ace:	22 e2       	ldi	r18, 0x22	; 34
    3ad0:	30 e0       	ldi	r19, 0x00	; 0
    3ad2:	f9 01       	movw	r30, r18
    3ad4:	60 81       	ld	r22, Z
    3ad6:	2a 81       	ldd	r18, Y+2	; 0x02
    3ad8:	42 2f       	mov	r20, r18
    3ada:	50 e0       	ldi	r21, 0x00	; 0
    3adc:	21 e0       	ldi	r18, 0x01	; 1
    3ade:	30 e0       	ldi	r19, 0x00	; 0
    3ae0:	04 2e       	mov	r0, r20
    3ae2:	02 c0       	rjmp	.+4      	; 0x3ae8 <micIoPortsDirectionRegisterA+0x62>
    3ae4:	22 0f       	add	r18, r18
    3ae6:	33 1f       	adc	r19, r19
    3ae8:	0a 94       	dec	r0
    3aea:	e2 f7       	brpl	.-8      	; 0x3ae4 <micIoPortsDirectionRegisterA+0x5e>
    3aec:	20 95       	com	r18
    3aee:	26 23       	and	r18, r22
    3af0:	fc 01       	movw	r30, r24
    3af2:	20 83       	st	Z, r18
	return o_success;
    3af4:	89 81       	ldd	r24, Y+1	; 0x01
}
    3af6:	0f 90       	pop	r0
    3af8:	0f 90       	pop	r0
    3afa:	0f 90       	pop	r0
    3afc:	cf 91       	pop	r28
    3afe:	df 91       	pop	r29
    3b00:	08 95       	ret

00003b02 <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
    3b02:	df 93       	push	r29
    3b04:	cf 93       	push	r28
    3b06:	00 d0       	rcall	.+0      	; 0x3b08 <micIoPortsInputPinsAddressA+0x6>
    3b08:	0f 92       	push	r0
    3b0a:	cd b7       	in	r28, 0x3d	; 61
    3b0c:	de b7       	in	r29, 0x3e	; 62
    3b0e:	8a 83       	std	Y+2, r24	; 0x02
    3b10:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3b12:	81 e0       	ldi	r24, 0x01	; 1
    3b14:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINA,pin_io,value);
    3b16:	8b 81       	ldd	r24, Y+3	; 0x03
    3b18:	88 23       	and	r24, r24
    3b1a:	a9 f0       	breq	.+42     	; 0x3b46 <micIoPortsInputPinsAddressA+0x44>
    3b1c:	80 e2       	ldi	r24, 0x20	; 32
    3b1e:	90 e0       	ldi	r25, 0x00	; 0
    3b20:	20 e2       	ldi	r18, 0x20	; 32
    3b22:	30 e0       	ldi	r19, 0x00	; 0
    3b24:	f9 01       	movw	r30, r18
    3b26:	60 81       	ld	r22, Z
    3b28:	2a 81       	ldd	r18, Y+2	; 0x02
    3b2a:	42 2f       	mov	r20, r18
    3b2c:	50 e0       	ldi	r21, 0x00	; 0
    3b2e:	21 e0       	ldi	r18, 0x01	; 1
    3b30:	30 e0       	ldi	r19, 0x00	; 0
    3b32:	04 2e       	mov	r0, r20
    3b34:	02 c0       	rjmp	.+4      	; 0x3b3a <micIoPortsInputPinsAddressA+0x38>
    3b36:	22 0f       	add	r18, r18
    3b38:	33 1f       	adc	r19, r19
    3b3a:	0a 94       	dec	r0
    3b3c:	e2 f7       	brpl	.-8      	; 0x3b36 <micIoPortsInputPinsAddressA+0x34>
    3b3e:	26 2b       	or	r18, r22
    3b40:	fc 01       	movw	r30, r24
    3b42:	20 83       	st	Z, r18
    3b44:	15 c0       	rjmp	.+42     	; 0x3b70 <micIoPortsInputPinsAddressA+0x6e>
    3b46:	80 e2       	ldi	r24, 0x20	; 32
    3b48:	90 e0       	ldi	r25, 0x00	; 0
    3b4a:	20 e2       	ldi	r18, 0x20	; 32
    3b4c:	30 e0       	ldi	r19, 0x00	; 0
    3b4e:	f9 01       	movw	r30, r18
    3b50:	60 81       	ld	r22, Z
    3b52:	2a 81       	ldd	r18, Y+2	; 0x02
    3b54:	42 2f       	mov	r20, r18
    3b56:	50 e0       	ldi	r21, 0x00	; 0
    3b58:	21 e0       	ldi	r18, 0x01	; 1
    3b5a:	30 e0       	ldi	r19, 0x00	; 0
    3b5c:	04 2e       	mov	r0, r20
    3b5e:	02 c0       	rjmp	.+4      	; 0x3b64 <micIoPortsInputPinsAddressA+0x62>
    3b60:	22 0f       	add	r18, r18
    3b62:	33 1f       	adc	r19, r19
    3b64:	0a 94       	dec	r0
    3b66:	e2 f7       	brpl	.-8      	; 0x3b60 <micIoPortsInputPinsAddressA+0x5e>
    3b68:	20 95       	com	r18
    3b6a:	26 23       	and	r18, r22
    3b6c:	fc 01       	movw	r30, r24
    3b6e:	20 83       	st	Z, r18
	return o_success;
    3b70:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b72:	0f 90       	pop	r0
    3b74:	0f 90       	pop	r0
    3b76:	0f 90       	pop	r0
    3b78:	cf 91       	pop	r28
    3b7a:	df 91       	pop	r29
    3b7c:	08 95       	ret

00003b7e <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
    3b7e:	df 93       	push	r29
    3b80:	cf 93       	push	r28
    3b82:	00 d0       	rcall	.+0      	; 0x3b84 <micIoPortsDataRegisterB+0x6>
    3b84:	0f 92       	push	r0
    3b86:	cd b7       	in	r28, 0x3d	; 61
    3b88:	de b7       	in	r29, 0x3e	; 62
    3b8a:	8a 83       	std	Y+2, r24	; 0x02
    3b8c:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3b8e:	81 e0       	ldi	r24, 0x01	; 1
    3b90:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTB,pin_io,value);
    3b92:	8b 81       	ldd	r24, Y+3	; 0x03
    3b94:	88 23       	and	r24, r24
    3b96:	a9 f0       	breq	.+42     	; 0x3bc2 <micIoPortsDataRegisterB+0x44>
    3b98:	85 e2       	ldi	r24, 0x25	; 37
    3b9a:	90 e0       	ldi	r25, 0x00	; 0
    3b9c:	25 e2       	ldi	r18, 0x25	; 37
    3b9e:	30 e0       	ldi	r19, 0x00	; 0
    3ba0:	f9 01       	movw	r30, r18
    3ba2:	60 81       	ld	r22, Z
    3ba4:	2a 81       	ldd	r18, Y+2	; 0x02
    3ba6:	42 2f       	mov	r20, r18
    3ba8:	50 e0       	ldi	r21, 0x00	; 0
    3baa:	21 e0       	ldi	r18, 0x01	; 1
    3bac:	30 e0       	ldi	r19, 0x00	; 0
    3bae:	04 2e       	mov	r0, r20
    3bb0:	02 c0       	rjmp	.+4      	; 0x3bb6 <micIoPortsDataRegisterB+0x38>
    3bb2:	22 0f       	add	r18, r18
    3bb4:	33 1f       	adc	r19, r19
    3bb6:	0a 94       	dec	r0
    3bb8:	e2 f7       	brpl	.-8      	; 0x3bb2 <micIoPortsDataRegisterB+0x34>
    3bba:	26 2b       	or	r18, r22
    3bbc:	fc 01       	movw	r30, r24
    3bbe:	20 83       	st	Z, r18
    3bc0:	15 c0       	rjmp	.+42     	; 0x3bec <micIoPortsDataRegisterB+0x6e>
    3bc2:	85 e2       	ldi	r24, 0x25	; 37
    3bc4:	90 e0       	ldi	r25, 0x00	; 0
    3bc6:	25 e2       	ldi	r18, 0x25	; 37
    3bc8:	30 e0       	ldi	r19, 0x00	; 0
    3bca:	f9 01       	movw	r30, r18
    3bcc:	60 81       	ld	r22, Z
    3bce:	2a 81       	ldd	r18, Y+2	; 0x02
    3bd0:	42 2f       	mov	r20, r18
    3bd2:	50 e0       	ldi	r21, 0x00	; 0
    3bd4:	21 e0       	ldi	r18, 0x01	; 1
    3bd6:	30 e0       	ldi	r19, 0x00	; 0
    3bd8:	04 2e       	mov	r0, r20
    3bda:	02 c0       	rjmp	.+4      	; 0x3be0 <micIoPortsDataRegisterB+0x62>
    3bdc:	22 0f       	add	r18, r18
    3bde:	33 1f       	adc	r19, r19
    3be0:	0a 94       	dec	r0
    3be2:	e2 f7       	brpl	.-8      	; 0x3bdc <micIoPortsDataRegisterB+0x5e>
    3be4:	20 95       	com	r18
    3be6:	26 23       	and	r18, r22
    3be8:	fc 01       	movw	r30, r24
    3bea:	20 83       	st	Z, r18
	return o_success;
    3bec:	89 81       	ldd	r24, Y+1	; 0x01
}
    3bee:	0f 90       	pop	r0
    3bf0:	0f 90       	pop	r0
    3bf2:	0f 90       	pop	r0
    3bf4:	cf 91       	pop	r28
    3bf6:	df 91       	pop	r29
    3bf8:	08 95       	ret

00003bfa <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
    3bfa:	df 93       	push	r29
    3bfc:	cf 93       	push	r28
    3bfe:	cd b7       	in	r28, 0x3d	; 61
    3c00:	de b7       	in	r29, 0x3e	; 62
	return PORTB;
    3c02:	85 e2       	ldi	r24, 0x25	; 37
    3c04:	90 e0       	ldi	r25, 0x00	; 0
    3c06:	fc 01       	movw	r30, r24
    3c08:	80 81       	ld	r24, Z
}
    3c0a:	cf 91       	pop	r28
    3c0c:	df 91       	pop	r29
    3c0e:	08 95       	ret

00003c10 <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
    3c10:	df 93       	push	r29
    3c12:	cf 93       	push	r28
    3c14:	00 d0       	rcall	.+0      	; 0x3c16 <micIoPortsDirectionRegisterB+0x6>
    3c16:	0f 92       	push	r0
    3c18:	cd b7       	in	r28, 0x3d	; 61
    3c1a:	de b7       	in	r29, 0x3e	; 62
    3c1c:	8a 83       	std	Y+2, r24	; 0x02
    3c1e:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3c20:	81 e0       	ldi	r24, 0x01	; 1
    3c22:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRB,pin_io,value);
    3c24:	8b 81       	ldd	r24, Y+3	; 0x03
    3c26:	88 23       	and	r24, r24
    3c28:	a9 f0       	breq	.+42     	; 0x3c54 <micIoPortsDirectionRegisterB+0x44>
    3c2a:	84 e2       	ldi	r24, 0x24	; 36
    3c2c:	90 e0       	ldi	r25, 0x00	; 0
    3c2e:	24 e2       	ldi	r18, 0x24	; 36
    3c30:	30 e0       	ldi	r19, 0x00	; 0
    3c32:	f9 01       	movw	r30, r18
    3c34:	60 81       	ld	r22, Z
    3c36:	2a 81       	ldd	r18, Y+2	; 0x02
    3c38:	42 2f       	mov	r20, r18
    3c3a:	50 e0       	ldi	r21, 0x00	; 0
    3c3c:	21 e0       	ldi	r18, 0x01	; 1
    3c3e:	30 e0       	ldi	r19, 0x00	; 0
    3c40:	04 2e       	mov	r0, r20
    3c42:	02 c0       	rjmp	.+4      	; 0x3c48 <micIoPortsDirectionRegisterB+0x38>
    3c44:	22 0f       	add	r18, r18
    3c46:	33 1f       	adc	r19, r19
    3c48:	0a 94       	dec	r0
    3c4a:	e2 f7       	brpl	.-8      	; 0x3c44 <micIoPortsDirectionRegisterB+0x34>
    3c4c:	26 2b       	or	r18, r22
    3c4e:	fc 01       	movw	r30, r24
    3c50:	20 83       	st	Z, r18
    3c52:	15 c0       	rjmp	.+42     	; 0x3c7e <micIoPortsDirectionRegisterB+0x6e>
    3c54:	84 e2       	ldi	r24, 0x24	; 36
    3c56:	90 e0       	ldi	r25, 0x00	; 0
    3c58:	24 e2       	ldi	r18, 0x24	; 36
    3c5a:	30 e0       	ldi	r19, 0x00	; 0
    3c5c:	f9 01       	movw	r30, r18
    3c5e:	60 81       	ld	r22, Z
    3c60:	2a 81       	ldd	r18, Y+2	; 0x02
    3c62:	42 2f       	mov	r20, r18
    3c64:	50 e0       	ldi	r21, 0x00	; 0
    3c66:	21 e0       	ldi	r18, 0x01	; 1
    3c68:	30 e0       	ldi	r19, 0x00	; 0
    3c6a:	04 2e       	mov	r0, r20
    3c6c:	02 c0       	rjmp	.+4      	; 0x3c72 <micIoPortsDirectionRegisterB+0x62>
    3c6e:	22 0f       	add	r18, r18
    3c70:	33 1f       	adc	r19, r19
    3c72:	0a 94       	dec	r0
    3c74:	e2 f7       	brpl	.-8      	; 0x3c6e <micIoPortsDirectionRegisterB+0x5e>
    3c76:	20 95       	com	r18
    3c78:	26 23       	and	r18, r22
    3c7a:	fc 01       	movw	r30, r24
    3c7c:	20 83       	st	Z, r18
	return o_success;
    3c7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3c80:	0f 90       	pop	r0
    3c82:	0f 90       	pop	r0
    3c84:	0f 90       	pop	r0
    3c86:	cf 91       	pop	r28
    3c88:	df 91       	pop	r29
    3c8a:	08 95       	ret

00003c8c <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
    3c8c:	df 93       	push	r29
    3c8e:	cf 93       	push	r28
    3c90:	00 d0       	rcall	.+0      	; 0x3c92 <micIoPortsInputPinsAddressB+0x6>
    3c92:	0f 92       	push	r0
    3c94:	cd b7       	in	r28, 0x3d	; 61
    3c96:	de b7       	in	r29, 0x3e	; 62
    3c98:	8a 83       	std	Y+2, r24	; 0x02
    3c9a:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3c9c:	81 e0       	ldi	r24, 0x01	; 1
    3c9e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINB,pin_io,value);
    3ca0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ca2:	88 23       	and	r24, r24
    3ca4:	a9 f0       	breq	.+42     	; 0x3cd0 <micIoPortsInputPinsAddressB+0x44>
    3ca6:	83 e2       	ldi	r24, 0x23	; 35
    3ca8:	90 e0       	ldi	r25, 0x00	; 0
    3caa:	23 e2       	ldi	r18, 0x23	; 35
    3cac:	30 e0       	ldi	r19, 0x00	; 0
    3cae:	f9 01       	movw	r30, r18
    3cb0:	60 81       	ld	r22, Z
    3cb2:	2a 81       	ldd	r18, Y+2	; 0x02
    3cb4:	42 2f       	mov	r20, r18
    3cb6:	50 e0       	ldi	r21, 0x00	; 0
    3cb8:	21 e0       	ldi	r18, 0x01	; 1
    3cba:	30 e0       	ldi	r19, 0x00	; 0
    3cbc:	04 2e       	mov	r0, r20
    3cbe:	02 c0       	rjmp	.+4      	; 0x3cc4 <micIoPortsInputPinsAddressB+0x38>
    3cc0:	22 0f       	add	r18, r18
    3cc2:	33 1f       	adc	r19, r19
    3cc4:	0a 94       	dec	r0
    3cc6:	e2 f7       	brpl	.-8      	; 0x3cc0 <micIoPortsInputPinsAddressB+0x34>
    3cc8:	26 2b       	or	r18, r22
    3cca:	fc 01       	movw	r30, r24
    3ccc:	20 83       	st	Z, r18
    3cce:	15 c0       	rjmp	.+42     	; 0x3cfa <micIoPortsInputPinsAddressB+0x6e>
    3cd0:	83 e2       	ldi	r24, 0x23	; 35
    3cd2:	90 e0       	ldi	r25, 0x00	; 0
    3cd4:	23 e2       	ldi	r18, 0x23	; 35
    3cd6:	30 e0       	ldi	r19, 0x00	; 0
    3cd8:	f9 01       	movw	r30, r18
    3cda:	60 81       	ld	r22, Z
    3cdc:	2a 81       	ldd	r18, Y+2	; 0x02
    3cde:	42 2f       	mov	r20, r18
    3ce0:	50 e0       	ldi	r21, 0x00	; 0
    3ce2:	21 e0       	ldi	r18, 0x01	; 1
    3ce4:	30 e0       	ldi	r19, 0x00	; 0
    3ce6:	04 2e       	mov	r0, r20
    3ce8:	02 c0       	rjmp	.+4      	; 0x3cee <micIoPortsInputPinsAddressB+0x62>
    3cea:	22 0f       	add	r18, r18
    3cec:	33 1f       	adc	r19, r19
    3cee:	0a 94       	dec	r0
    3cf0:	e2 f7       	brpl	.-8      	; 0x3cea <micIoPortsInputPinsAddressB+0x5e>
    3cf2:	20 95       	com	r18
    3cf4:	26 23       	and	r18, r22
    3cf6:	fc 01       	movw	r30, r24
    3cf8:	20 83       	st	Z, r18
	return o_success;
    3cfa:	89 81       	ldd	r24, Y+1	; 0x01
}
    3cfc:	0f 90       	pop	r0
    3cfe:	0f 90       	pop	r0
    3d00:	0f 90       	pop	r0
    3d02:	cf 91       	pop	r28
    3d04:	df 91       	pop	r29
    3d06:	08 95       	ret

00003d08 <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
    3d08:	df 93       	push	r29
    3d0a:	cf 93       	push	r28
    3d0c:	00 d0       	rcall	.+0      	; 0x3d0e <micIoPortsDataRegisterC+0x6>
    3d0e:	0f 92       	push	r0
    3d10:	cd b7       	in	r28, 0x3d	; 61
    3d12:	de b7       	in	r29, 0x3e	; 62
    3d14:	8a 83       	std	Y+2, r24	; 0x02
    3d16:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3d18:	81 e0       	ldi	r24, 0x01	; 1
    3d1a:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTC,pin_io,value);
    3d1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3d1e:	88 23       	and	r24, r24
    3d20:	a9 f0       	breq	.+42     	; 0x3d4c <micIoPortsDataRegisterC+0x44>
    3d22:	88 e2       	ldi	r24, 0x28	; 40
    3d24:	90 e0       	ldi	r25, 0x00	; 0
    3d26:	28 e2       	ldi	r18, 0x28	; 40
    3d28:	30 e0       	ldi	r19, 0x00	; 0
    3d2a:	f9 01       	movw	r30, r18
    3d2c:	60 81       	ld	r22, Z
    3d2e:	2a 81       	ldd	r18, Y+2	; 0x02
    3d30:	42 2f       	mov	r20, r18
    3d32:	50 e0       	ldi	r21, 0x00	; 0
    3d34:	21 e0       	ldi	r18, 0x01	; 1
    3d36:	30 e0       	ldi	r19, 0x00	; 0
    3d38:	04 2e       	mov	r0, r20
    3d3a:	02 c0       	rjmp	.+4      	; 0x3d40 <micIoPortsDataRegisterC+0x38>
    3d3c:	22 0f       	add	r18, r18
    3d3e:	33 1f       	adc	r19, r19
    3d40:	0a 94       	dec	r0
    3d42:	e2 f7       	brpl	.-8      	; 0x3d3c <micIoPortsDataRegisterC+0x34>
    3d44:	26 2b       	or	r18, r22
    3d46:	fc 01       	movw	r30, r24
    3d48:	20 83       	st	Z, r18
    3d4a:	15 c0       	rjmp	.+42     	; 0x3d76 <micIoPortsDataRegisterC+0x6e>
    3d4c:	88 e2       	ldi	r24, 0x28	; 40
    3d4e:	90 e0       	ldi	r25, 0x00	; 0
    3d50:	28 e2       	ldi	r18, 0x28	; 40
    3d52:	30 e0       	ldi	r19, 0x00	; 0
    3d54:	f9 01       	movw	r30, r18
    3d56:	60 81       	ld	r22, Z
    3d58:	2a 81       	ldd	r18, Y+2	; 0x02
    3d5a:	42 2f       	mov	r20, r18
    3d5c:	50 e0       	ldi	r21, 0x00	; 0
    3d5e:	21 e0       	ldi	r18, 0x01	; 1
    3d60:	30 e0       	ldi	r19, 0x00	; 0
    3d62:	04 2e       	mov	r0, r20
    3d64:	02 c0       	rjmp	.+4      	; 0x3d6a <micIoPortsDataRegisterC+0x62>
    3d66:	22 0f       	add	r18, r18
    3d68:	33 1f       	adc	r19, r19
    3d6a:	0a 94       	dec	r0
    3d6c:	e2 f7       	brpl	.-8      	; 0x3d66 <micIoPortsDataRegisterC+0x5e>
    3d6e:	20 95       	com	r18
    3d70:	26 23       	and	r18, r22
    3d72:	fc 01       	movw	r30, r24
    3d74:	20 83       	st	Z, r18
	return o_success;
    3d76:	89 81       	ldd	r24, Y+1	; 0x01
}
    3d78:	0f 90       	pop	r0
    3d7a:	0f 90       	pop	r0
    3d7c:	0f 90       	pop	r0
    3d7e:	cf 91       	pop	r28
    3d80:	df 91       	pop	r29
    3d82:	08 95       	ret

00003d84 <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
    3d84:	df 93       	push	r29
    3d86:	cf 93       	push	r28
    3d88:	cd b7       	in	r28, 0x3d	; 61
    3d8a:	de b7       	in	r29, 0x3e	; 62
	return PORTC;
    3d8c:	88 e2       	ldi	r24, 0x28	; 40
    3d8e:	90 e0       	ldi	r25, 0x00	; 0
    3d90:	fc 01       	movw	r30, r24
    3d92:	80 81       	ld	r24, Z
}
    3d94:	cf 91       	pop	r28
    3d96:	df 91       	pop	r29
    3d98:	08 95       	ret

00003d9a <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
    3d9a:	df 93       	push	r29
    3d9c:	cf 93       	push	r28
    3d9e:	00 d0       	rcall	.+0      	; 0x3da0 <micIoPortsDirectionRegisterC+0x6>
    3da0:	0f 92       	push	r0
    3da2:	cd b7       	in	r28, 0x3d	; 61
    3da4:	de b7       	in	r29, 0x3e	; 62
    3da6:	8a 83       	std	Y+2, r24	; 0x02
    3da8:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3daa:	81 e0       	ldi	r24, 0x01	; 1
    3dac:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRC,pin_io,value);
    3dae:	8b 81       	ldd	r24, Y+3	; 0x03
    3db0:	88 23       	and	r24, r24
    3db2:	a9 f0       	breq	.+42     	; 0x3dde <micIoPortsDirectionRegisterC+0x44>
    3db4:	87 e2       	ldi	r24, 0x27	; 39
    3db6:	90 e0       	ldi	r25, 0x00	; 0
    3db8:	27 e2       	ldi	r18, 0x27	; 39
    3dba:	30 e0       	ldi	r19, 0x00	; 0
    3dbc:	f9 01       	movw	r30, r18
    3dbe:	60 81       	ld	r22, Z
    3dc0:	2a 81       	ldd	r18, Y+2	; 0x02
    3dc2:	42 2f       	mov	r20, r18
    3dc4:	50 e0       	ldi	r21, 0x00	; 0
    3dc6:	21 e0       	ldi	r18, 0x01	; 1
    3dc8:	30 e0       	ldi	r19, 0x00	; 0
    3dca:	04 2e       	mov	r0, r20
    3dcc:	02 c0       	rjmp	.+4      	; 0x3dd2 <micIoPortsDirectionRegisterC+0x38>
    3dce:	22 0f       	add	r18, r18
    3dd0:	33 1f       	adc	r19, r19
    3dd2:	0a 94       	dec	r0
    3dd4:	e2 f7       	brpl	.-8      	; 0x3dce <micIoPortsDirectionRegisterC+0x34>
    3dd6:	26 2b       	or	r18, r22
    3dd8:	fc 01       	movw	r30, r24
    3dda:	20 83       	st	Z, r18
    3ddc:	15 c0       	rjmp	.+42     	; 0x3e08 <micIoPortsDirectionRegisterC+0x6e>
    3dde:	87 e2       	ldi	r24, 0x27	; 39
    3de0:	90 e0       	ldi	r25, 0x00	; 0
    3de2:	27 e2       	ldi	r18, 0x27	; 39
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	f9 01       	movw	r30, r18
    3de8:	60 81       	ld	r22, Z
    3dea:	2a 81       	ldd	r18, Y+2	; 0x02
    3dec:	42 2f       	mov	r20, r18
    3dee:	50 e0       	ldi	r21, 0x00	; 0
    3df0:	21 e0       	ldi	r18, 0x01	; 1
    3df2:	30 e0       	ldi	r19, 0x00	; 0
    3df4:	04 2e       	mov	r0, r20
    3df6:	02 c0       	rjmp	.+4      	; 0x3dfc <micIoPortsDirectionRegisterC+0x62>
    3df8:	22 0f       	add	r18, r18
    3dfa:	33 1f       	adc	r19, r19
    3dfc:	0a 94       	dec	r0
    3dfe:	e2 f7       	brpl	.-8      	; 0x3df8 <micIoPortsDirectionRegisterC+0x5e>
    3e00:	20 95       	com	r18
    3e02:	26 23       	and	r18, r22
    3e04:	fc 01       	movw	r30, r24
    3e06:	20 83       	st	Z, r18
	return o_success;
    3e08:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e0a:	0f 90       	pop	r0
    3e0c:	0f 90       	pop	r0
    3e0e:	0f 90       	pop	r0
    3e10:	cf 91       	pop	r28
    3e12:	df 91       	pop	r29
    3e14:	08 95       	ret

00003e16 <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
    3e16:	df 93       	push	r29
    3e18:	cf 93       	push	r28
    3e1a:	00 d0       	rcall	.+0      	; 0x3e1c <micIoPortsInputPinsAddressC+0x6>
    3e1c:	0f 92       	push	r0
    3e1e:	cd b7       	in	r28, 0x3d	; 61
    3e20:	de b7       	in	r29, 0x3e	; 62
    3e22:	8a 83       	std	Y+2, r24	; 0x02
    3e24:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_success = TRUE;
    3e26:	81 e0       	ldi	r24, 0x01	; 1
    3e28:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PINC,pin_io,value);
    3e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e2c:	88 23       	and	r24, r24
    3e2e:	a9 f0       	breq	.+42     	; 0x3e5a <micIoPortsInputPinsAddressC+0x44>
    3e30:	86 e2       	ldi	r24, 0x26	; 38
    3e32:	90 e0       	ldi	r25, 0x00	; 0
    3e34:	26 e2       	ldi	r18, 0x26	; 38
    3e36:	30 e0       	ldi	r19, 0x00	; 0
    3e38:	f9 01       	movw	r30, r18
    3e3a:	60 81       	ld	r22, Z
    3e3c:	2a 81       	ldd	r18, Y+2	; 0x02
    3e3e:	42 2f       	mov	r20, r18
    3e40:	50 e0       	ldi	r21, 0x00	; 0
    3e42:	21 e0       	ldi	r18, 0x01	; 1
    3e44:	30 e0       	ldi	r19, 0x00	; 0
    3e46:	04 2e       	mov	r0, r20
    3e48:	02 c0       	rjmp	.+4      	; 0x3e4e <micIoPortsInputPinsAddressC+0x38>
    3e4a:	22 0f       	add	r18, r18
    3e4c:	33 1f       	adc	r19, r19
    3e4e:	0a 94       	dec	r0
    3e50:	e2 f7       	brpl	.-8      	; 0x3e4a <micIoPortsInputPinsAddressC+0x34>
    3e52:	26 2b       	or	r18, r22
    3e54:	fc 01       	movw	r30, r24
    3e56:	20 83       	st	Z, r18
    3e58:	15 c0       	rjmp	.+42     	; 0x3e84 <micIoPortsInputPinsAddressC+0x6e>
    3e5a:	86 e2       	ldi	r24, 0x26	; 38
    3e5c:	90 e0       	ldi	r25, 0x00	; 0
    3e5e:	26 e2       	ldi	r18, 0x26	; 38
    3e60:	30 e0       	ldi	r19, 0x00	; 0
    3e62:	f9 01       	movw	r30, r18
    3e64:	60 81       	ld	r22, Z
    3e66:	2a 81       	ldd	r18, Y+2	; 0x02
    3e68:	42 2f       	mov	r20, r18
    3e6a:	50 e0       	ldi	r21, 0x00	; 0
    3e6c:	21 e0       	ldi	r18, 0x01	; 1
    3e6e:	30 e0       	ldi	r19, 0x00	; 0
    3e70:	04 2e       	mov	r0, r20
    3e72:	02 c0       	rjmp	.+4      	; 0x3e78 <micIoPortsInputPinsAddressC+0x62>
    3e74:	22 0f       	add	r18, r18
    3e76:	33 1f       	adc	r19, r19
    3e78:	0a 94       	dec	r0
    3e7a:	e2 f7       	brpl	.-8      	; 0x3e74 <micIoPortsInputPinsAddressC+0x5e>
    3e7c:	20 95       	com	r18
    3e7e:	26 23       	and	r18, r22
    3e80:	fc 01       	movw	r30, r24
    3e82:	20 83       	st	Z, r18
	return o_success;
    3e84:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e86:	0f 90       	pop	r0
    3e88:	0f 90       	pop	r0
    3e8a:	0f 90       	pop	r0
    3e8c:	cf 91       	pop	r28
    3e8e:	df 91       	pop	r29
    3e90:	08 95       	ret

00003e92 <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
    3e92:	df 93       	push	r29
    3e94:	cf 93       	push	r28
    3e96:	00 d0       	rcall	.+0      	; 0x3e98 <micIoPortsDataRegisterD+0x6>
    3e98:	0f 92       	push	r0
    3e9a:	cd b7       	in	r28, 0x3d	; 61
    3e9c:	de b7       	in	r29, 0x3e	; 62
    3e9e:	8a 83       	std	Y+2, r24	; 0x02
    3ea0:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3ea2:	81 e0       	ldi	r24, 0x01	; 1
    3ea4:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PORTD,pin_io,value);
    3ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ea8:	88 23       	and	r24, r24
    3eaa:	a9 f0       	breq	.+42     	; 0x3ed6 <micIoPortsDataRegisterD+0x44>
    3eac:	8b e2       	ldi	r24, 0x2B	; 43
    3eae:	90 e0       	ldi	r25, 0x00	; 0
    3eb0:	2b e2       	ldi	r18, 0x2B	; 43
    3eb2:	30 e0       	ldi	r19, 0x00	; 0
    3eb4:	f9 01       	movw	r30, r18
    3eb6:	60 81       	ld	r22, Z
    3eb8:	2a 81       	ldd	r18, Y+2	; 0x02
    3eba:	42 2f       	mov	r20, r18
    3ebc:	50 e0       	ldi	r21, 0x00	; 0
    3ebe:	21 e0       	ldi	r18, 0x01	; 1
    3ec0:	30 e0       	ldi	r19, 0x00	; 0
    3ec2:	04 2e       	mov	r0, r20
    3ec4:	02 c0       	rjmp	.+4      	; 0x3eca <micIoPortsDataRegisterD+0x38>
    3ec6:	22 0f       	add	r18, r18
    3ec8:	33 1f       	adc	r19, r19
    3eca:	0a 94       	dec	r0
    3ecc:	e2 f7       	brpl	.-8      	; 0x3ec6 <micIoPortsDataRegisterD+0x34>
    3ece:	26 2b       	or	r18, r22
    3ed0:	fc 01       	movw	r30, r24
    3ed2:	20 83       	st	Z, r18
    3ed4:	15 c0       	rjmp	.+42     	; 0x3f00 <micIoPortsDataRegisterD+0x6e>
    3ed6:	8b e2       	ldi	r24, 0x2B	; 43
    3ed8:	90 e0       	ldi	r25, 0x00	; 0
    3eda:	2b e2       	ldi	r18, 0x2B	; 43
    3edc:	30 e0       	ldi	r19, 0x00	; 0
    3ede:	f9 01       	movw	r30, r18
    3ee0:	60 81       	ld	r22, Z
    3ee2:	2a 81       	ldd	r18, Y+2	; 0x02
    3ee4:	42 2f       	mov	r20, r18
    3ee6:	50 e0       	ldi	r21, 0x00	; 0
    3ee8:	21 e0       	ldi	r18, 0x01	; 1
    3eea:	30 e0       	ldi	r19, 0x00	; 0
    3eec:	04 2e       	mov	r0, r20
    3eee:	02 c0       	rjmp	.+4      	; 0x3ef4 <micIoPortsDataRegisterD+0x62>
    3ef0:	22 0f       	add	r18, r18
    3ef2:	33 1f       	adc	r19, r19
    3ef4:	0a 94       	dec	r0
    3ef6:	e2 f7       	brpl	.-8      	; 0x3ef0 <micIoPortsDataRegisterD+0x5e>
    3ef8:	20 95       	com	r18
    3efa:	26 23       	and	r18, r22
    3efc:	fc 01       	movw	r30, r24
    3efe:	20 83       	st	Z, r18
	return o_suDDess;
    3f00:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f02:	0f 90       	pop	r0
    3f04:	0f 90       	pop	r0
    3f06:	0f 90       	pop	r0
    3f08:	cf 91       	pop	r28
    3f0a:	df 91       	pop	r29
    3f0c:	08 95       	ret

00003f0e <micIoPortsReadDataRegisterD>:

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
    3f0e:	df 93       	push	r29
    3f10:	cf 93       	push	r28
    3f12:	cd b7       	in	r28, 0x3d	; 61
    3f14:	de b7       	in	r29, 0x3e	; 62
	return PORTD;
    3f16:	8b e2       	ldi	r24, 0x2B	; 43
    3f18:	90 e0       	ldi	r25, 0x00	; 0
    3f1a:	fc 01       	movw	r30, r24
    3f1c:	80 81       	ld	r24, Z
}
    3f1e:	cf 91       	pop	r28
    3f20:	df 91       	pop	r29
    3f22:	08 95       	ret

00003f24 <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
    3f24:	df 93       	push	r29
    3f26:	cf 93       	push	r28
    3f28:	00 d0       	rcall	.+0      	; 0x3f2a <micIoPortsDirectionRegisterD+0x6>
    3f2a:	0f 92       	push	r0
    3f2c:	cd b7       	in	r28, 0x3d	; 61
    3f2e:	de b7       	in	r29, 0x3e	; 62
    3f30:	8a 83       	std	Y+2, r24	; 0x02
    3f32:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3f34:	81 e0       	ldi	r24, 0x01	; 1
    3f36:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(DDRD,pin_io,value);
    3f38:	8b 81       	ldd	r24, Y+3	; 0x03
    3f3a:	88 23       	and	r24, r24
    3f3c:	a9 f0       	breq	.+42     	; 0x3f68 <micIoPortsDirectionRegisterD+0x44>
    3f3e:	8a e2       	ldi	r24, 0x2A	; 42
    3f40:	90 e0       	ldi	r25, 0x00	; 0
    3f42:	2a e2       	ldi	r18, 0x2A	; 42
    3f44:	30 e0       	ldi	r19, 0x00	; 0
    3f46:	f9 01       	movw	r30, r18
    3f48:	60 81       	ld	r22, Z
    3f4a:	2a 81       	ldd	r18, Y+2	; 0x02
    3f4c:	42 2f       	mov	r20, r18
    3f4e:	50 e0       	ldi	r21, 0x00	; 0
    3f50:	21 e0       	ldi	r18, 0x01	; 1
    3f52:	30 e0       	ldi	r19, 0x00	; 0
    3f54:	04 2e       	mov	r0, r20
    3f56:	02 c0       	rjmp	.+4      	; 0x3f5c <micIoPortsDirectionRegisterD+0x38>
    3f58:	22 0f       	add	r18, r18
    3f5a:	33 1f       	adc	r19, r19
    3f5c:	0a 94       	dec	r0
    3f5e:	e2 f7       	brpl	.-8      	; 0x3f58 <micIoPortsDirectionRegisterD+0x34>
    3f60:	26 2b       	or	r18, r22
    3f62:	fc 01       	movw	r30, r24
    3f64:	20 83       	st	Z, r18
    3f66:	15 c0       	rjmp	.+42     	; 0x3f92 <micIoPortsDirectionRegisterD+0x6e>
    3f68:	8a e2       	ldi	r24, 0x2A	; 42
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	2a e2       	ldi	r18, 0x2A	; 42
    3f6e:	30 e0       	ldi	r19, 0x00	; 0
    3f70:	f9 01       	movw	r30, r18
    3f72:	60 81       	ld	r22, Z
    3f74:	2a 81       	ldd	r18, Y+2	; 0x02
    3f76:	42 2f       	mov	r20, r18
    3f78:	50 e0       	ldi	r21, 0x00	; 0
    3f7a:	21 e0       	ldi	r18, 0x01	; 1
    3f7c:	30 e0       	ldi	r19, 0x00	; 0
    3f7e:	04 2e       	mov	r0, r20
    3f80:	02 c0       	rjmp	.+4      	; 0x3f86 <micIoPortsDirectionRegisterD+0x62>
    3f82:	22 0f       	add	r18, r18
    3f84:	33 1f       	adc	r19, r19
    3f86:	0a 94       	dec	r0
    3f88:	e2 f7       	brpl	.-8      	; 0x3f82 <micIoPortsDirectionRegisterD+0x5e>
    3f8a:	20 95       	com	r18
    3f8c:	26 23       	and	r18, r22
    3f8e:	fc 01       	movw	r30, r24
    3f90:	20 83       	st	Z, r18
	return o_suDDess;
    3f92:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f94:	0f 90       	pop	r0
    3f96:	0f 90       	pop	r0
    3f98:	0f 90       	pop	r0
    3f9a:	cf 91       	pop	r28
    3f9c:	df 91       	pop	r29
    3f9e:	08 95       	ret

00003fa0 <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
    3fa0:	df 93       	push	r29
    3fa2:	cf 93       	push	r28
    3fa4:	00 d0       	rcall	.+0      	; 0x3fa6 <micIoPortsInputPinsAddressD+0x6>
    3fa6:	0f 92       	push	r0
    3fa8:	cd b7       	in	r28, 0x3d	; 61
    3faa:	de b7       	in	r29, 0x3e	; 62
    3fac:	8a 83       	std	Y+2, r24	; 0x02
    3fae:	6b 83       	std	Y+3, r22	; 0x03
	Boolean o_suDDess = TRUE;
    3fb0:	81 e0       	ldi	r24, 0x01	; 1
    3fb2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PIND,pin_io,value);
    3fb4:	8b 81       	ldd	r24, Y+3	; 0x03
    3fb6:	88 23       	and	r24, r24
    3fb8:	a9 f0       	breq	.+42     	; 0x3fe4 <micIoPortsInputPinsAddressD+0x44>
    3fba:	89 e2       	ldi	r24, 0x29	; 41
    3fbc:	90 e0       	ldi	r25, 0x00	; 0
    3fbe:	29 e2       	ldi	r18, 0x29	; 41
    3fc0:	30 e0       	ldi	r19, 0x00	; 0
    3fc2:	f9 01       	movw	r30, r18
    3fc4:	60 81       	ld	r22, Z
    3fc6:	2a 81       	ldd	r18, Y+2	; 0x02
    3fc8:	42 2f       	mov	r20, r18
    3fca:	50 e0       	ldi	r21, 0x00	; 0
    3fcc:	21 e0       	ldi	r18, 0x01	; 1
    3fce:	30 e0       	ldi	r19, 0x00	; 0
    3fd0:	04 2e       	mov	r0, r20
    3fd2:	02 c0       	rjmp	.+4      	; 0x3fd8 <micIoPortsInputPinsAddressD+0x38>
    3fd4:	22 0f       	add	r18, r18
    3fd6:	33 1f       	adc	r19, r19
    3fd8:	0a 94       	dec	r0
    3fda:	e2 f7       	brpl	.-8      	; 0x3fd4 <micIoPortsInputPinsAddressD+0x34>
    3fdc:	26 2b       	or	r18, r22
    3fde:	fc 01       	movw	r30, r24
    3fe0:	20 83       	st	Z, r18
    3fe2:	15 c0       	rjmp	.+42     	; 0x400e <__stack+0xe>
    3fe4:	89 e2       	ldi	r24, 0x29	; 41
    3fe6:	90 e0       	ldi	r25, 0x00	; 0
    3fe8:	29 e2       	ldi	r18, 0x29	; 41
    3fea:	30 e0       	ldi	r19, 0x00	; 0
    3fec:	f9 01       	movw	r30, r18
    3fee:	60 81       	ld	r22, Z
    3ff0:	2a 81       	ldd	r18, Y+2	; 0x02
    3ff2:	42 2f       	mov	r20, r18
    3ff4:	50 e0       	ldi	r21, 0x00	; 0
    3ff6:	21 e0       	ldi	r18, 0x01	; 1
    3ff8:	30 e0       	ldi	r19, 0x00	; 0
    3ffa:	04 2e       	mov	r0, r20
    3ffc:	02 c0       	rjmp	.+4      	; 0x4002 <__stack+0x2>
    3ffe:	22 0f       	add	r18, r18
    4000:	33 1f       	adc	r19, r19
    4002:	0a 94       	dec	r0
    4004:	e2 f7       	brpl	.-8      	; 0x3ffe <micIoPortsInputPinsAddressD+0x5e>
    4006:	20 95       	com	r18
    4008:	26 23       	and	r18, r22
    400a:	fc 01       	movw	r30, r24
    400c:	20 83       	st	Z, r18
	return o_suDDess;
    400e:	89 81       	ldd	r24, Y+1	; 0x01
    4010:	0f 90       	pop	r0
    4012:	0f 90       	pop	r0
    4014:	0f 90       	pop	r0
    4016:	cf 91       	pop	r28
    4018:	df 91       	pop	r29
    401a:	08 95       	ret

0000401c <micPowerMangementSleepMode>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
    401c:	df 93       	push	r29
    401e:	cf 93       	push	r28
    4020:	00 d0       	rcall	.+0      	; 0x4022 <micPowerMangementSleepMode+0x6>
    4022:	0f 92       	push	r0
    4024:	cd b7       	in	r28, 0x3d	; 61
    4026:	de b7       	in	r29, 0x3e	; 62
    4028:	9b 83       	std	Y+3, r25	; 0x03
    402a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    402c:	81 e0       	ldi	r24, 0x01	; 1
    402e:	89 83       	std	Y+1, r24	; 0x01
	SMCR |= sleep_mode;
    4030:	83 e5       	ldi	r24, 0x53	; 83
    4032:	90 e0       	ldi	r25, 0x00	; 0
    4034:	23 e5       	ldi	r18, 0x53	; 83
    4036:	30 e0       	ldi	r19, 0x00	; 0
    4038:	f9 01       	movw	r30, r18
    403a:	30 81       	ld	r19, Z
    403c:	2a 81       	ldd	r18, Y+2	; 0x02
    403e:	23 2b       	or	r18, r19
    4040:	fc 01       	movw	r30, r24
    4042:	20 83       	st	Z, r18
	return o_success;
    4044:	89 81       	ldd	r24, Y+1	; 0x01
}
    4046:	0f 90       	pop	r0
    4048:	0f 90       	pop	r0
    404a:	0f 90       	pop	r0
    404c:	cf 91       	pop	r28
    404e:	df 91       	pop	r29
    4050:	08 95       	ret

00004052 <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
    4052:	df 93       	push	r29
    4054:	cf 93       	push	r28
    4056:	00 d0       	rcall	.+0      	; 0x4058 <micPowerMangementSleepEnable+0x6>
    4058:	cd b7       	in	r28, 0x3d	; 61
    405a:	de b7       	in	r29, 0x3e	; 62
    405c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    405e:	81 e0       	ldi	r24, 0x01	; 1
    4060:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(SMCR,SE,enable);
    4062:	8a 81       	ldd	r24, Y+2	; 0x02
    4064:	88 23       	and	r24, r24
    4066:	51 f0       	breq	.+20     	; 0x407c <micPowerMangementSleepEnable+0x2a>
    4068:	83 e5       	ldi	r24, 0x53	; 83
    406a:	90 e0       	ldi	r25, 0x00	; 0
    406c:	23 e5       	ldi	r18, 0x53	; 83
    406e:	30 e0       	ldi	r19, 0x00	; 0
    4070:	f9 01       	movw	r30, r18
    4072:	20 81       	ld	r18, Z
    4074:	21 60       	ori	r18, 0x01	; 1
    4076:	fc 01       	movw	r30, r24
    4078:	20 83       	st	Z, r18
    407a:	09 c0       	rjmp	.+18     	; 0x408e <micPowerMangementSleepEnable+0x3c>
    407c:	83 e5       	ldi	r24, 0x53	; 83
    407e:	90 e0       	ldi	r25, 0x00	; 0
    4080:	23 e5       	ldi	r18, 0x53	; 83
    4082:	30 e0       	ldi	r19, 0x00	; 0
    4084:	f9 01       	movw	r30, r18
    4086:	20 81       	ld	r18, Z
    4088:	2e 7f       	andi	r18, 0xFE	; 254
    408a:	fc 01       	movw	r30, r24
    408c:	20 83       	st	Z, r18
	return o_success;
    408e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4090:	0f 90       	pop	r0
    4092:	0f 90       	pop	r0
    4094:	cf 91       	pop	r28
    4096:	df 91       	pop	r29
    4098:	08 95       	ret

0000409a <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
    409a:	df 93       	push	r29
    409c:	cf 93       	push	r28
    409e:	00 d0       	rcall	.+0      	; 0x40a0 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x6>
    40a0:	cd b7       	in	r28, 0x3d	; 61
    40a2:	de b7       	in	r29, 0x3e	; 62
    40a4:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    40a6:	81 e0       	ldi	r24, 0x01	; 1
    40a8:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,BODS,enable);
    40aa:	8a 81       	ldd	r24, Y+2	; 0x02
    40ac:	88 23       	and	r24, r24
    40ae:	51 f0       	breq	.+20     	; 0x40c4 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x2a>
    40b0:	85 e5       	ldi	r24, 0x55	; 85
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	25 e5       	ldi	r18, 0x55	; 85
    40b6:	30 e0       	ldi	r19, 0x00	; 0
    40b8:	f9 01       	movw	r30, r18
    40ba:	20 81       	ld	r18, Z
    40bc:	20 64       	ori	r18, 0x40	; 64
    40be:	fc 01       	movw	r30, r24
    40c0:	20 83       	st	Z, r18
    40c2:	09 c0       	rjmp	.+18     	; 0x40d6 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x3c>
    40c4:	85 e5       	ldi	r24, 0x55	; 85
    40c6:	90 e0       	ldi	r25, 0x00	; 0
    40c8:	25 e5       	ldi	r18, 0x55	; 85
    40ca:	30 e0       	ldi	r19, 0x00	; 0
    40cc:	f9 01       	movw	r30, r18
    40ce:	20 81       	ld	r18, Z
    40d0:	2f 7b       	andi	r18, 0xBF	; 191
    40d2:	fc 01       	movw	r30, r24
    40d4:	20 83       	st	Z, r18
	return o_success;
    40d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    40d8:	0f 90       	pop	r0
    40da:	0f 90       	pop	r0
    40dc:	cf 91       	pop	r28
    40de:	df 91       	pop	r29
    40e0:	08 95       	ret

000040e2 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
    40e2:	df 93       	push	r29
    40e4:	cf 93       	push	r28
    40e6:	00 d0       	rcall	.+0      	; 0x40e8 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x6>
    40e8:	cd b7       	in	r28, 0x3d	; 61
    40ea:	de b7       	in	r29, 0x3e	; 62
    40ec:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    40ee:	81 e0       	ldi	r24, 0x01	; 1
    40f0:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(MCUCR,BODSE,enable);
    40f2:	8a 81       	ldd	r24, Y+2	; 0x02
    40f4:	88 23       	and	r24, r24
    40f6:	51 f0       	breq	.+20     	; 0x410c <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x2a>
    40f8:	85 e5       	ldi	r24, 0x55	; 85
    40fa:	90 e0       	ldi	r25, 0x00	; 0
    40fc:	25 e5       	ldi	r18, 0x55	; 85
    40fe:	30 e0       	ldi	r19, 0x00	; 0
    4100:	f9 01       	movw	r30, r18
    4102:	20 81       	ld	r18, Z
    4104:	20 62       	ori	r18, 0x20	; 32
    4106:	fc 01       	movw	r30, r24
    4108:	20 83       	st	Z, r18
    410a:	09 c0       	rjmp	.+18     	; 0x411e <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x3c>
    410c:	85 e5       	ldi	r24, 0x55	; 85
    410e:	90 e0       	ldi	r25, 0x00	; 0
    4110:	25 e5       	ldi	r18, 0x55	; 85
    4112:	30 e0       	ldi	r19, 0x00	; 0
    4114:	f9 01       	movw	r30, r18
    4116:	20 81       	ld	r18, Z
    4118:	2f 7d       	andi	r18, 0xDF	; 223
    411a:	fc 01       	movw	r30, r24
    411c:	20 83       	st	Z, r18
	return o_success;
    411e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4120:	0f 90       	pop	r0
    4122:	0f 90       	pop	r0
    4124:	cf 91       	pop	r28
    4126:	df 91       	pop	r29
    4128:	08 95       	ret

0000412a <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
    412a:	df 93       	push	r29
    412c:	cf 93       	push	r28
    412e:	00 d0       	rcall	.+0      	; 0x4130 <micPowerMangementPowerReductionTWI+0x6>
    4130:	cd b7       	in	r28, 0x3d	; 61
    4132:	de b7       	in	r29, 0x3e	; 62
    4134:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4136:	81 e0       	ldi	r24, 0x01	; 1
    4138:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTWI,enable);
    413a:	8a 81       	ldd	r24, Y+2	; 0x02
    413c:	88 23       	and	r24, r24
    413e:	51 f0       	breq	.+20     	; 0x4154 <micPowerMangementPowerReductionTWI+0x2a>
    4140:	84 e6       	ldi	r24, 0x64	; 100
    4142:	90 e0       	ldi	r25, 0x00	; 0
    4144:	24 e6       	ldi	r18, 0x64	; 100
    4146:	30 e0       	ldi	r19, 0x00	; 0
    4148:	f9 01       	movw	r30, r18
    414a:	20 81       	ld	r18, Z
    414c:	20 68       	ori	r18, 0x80	; 128
    414e:	fc 01       	movw	r30, r24
    4150:	20 83       	st	Z, r18
    4152:	09 c0       	rjmp	.+18     	; 0x4166 <micPowerMangementPowerReductionTWI+0x3c>
    4154:	84 e6       	ldi	r24, 0x64	; 100
    4156:	90 e0       	ldi	r25, 0x00	; 0
    4158:	24 e6       	ldi	r18, 0x64	; 100
    415a:	30 e0       	ldi	r19, 0x00	; 0
    415c:	f9 01       	movw	r30, r18
    415e:	20 81       	ld	r18, Z
    4160:	2f 77       	andi	r18, 0x7F	; 127
    4162:	fc 01       	movw	r30, r24
    4164:	20 83       	st	Z, r18
	return o_success;
    4166:	89 81       	ldd	r24, Y+1	; 0x01
}
    4168:	0f 90       	pop	r0
    416a:	0f 90       	pop	r0
    416c:	cf 91       	pop	r28
    416e:	df 91       	pop	r29
    4170:	08 95       	ret

00004172 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
    4172:	df 93       	push	r29
    4174:	cf 93       	push	r28
    4176:	00 d0       	rcall	.+0      	; 0x4178 <micPowerMangementPowerReductionTimerCounter2+0x6>
    4178:	cd b7       	in	r28, 0x3d	; 61
    417a:	de b7       	in	r29, 0x3e	; 62
    417c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    417e:	81 e0       	ldi	r24, 0x01	; 1
    4180:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM2,enable);
    4182:	8a 81       	ldd	r24, Y+2	; 0x02
    4184:	88 23       	and	r24, r24
    4186:	51 f0       	breq	.+20     	; 0x419c <micPowerMangementPowerReductionTimerCounter2+0x2a>
    4188:	84 e6       	ldi	r24, 0x64	; 100
    418a:	90 e0       	ldi	r25, 0x00	; 0
    418c:	24 e6       	ldi	r18, 0x64	; 100
    418e:	30 e0       	ldi	r19, 0x00	; 0
    4190:	f9 01       	movw	r30, r18
    4192:	20 81       	ld	r18, Z
    4194:	20 64       	ori	r18, 0x40	; 64
    4196:	fc 01       	movw	r30, r24
    4198:	20 83       	st	Z, r18
    419a:	09 c0       	rjmp	.+18     	; 0x41ae <micPowerMangementPowerReductionTimerCounter2+0x3c>
    419c:	84 e6       	ldi	r24, 0x64	; 100
    419e:	90 e0       	ldi	r25, 0x00	; 0
    41a0:	24 e6       	ldi	r18, 0x64	; 100
    41a2:	30 e0       	ldi	r19, 0x00	; 0
    41a4:	f9 01       	movw	r30, r18
    41a6:	20 81       	ld	r18, Z
    41a8:	2f 7b       	andi	r18, 0xBF	; 191
    41aa:	fc 01       	movw	r30, r24
    41ac:	20 83       	st	Z, r18
	return o_success;
    41ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    41b0:	0f 90       	pop	r0
    41b2:	0f 90       	pop	r0
    41b4:	cf 91       	pop	r28
    41b6:	df 91       	pop	r29
    41b8:	08 95       	ret

000041ba <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
    41ba:	df 93       	push	r29
    41bc:	cf 93       	push	r28
    41be:	00 d0       	rcall	.+0      	; 0x41c0 <micPowerMangementPowerReductionTimerCounter0+0x6>
    41c0:	cd b7       	in	r28, 0x3d	; 61
    41c2:	de b7       	in	r29, 0x3e	; 62
    41c4:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    41c6:	81 e0       	ldi	r24, 0x01	; 1
    41c8:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM0,enable);
    41ca:	8a 81       	ldd	r24, Y+2	; 0x02
    41cc:	88 23       	and	r24, r24
    41ce:	51 f0       	breq	.+20     	; 0x41e4 <micPowerMangementPowerReductionTimerCounter0+0x2a>
    41d0:	84 e6       	ldi	r24, 0x64	; 100
    41d2:	90 e0       	ldi	r25, 0x00	; 0
    41d4:	24 e6       	ldi	r18, 0x64	; 100
    41d6:	30 e0       	ldi	r19, 0x00	; 0
    41d8:	f9 01       	movw	r30, r18
    41da:	20 81       	ld	r18, Z
    41dc:	20 62       	ori	r18, 0x20	; 32
    41de:	fc 01       	movw	r30, r24
    41e0:	20 83       	st	Z, r18
    41e2:	09 c0       	rjmp	.+18     	; 0x41f6 <micPowerMangementPowerReductionTimerCounter0+0x3c>
    41e4:	84 e6       	ldi	r24, 0x64	; 100
    41e6:	90 e0       	ldi	r25, 0x00	; 0
    41e8:	24 e6       	ldi	r18, 0x64	; 100
    41ea:	30 e0       	ldi	r19, 0x00	; 0
    41ec:	f9 01       	movw	r30, r18
    41ee:	20 81       	ld	r18, Z
    41f0:	2f 7d       	andi	r18, 0xDF	; 223
    41f2:	fc 01       	movw	r30, r24
    41f4:	20 83       	st	Z, r18
	return o_success;
    41f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    41f8:	0f 90       	pop	r0
    41fa:	0f 90       	pop	r0
    41fc:	cf 91       	pop	r28
    41fe:	df 91       	pop	r29
    4200:	08 95       	ret

00004202 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
    4202:	df 93       	push	r29
    4204:	cf 93       	push	r28
    4206:	00 d0       	rcall	.+0      	; 0x4208 <micPowerMangementPowerReductionUSART1+0x6>
    4208:	cd b7       	in	r28, 0x3d	; 61
    420a:	de b7       	in	r29, 0x3e	; 62
    420c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    420e:	81 e0       	ldi	r24, 0x01	; 1
    4210:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRUSART1,enable);
    4212:	8a 81       	ldd	r24, Y+2	; 0x02
    4214:	88 23       	and	r24, r24
    4216:	51 f0       	breq	.+20     	; 0x422c <micPowerMangementPowerReductionUSART1+0x2a>
    4218:	84 e6       	ldi	r24, 0x64	; 100
    421a:	90 e0       	ldi	r25, 0x00	; 0
    421c:	24 e6       	ldi	r18, 0x64	; 100
    421e:	30 e0       	ldi	r19, 0x00	; 0
    4220:	f9 01       	movw	r30, r18
    4222:	20 81       	ld	r18, Z
    4224:	20 61       	ori	r18, 0x10	; 16
    4226:	fc 01       	movw	r30, r24
    4228:	20 83       	st	Z, r18
    422a:	09 c0       	rjmp	.+18     	; 0x423e <micPowerMangementPowerReductionUSART1+0x3c>
    422c:	84 e6       	ldi	r24, 0x64	; 100
    422e:	90 e0       	ldi	r25, 0x00	; 0
    4230:	24 e6       	ldi	r18, 0x64	; 100
    4232:	30 e0       	ldi	r19, 0x00	; 0
    4234:	f9 01       	movw	r30, r18
    4236:	20 81       	ld	r18, Z
    4238:	2f 7e       	andi	r18, 0xEF	; 239
    423a:	fc 01       	movw	r30, r24
    423c:	20 83       	st	Z, r18
	return o_success;
    423e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4240:	0f 90       	pop	r0
    4242:	0f 90       	pop	r0
    4244:	cf 91       	pop	r28
    4246:	df 91       	pop	r29
    4248:	08 95       	ret

0000424a <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
    424a:	df 93       	push	r29
    424c:	cf 93       	push	r28
    424e:	00 d0       	rcall	.+0      	; 0x4250 <micPowerMangementPowerReductionTimerCounter1+0x6>
    4250:	cd b7       	in	r28, 0x3d	; 61
    4252:	de b7       	in	r29, 0x3e	; 62
    4254:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4256:	81 e0       	ldi	r24, 0x01	; 1
    4258:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRTIM1,enable);
    425a:	8a 81       	ldd	r24, Y+2	; 0x02
    425c:	88 23       	and	r24, r24
    425e:	51 f0       	breq	.+20     	; 0x4274 <micPowerMangementPowerReductionTimerCounter1+0x2a>
    4260:	84 e6       	ldi	r24, 0x64	; 100
    4262:	90 e0       	ldi	r25, 0x00	; 0
    4264:	24 e6       	ldi	r18, 0x64	; 100
    4266:	30 e0       	ldi	r19, 0x00	; 0
    4268:	f9 01       	movw	r30, r18
    426a:	20 81       	ld	r18, Z
    426c:	28 60       	ori	r18, 0x08	; 8
    426e:	fc 01       	movw	r30, r24
    4270:	20 83       	st	Z, r18
    4272:	09 c0       	rjmp	.+18     	; 0x4286 <micPowerMangementPowerReductionTimerCounter1+0x3c>
    4274:	84 e6       	ldi	r24, 0x64	; 100
    4276:	90 e0       	ldi	r25, 0x00	; 0
    4278:	24 e6       	ldi	r18, 0x64	; 100
    427a:	30 e0       	ldi	r19, 0x00	; 0
    427c:	f9 01       	movw	r30, r18
    427e:	20 81       	ld	r18, Z
    4280:	27 7f       	andi	r18, 0xF7	; 247
    4282:	fc 01       	movw	r30, r24
    4284:	20 83       	st	Z, r18
	return o_success;
    4286:	89 81       	ldd	r24, Y+1	; 0x01
}
    4288:	0f 90       	pop	r0
    428a:	0f 90       	pop	r0
    428c:	cf 91       	pop	r28
    428e:	df 91       	pop	r29
    4290:	08 95       	ret

00004292 <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
    4292:	df 93       	push	r29
    4294:	cf 93       	push	r28
    4296:	00 d0       	rcall	.+0      	; 0x4298 <micPowerMangementPowerReductionSPI+0x6>
    4298:	cd b7       	in	r28, 0x3d	; 61
    429a:	de b7       	in	r29, 0x3e	; 62
    429c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    429e:	81 e0       	ldi	r24, 0x01	; 1
    42a0:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRSPI,enable);
    42a2:	8a 81       	ldd	r24, Y+2	; 0x02
    42a4:	88 23       	and	r24, r24
    42a6:	51 f0       	breq	.+20     	; 0x42bc <micPowerMangementPowerReductionSPI+0x2a>
    42a8:	84 e6       	ldi	r24, 0x64	; 100
    42aa:	90 e0       	ldi	r25, 0x00	; 0
    42ac:	24 e6       	ldi	r18, 0x64	; 100
    42ae:	30 e0       	ldi	r19, 0x00	; 0
    42b0:	f9 01       	movw	r30, r18
    42b2:	20 81       	ld	r18, Z
    42b4:	24 60       	ori	r18, 0x04	; 4
    42b6:	fc 01       	movw	r30, r24
    42b8:	20 83       	st	Z, r18
    42ba:	09 c0       	rjmp	.+18     	; 0x42ce <micPowerMangementPowerReductionSPI+0x3c>
    42bc:	84 e6       	ldi	r24, 0x64	; 100
    42be:	90 e0       	ldi	r25, 0x00	; 0
    42c0:	24 e6       	ldi	r18, 0x64	; 100
    42c2:	30 e0       	ldi	r19, 0x00	; 0
    42c4:	f9 01       	movw	r30, r18
    42c6:	20 81       	ld	r18, Z
    42c8:	2b 7f       	andi	r18, 0xFB	; 251
    42ca:	fc 01       	movw	r30, r24
    42cc:	20 83       	st	Z, r18
	return o_success;
    42ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    42d0:	0f 90       	pop	r0
    42d2:	0f 90       	pop	r0
    42d4:	cf 91       	pop	r28
    42d6:	df 91       	pop	r29
    42d8:	08 95       	ret

000042da <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
    42da:	df 93       	push	r29
    42dc:	cf 93       	push	r28
    42de:	00 d0       	rcall	.+0      	; 0x42e0 <micPowerMangementPowerReductionUSART0+0x6>
    42e0:	cd b7       	in	r28, 0x3d	; 61
    42e2:	de b7       	in	r29, 0x3e	; 62
    42e4:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    42e6:	81 e0       	ldi	r24, 0x01	; 1
    42e8:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRUSART0,enable);
    42ea:	8a 81       	ldd	r24, Y+2	; 0x02
    42ec:	88 23       	and	r24, r24
    42ee:	51 f0       	breq	.+20     	; 0x4304 <micPowerMangementPowerReductionUSART0+0x2a>
    42f0:	84 e6       	ldi	r24, 0x64	; 100
    42f2:	90 e0       	ldi	r25, 0x00	; 0
    42f4:	24 e6       	ldi	r18, 0x64	; 100
    42f6:	30 e0       	ldi	r19, 0x00	; 0
    42f8:	f9 01       	movw	r30, r18
    42fa:	20 81       	ld	r18, Z
    42fc:	22 60       	ori	r18, 0x02	; 2
    42fe:	fc 01       	movw	r30, r24
    4300:	20 83       	st	Z, r18
    4302:	09 c0       	rjmp	.+18     	; 0x4316 <micPowerMangementPowerReductionUSART0+0x3c>
    4304:	84 e6       	ldi	r24, 0x64	; 100
    4306:	90 e0       	ldi	r25, 0x00	; 0
    4308:	24 e6       	ldi	r18, 0x64	; 100
    430a:	30 e0       	ldi	r19, 0x00	; 0
    430c:	f9 01       	movw	r30, r18
    430e:	20 81       	ld	r18, Z
    4310:	2d 7f       	andi	r18, 0xFD	; 253
    4312:	fc 01       	movw	r30, r24
    4314:	20 83       	st	Z, r18
	return o_success;
    4316:	89 81       	ldd	r24, Y+1	; 0x01
}
    4318:	0f 90       	pop	r0
    431a:	0f 90       	pop	r0
    431c:	cf 91       	pop	r28
    431e:	df 91       	pop	r29
    4320:	08 95       	ret

00004322 <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
    4322:	df 93       	push	r29
    4324:	cf 93       	push	r28
    4326:	00 d0       	rcall	.+0      	; 0x4328 <micPowerMangementPowerReductionADC+0x6>
    4328:	cd b7       	in	r28, 0x3d	; 61
    432a:	de b7       	in	r29, 0x3e	; 62
    432c:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    432e:	81 e0       	ldi	r24, 0x01	; 1
    4330:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(PRR0,PRADC,enable);
    4332:	8a 81       	ldd	r24, Y+2	; 0x02
    4334:	88 23       	and	r24, r24
    4336:	51 f0       	breq	.+20     	; 0x434c <micPowerMangementPowerReductionADC+0x2a>
    4338:	84 e6       	ldi	r24, 0x64	; 100
    433a:	90 e0       	ldi	r25, 0x00	; 0
    433c:	24 e6       	ldi	r18, 0x64	; 100
    433e:	30 e0       	ldi	r19, 0x00	; 0
    4340:	f9 01       	movw	r30, r18
    4342:	20 81       	ld	r18, Z
    4344:	21 60       	ori	r18, 0x01	; 1
    4346:	fc 01       	movw	r30, r24
    4348:	20 83       	st	Z, r18
    434a:	09 c0       	rjmp	.+18     	; 0x435e <micPowerMangementPowerReductionADC+0x3c>
    434c:	84 e6       	ldi	r24, 0x64	; 100
    434e:	90 e0       	ldi	r25, 0x00	; 0
    4350:	24 e6       	ldi	r18, 0x64	; 100
    4352:	30 e0       	ldi	r19, 0x00	; 0
    4354:	f9 01       	movw	r30, r18
    4356:	20 81       	ld	r18, Z
    4358:	2e 7f       	andi	r18, 0xFE	; 254
    435a:	fc 01       	movw	r30, r24
    435c:	20 83       	st	Z, r18
	return o_success;
    435e:	89 81       	ldd	r24, Y+1	; 0x01
    4360:	0f 90       	pop	r0
    4362:	0f 90       	pop	r0
    4364:	cf 91       	pop	r28
    4366:	df 91       	pop	r29
    4368:	08 95       	ret

0000436a <micSystemClockOscillatorCalibrationValue>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
    436a:	df 93       	push	r29
    436c:	cf 93       	push	r28
    436e:	00 d0       	rcall	.+0      	; 0x4370 <micSystemClockOscillatorCalibrationValue+0x6>
    4370:	cd b7       	in	r28, 0x3d	; 61
    4372:	de b7       	in	r29, 0x3e	; 62
    4374:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4376:	81 e0       	ldi	r24, 0x01	; 1
    4378:	89 83       	std	Y+1, r24	; 0x01
	
	OSCCAL = osccal_value;
    437a:	86 e6       	ldi	r24, 0x66	; 102
    437c:	90 e0       	ldi	r25, 0x00	; 0
    437e:	2a 81       	ldd	r18, Y+2	; 0x02
    4380:	fc 01       	movw	r30, r24
    4382:	20 83       	st	Z, r18
	return o_success;
    4384:	89 81       	ldd	r24, Y+1	; 0x01
}
    4386:	0f 90       	pop	r0
    4388:	0f 90       	pop	r0
    438a:	cf 91       	pop	r28
    438c:	df 91       	pop	r29
    438e:	08 95       	ret

00004390 <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
    4390:	df 93       	push	r29
    4392:	cf 93       	push	r28
    4394:	00 d0       	rcall	.+0      	; 0x4396 <micSystemClockPrescalerChangeEnable+0x6>
    4396:	cd b7       	in	r28, 0x3d	; 61
    4398:	de b7       	in	r29, 0x3e	; 62
    439a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    439c:	81 e0       	ldi	r24, 0x01	; 1
    439e:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(CLKPR,CLKPCE,enable);
    43a0:	8a 81       	ldd	r24, Y+2	; 0x02
    43a2:	88 23       	and	r24, r24
    43a4:	51 f0       	breq	.+20     	; 0x43ba <micSystemClockPrescalerChangeEnable+0x2a>
    43a6:	81 e6       	ldi	r24, 0x61	; 97
    43a8:	90 e0       	ldi	r25, 0x00	; 0
    43aa:	21 e6       	ldi	r18, 0x61	; 97
    43ac:	30 e0       	ldi	r19, 0x00	; 0
    43ae:	f9 01       	movw	r30, r18
    43b0:	20 81       	ld	r18, Z
    43b2:	20 68       	ori	r18, 0x80	; 128
    43b4:	fc 01       	movw	r30, r24
    43b6:	20 83       	st	Z, r18
    43b8:	09 c0       	rjmp	.+18     	; 0x43cc <micSystemClockPrescalerChangeEnable+0x3c>
    43ba:	81 e6       	ldi	r24, 0x61	; 97
    43bc:	90 e0       	ldi	r25, 0x00	; 0
    43be:	21 e6       	ldi	r18, 0x61	; 97
    43c0:	30 e0       	ldi	r19, 0x00	; 0
    43c2:	f9 01       	movw	r30, r18
    43c4:	20 81       	ld	r18, Z
    43c6:	2f 77       	andi	r18, 0x7F	; 127
    43c8:	fc 01       	movw	r30, r24
    43ca:	20 83       	st	Z, r18
	return o_success;
    43cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    43ce:	0f 90       	pop	r0
    43d0:	0f 90       	pop	r0
    43d2:	cf 91       	pop	r28
    43d4:	df 91       	pop	r29
    43d6:	08 95       	ret

000043d8 <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
    43d8:	df 93       	push	r29
    43da:	cf 93       	push	r28
    43dc:	00 d0       	rcall	.+0      	; 0x43de <micSystemClockPrescalerSelectBits+0x6>
    43de:	0f 92       	push	r0
    43e0:	cd b7       	in	r28, 0x3d	; 61
    43e2:	de b7       	in	r29, 0x3e	; 62
    43e4:	9b 83       	std	Y+3, r25	; 0x03
    43e6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    43e8:	81 e0       	ldi	r24, 0x01	; 1
    43ea:	89 83       	std	Y+1, r24	; 0x01
	CLKPR |= (prescaler_value & 0x0F);
    43ec:	81 e6       	ldi	r24, 0x61	; 97
    43ee:	90 e0       	ldi	r25, 0x00	; 0
    43f0:	21 e6       	ldi	r18, 0x61	; 97
    43f2:	30 e0       	ldi	r19, 0x00	; 0
    43f4:	f9 01       	movw	r30, r18
    43f6:	30 81       	ld	r19, Z
    43f8:	2a 81       	ldd	r18, Y+2	; 0x02
    43fa:	2f 70       	andi	r18, 0x0F	; 15
    43fc:	23 2b       	or	r18, r19
    43fe:	fc 01       	movw	r30, r24
    4400:	20 83       	st	Z, r18
	return o_success;
    4402:	89 81       	ldd	r24, Y+1	; 0x01
}
    4404:	0f 90       	pop	r0
    4406:	0f 90       	pop	r0
    4408:	0f 90       	pop	r0
    440a:	cf 91       	pop	r28
    440c:	df 91       	pop	r29
    440e:	08 95       	ret

00004410 <micSystemControlMasterControlUnitJtagResetFlag>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
    4410:	df 93       	push	r29
    4412:	cf 93       	push	r28
    4414:	0f 92       	push	r0
    4416:	cd b7       	in	r28, 0x3d	; 61
    4418:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    441a:	84 e5       	ldi	r24, 0x54	; 84
    441c:	90 e0       	ldi	r25, 0x00	; 0
    441e:	fc 01       	movw	r30, r24
    4420:	80 81       	ld	r24, Z
    4422:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4424:	89 81       	ldd	r24, Y+1	; 0x01
}
    4426:	0f 90       	pop	r0
    4428:	cf 91       	pop	r28
    442a:	df 91       	pop	r29
    442c:	08 95       	ret

0000442e <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
    442e:	df 93       	push	r29
    4430:	cf 93       	push	r28
    4432:	0f 92       	push	r0
    4434:	cd b7       	in	r28, 0x3d	; 61
    4436:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    4438:	84 e5       	ldi	r24, 0x54	; 84
    443a:	90 e0       	ldi	r25, 0x00	; 0
    443c:	fc 01       	movw	r30, r24
    443e:	80 81       	ld	r24, Z
    4440:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4442:	89 81       	ldd	r24, Y+1	; 0x01
}
    4444:	0f 90       	pop	r0
    4446:	cf 91       	pop	r28
    4448:	df 91       	pop	r29
    444a:	08 95       	ret

0000444c <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
    444c:	df 93       	push	r29
    444e:	cf 93       	push	r28
    4450:	0f 92       	push	r0
    4452:	cd b7       	in	r28, 0x3d	; 61
    4454:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    4456:	84 e5       	ldi	r24, 0x54	; 84
    4458:	90 e0       	ldi	r25, 0x00	; 0
    445a:	fc 01       	movw	r30, r24
    445c:	80 81       	ld	r24, Z
    445e:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4460:	89 81       	ldd	r24, Y+1	; 0x01
}
    4462:	0f 90       	pop	r0
    4464:	cf 91       	pop	r28
    4466:	df 91       	pop	r29
    4468:	08 95       	ret

0000446a <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
    446a:	df 93       	push	r29
    446c:	cf 93       	push	r28
    446e:	0f 92       	push	r0
    4470:	cd b7       	in	r28, 0x3d	; 61
    4472:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    4474:	84 e5       	ldi	r24, 0x54	; 84
    4476:	90 e0       	ldi	r25, 0x00	; 0
    4478:	fc 01       	movw	r30, r24
    447a:	80 81       	ld	r24, Z
    447c:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    447e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4480:	0f 90       	pop	r0
    4482:	cf 91       	pop	r28
    4484:	df 91       	pop	r29
    4486:	08 95       	ret

00004488 <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
    4488:	df 93       	push	r29
    448a:	cf 93       	push	r28
    448c:	0f 92       	push	r0
    448e:	cd b7       	in	r28, 0x3d	; 61
    4490:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    4492:	84 e5       	ldi	r24, 0x54	; 84
    4494:	90 e0       	ldi	r25, 0x00	; 0
    4496:	fc 01       	movw	r30, r24
    4498:	80 81       	ld	r24, Z
    449a:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    449c:	89 81       	ldd	r24, Y+1	; 0x01
}
    449e:	0f 90       	pop	r0
    44a0:	cf 91       	pop	r28
    44a2:	df 91       	pop	r29
    44a4:	08 95       	ret

000044a6 <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
    44a6:	df 93       	push	r29
    44a8:	cf 93       	push	r28
    44aa:	0f 92       	push	r0
    44ac:	cd b7       	in	r28, 0x3d	; 61
    44ae:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    44b0:	80 e6       	ldi	r24, 0x60	; 96
    44b2:	90 e0       	ldi	r25, 0x00	; 0
    44b4:	fc 01       	movw	r30, r24
    44b6:	80 81       	ld	r24, Z
    44b8:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    44ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    44bc:	0f 90       	pop	r0
    44be:	cf 91       	pop	r28
    44c0:	df 91       	pop	r29
    44c2:	08 95       	ret

000044c4 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
    44c4:	df 93       	push	r29
    44c6:	cf 93       	push	r28
    44c8:	00 d0       	rcall	.+0      	; 0x44ca <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x6>
    44ca:	cd b7       	in	r28, 0x3d	; 61
    44cc:	de b7       	in	r29, 0x3e	; 62
    44ce:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    44d0:	81 e0       	ldi	r24, 0x01	; 1
    44d2:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(WDTCSR,WDIE,enable);
    44d4:	8a 81       	ldd	r24, Y+2	; 0x02
    44d6:	88 23       	and	r24, r24
    44d8:	51 f0       	breq	.+20     	; 0x44ee <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x2a>
    44da:	80 e6       	ldi	r24, 0x60	; 96
    44dc:	90 e0       	ldi	r25, 0x00	; 0
    44de:	20 e6       	ldi	r18, 0x60	; 96
    44e0:	30 e0       	ldi	r19, 0x00	; 0
    44e2:	f9 01       	movw	r30, r18
    44e4:	20 81       	ld	r18, Z
    44e6:	20 64       	ori	r18, 0x40	; 64
    44e8:	fc 01       	movw	r30, r24
    44ea:	20 83       	st	Z, r18
    44ec:	09 c0       	rjmp	.+18     	; 0x4500 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x3c>
    44ee:	80 e6       	ldi	r24, 0x60	; 96
    44f0:	90 e0       	ldi	r25, 0x00	; 0
    44f2:	20 e6       	ldi	r18, 0x60	; 96
    44f4:	30 e0       	ldi	r19, 0x00	; 0
    44f6:	f9 01       	movw	r30, r18
    44f8:	20 81       	ld	r18, Z
    44fa:	2f 7b       	andi	r18, 0xBF	; 191
    44fc:	fc 01       	movw	r30, r24
    44fe:	20 83       	st	Z, r18
	return o_success;
    4500:	89 81       	ldd	r24, Y+1	; 0x01
}
    4502:	0f 90       	pop	r0
    4504:	0f 90       	pop	r0
    4506:	cf 91       	pop	r28
    4508:	df 91       	pop	r29
    450a:	08 95       	ret

0000450c <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
    450c:	df 93       	push	r29
    450e:	cf 93       	push	r28
    4510:	0f 92       	push	r0
    4512:	cd b7       	in	r28, 0x3d	; 61
    4514:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    4516:	80 e6       	ldi	r24, 0x60	; 96
    4518:	90 e0       	ldi	r25, 0x00	; 0
    451a:	fc 01       	movw	r30, r24
    451c:	80 81       	ld	r24, Z
    451e:	19 82       	std	Y+1, r1	; 0x01
	return o_success;
    4520:	89 81       	ldd	r24, Y+1	; 0x01
}
    4522:	0f 90       	pop	r0
    4524:	cf 91       	pop	r28
    4526:	df 91       	pop	r29
    4528:	08 95       	ret

0000452a <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
    452a:	df 93       	push	r29
    452c:	cf 93       	push	r28
    452e:	00 d0       	rcall	.+0      	; 0x4530 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x6>
    4530:	cd b7       	in	r28, 0x3d	; 61
    4532:	de b7       	in	r29, 0x3e	; 62
    4534:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4536:	81 e0       	ldi	r24, 0x01	; 1
    4538:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(WDTCSR,WDE,enable);
    453a:	8a 81       	ldd	r24, Y+2	; 0x02
    453c:	88 23       	and	r24, r24
    453e:	51 f0       	breq	.+20     	; 0x4554 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x2a>
    4540:	80 e6       	ldi	r24, 0x60	; 96
    4542:	90 e0       	ldi	r25, 0x00	; 0
    4544:	20 e6       	ldi	r18, 0x60	; 96
    4546:	30 e0       	ldi	r19, 0x00	; 0
    4548:	f9 01       	movw	r30, r18
    454a:	20 81       	ld	r18, Z
    454c:	28 60       	ori	r18, 0x08	; 8
    454e:	fc 01       	movw	r30, r24
    4550:	20 83       	st	Z, r18
    4552:	09 c0       	rjmp	.+18     	; 0x4566 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x3c>
    4554:	80 e6       	ldi	r24, 0x60	; 96
    4556:	90 e0       	ldi	r25, 0x00	; 0
    4558:	20 e6       	ldi	r18, 0x60	; 96
    455a:	30 e0       	ldi	r19, 0x00	; 0
    455c:	f9 01       	movw	r30, r18
    455e:	20 81       	ld	r18, Z
    4560:	27 7f       	andi	r18, 0xF7	; 247
    4562:	fc 01       	movw	r30, r24
    4564:	20 83       	st	Z, r18
	return o_success;
    4566:	89 81       	ldd	r24, Y+1	; 0x01
}
    4568:	0f 90       	pop	r0
    456a:	0f 90       	pop	r0
    456c:	cf 91       	pop	r28
    456e:	df 91       	pop	r29
    4570:	08 95       	ret

00004572 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
    4572:	df 93       	push	r29
    4574:	cf 93       	push	r28
    4576:	00 d0       	rcall	.+0      	; 0x4578 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler+0x6>
    4578:	0f 92       	push	r0
    457a:	cd b7       	in	r28, 0x3d	; 61
    457c:	de b7       	in	r29, 0x3e	; 62
    457e:	9b 83       	std	Y+3, r25	; 0x03
    4580:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4582:	81 e0       	ldi	r24, 0x01	; 1
    4584:	89 83       	std	Y+1, r24	; 0x01
	WDTCSR |= prescaler_value;
    4586:	80 e6       	ldi	r24, 0x60	; 96
    4588:	90 e0       	ldi	r25, 0x00	; 0
    458a:	20 e6       	ldi	r18, 0x60	; 96
    458c:	30 e0       	ldi	r19, 0x00	; 0
    458e:	f9 01       	movw	r30, r18
    4590:	30 81       	ld	r19, Z
    4592:	2a 81       	ldd	r18, Y+2	; 0x02
    4594:	23 2b       	or	r18, r19
    4596:	fc 01       	movw	r30, r24
    4598:	20 83       	st	Z, r18
	return o_success;
    459a:	89 81       	ldd	r24, Y+1	; 0x01
    459c:	0f 90       	pop	r0
    459e:	0f 90       	pop	r0
    45a0:	0f 90       	pop	r0
    45a2:	cf 91       	pop	r28
    45a4:	df 91       	pop	r29
    45a6:	08 95       	ret

000045a8 <micTimer0CompareMatchOutputAMode>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
    45a8:	df 93       	push	r29
    45aa:	cf 93       	push	r28
    45ac:	00 d0       	rcall	.+0      	; 0x45ae <micTimer0CompareMatchOutputAMode+0x6>
    45ae:	0f 92       	push	r0
    45b0:	cd b7       	in	r28, 0x3d	; 61
    45b2:	de b7       	in	r29, 0x3e	; 62
    45b4:	9b 83       	std	Y+3, r25	; 0x03
    45b6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    45b8:	81 e0       	ldi	r24, 0x01	; 1
    45ba:	89 83       	std	Y+1, r24	; 0x01
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    45bc:	84 e4       	ldi	r24, 0x44	; 68
    45be:	90 e0       	ldi	r25, 0x00	; 0
    45c0:	24 e4       	ldi	r18, 0x44	; 68
    45c2:	30 e0       	ldi	r19, 0x00	; 0
    45c4:	f9 01       	movw	r30, r18
    45c6:	20 81       	ld	r18, Z
    45c8:	32 2f       	mov	r19, r18
    45ca:	3f 73       	andi	r19, 0x3F	; 63
    45cc:	2a 81       	ldd	r18, Y+2	; 0x02
    45ce:	20 7c       	andi	r18, 0xC0	; 192
    45d0:	23 2b       	or	r18, r19
    45d2:	fc 01       	movw	r30, r24
    45d4:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
    45d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    45d8:	0f 90       	pop	r0
    45da:	0f 90       	pop	r0
    45dc:	0f 90       	pop	r0
    45de:	cf 91       	pop	r28
    45e0:	df 91       	pop	r29
    45e2:	08 95       	ret

000045e4 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
    45e4:	df 93       	push	r29
    45e6:	cf 93       	push	r28
    45e8:	00 d0       	rcall	.+0      	; 0x45ea <micTimer0CompareMatchOutputBMode+0x6>
    45ea:	0f 92       	push	r0
    45ec:	cd b7       	in	r28, 0x3d	; 61
    45ee:	de b7       	in	r29, 0x3e	; 62
    45f0:	9b 83       	std	Y+3, r25	; 0x03
    45f2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    45f4:	81 e0       	ldi	r24, 0x01	; 1
    45f6:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    45f8:	85 e4       	ldi	r24, 0x45	; 69
    45fa:	90 e0       	ldi	r25, 0x00	; 0
    45fc:	25 e4       	ldi	r18, 0x45	; 69
    45fe:	30 e0       	ldi	r19, 0x00	; 0
    4600:	f9 01       	movw	r30, r18
    4602:	20 81       	ld	r18, Z
    4604:	32 2f       	mov	r19, r18
    4606:	3f 7c       	andi	r19, 0xCF	; 207
    4608:	2a 81       	ldd	r18, Y+2	; 0x02
    460a:	20 73       	andi	r18, 0x30	; 48
    460c:	23 2b       	or	r18, r19
    460e:	fc 01       	movw	r30, r24
    4610:	20 83       	st	Z, r18
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
    4612:	89 81       	ldd	r24, Y+1	; 0x01
}
    4614:	0f 90       	pop	r0
    4616:	0f 90       	pop	r0
    4618:	0f 90       	pop	r0
    461a:	cf 91       	pop	r28
    461c:	df 91       	pop	r29
    461e:	08 95       	ret

00004620 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
    4620:	df 93       	push	r29
    4622:	cf 93       	push	r28
    4624:	00 d0       	rcall	.+0      	; 0x4626 <micTimer0WaveformGenerationMode+0x6>
    4626:	0f 92       	push	r0
    4628:	cd b7       	in	r28, 0x3d	; 61
    462a:	de b7       	in	r29, 0x3e	; 62
    462c:	9b 83       	std	Y+3, r25	; 0x03
    462e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4630:	81 e0       	ldi	r24, 0x01	; 1
    4632:	89 83       	std	Y+1, r24	; 0x01
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    4634:	8a 81       	ldd	r24, Y+2	; 0x02
    4636:	9b 81       	ldd	r25, Y+3	; 0x03
    4638:	81 70       	andi	r24, 0x01	; 1
    463a:	90 70       	andi	r25, 0x00	; 0
    463c:	88 23       	and	r24, r24
    463e:	51 f0       	breq	.+20     	; 0x4654 <micTimer0WaveformGenerationMode+0x34>
    4640:	84 e4       	ldi	r24, 0x44	; 68
    4642:	90 e0       	ldi	r25, 0x00	; 0
    4644:	24 e4       	ldi	r18, 0x44	; 68
    4646:	30 e0       	ldi	r19, 0x00	; 0
    4648:	f9 01       	movw	r30, r18
    464a:	20 81       	ld	r18, Z
    464c:	21 60       	ori	r18, 0x01	; 1
    464e:	fc 01       	movw	r30, r24
    4650:	20 83       	st	Z, r18
    4652:	09 c0       	rjmp	.+18     	; 0x4666 <micTimer0WaveformGenerationMode+0x46>
    4654:	84 e4       	ldi	r24, 0x44	; 68
    4656:	90 e0       	ldi	r25, 0x00	; 0
    4658:	24 e4       	ldi	r18, 0x44	; 68
    465a:	30 e0       	ldi	r19, 0x00	; 0
    465c:	f9 01       	movw	r30, r18
    465e:	20 81       	ld	r18, Z
    4660:	2e 7f       	andi	r18, 0xFE	; 254
    4662:	fc 01       	movw	r30, r24
    4664:	20 83       	st	Z, r18
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    4666:	8a 81       	ldd	r24, Y+2	; 0x02
    4668:	9b 81       	ldd	r25, Y+3	; 0x03
    466a:	82 70       	andi	r24, 0x02	; 2
    466c:	90 70       	andi	r25, 0x00	; 0
    466e:	96 95       	lsr	r25
    4670:	87 95       	ror	r24
    4672:	00 97       	sbiw	r24, 0x00	; 0
    4674:	51 f0       	breq	.+20     	; 0x468a <micTimer0WaveformGenerationMode+0x6a>
    4676:	84 e4       	ldi	r24, 0x44	; 68
    4678:	90 e0       	ldi	r25, 0x00	; 0
    467a:	24 e4       	ldi	r18, 0x44	; 68
    467c:	30 e0       	ldi	r19, 0x00	; 0
    467e:	f9 01       	movw	r30, r18
    4680:	20 81       	ld	r18, Z
    4682:	22 60       	ori	r18, 0x02	; 2
    4684:	fc 01       	movw	r30, r24
    4686:	20 83       	st	Z, r18
    4688:	09 c0       	rjmp	.+18     	; 0x469c <micTimer0WaveformGenerationMode+0x7c>
    468a:	84 e4       	ldi	r24, 0x44	; 68
    468c:	90 e0       	ldi	r25, 0x00	; 0
    468e:	24 e4       	ldi	r18, 0x44	; 68
    4690:	30 e0       	ldi	r19, 0x00	; 0
    4692:	f9 01       	movw	r30, r18
    4694:	20 81       	ld	r18, Z
    4696:	2d 7f       	andi	r18, 0xFD	; 253
    4698:	fc 01       	movw	r30, r24
    469a:	20 83       	st	Z, r18
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    469c:	8a 81       	ldd	r24, Y+2	; 0x02
    469e:	9b 81       	ldd	r25, Y+3	; 0x03
    46a0:	88 70       	andi	r24, 0x08	; 8
    46a2:	90 70       	andi	r25, 0x00	; 0
    46a4:	96 95       	lsr	r25
    46a6:	87 95       	ror	r24
    46a8:	96 95       	lsr	r25
    46aa:	87 95       	ror	r24
    46ac:	00 97       	sbiw	r24, 0x00	; 0
    46ae:	51 f0       	breq	.+20     	; 0x46c4 <micTimer0WaveformGenerationMode+0xa4>
    46b0:	85 e4       	ldi	r24, 0x45	; 69
    46b2:	90 e0       	ldi	r25, 0x00	; 0
    46b4:	25 e4       	ldi	r18, 0x45	; 69
    46b6:	30 e0       	ldi	r19, 0x00	; 0
    46b8:	f9 01       	movw	r30, r18
    46ba:	20 81       	ld	r18, Z
    46bc:	28 60       	ori	r18, 0x08	; 8
    46be:	fc 01       	movw	r30, r24
    46c0:	20 83       	st	Z, r18
    46c2:	09 c0       	rjmp	.+18     	; 0x46d6 <micTimer0WaveformGenerationMode+0xb6>
    46c4:	85 e4       	ldi	r24, 0x45	; 69
    46c6:	90 e0       	ldi	r25, 0x00	; 0
    46c8:	25 e4       	ldi	r18, 0x45	; 69
    46ca:	30 e0       	ldi	r19, 0x00	; 0
    46cc:	f9 01       	movw	r30, r18
    46ce:	20 81       	ld	r18, Z
    46d0:	27 7f       	andi	r18, 0xF7	; 247
    46d2:	fc 01       	movw	r30, r24
    46d4:	20 83       	st	Z, r18
	
	return o_success;
    46d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    46d8:	0f 90       	pop	r0
    46da:	0f 90       	pop	r0
    46dc:	0f 90       	pop	r0
    46de:	cf 91       	pop	r28
    46e0:	df 91       	pop	r29
    46e2:	08 95       	ret

000046e4 <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
    46e4:	df 93       	push	r29
    46e6:	cf 93       	push	r28
    46e8:	00 d0       	rcall	.+0      	; 0x46ea <micTimer0ForceOutputCompareA+0x6>
    46ea:	0f 92       	push	r0
    46ec:	cd b7       	in	r28, 0x3d	; 61
    46ee:	de b7       	in	r29, 0x3e	; 62
    46f0:	9b 83       	std	Y+3, r25	; 0x03
    46f2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    46f4:	81 e0       	ldi	r24, 0x01	; 1
    46f6:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    46f8:	85 e4       	ldi	r24, 0x45	; 69
    46fa:	90 e0       	ldi	r25, 0x00	; 0
    46fc:	25 e4       	ldi	r18, 0x45	; 69
    46fe:	30 e0       	ldi	r19, 0x00	; 0
    4700:	f9 01       	movw	r30, r18
    4702:	30 81       	ld	r19, Z
    4704:	2a 81       	ldd	r18, Y+2	; 0x02
    4706:	20 7c       	andi	r18, 0xC0	; 192
    4708:	23 2b       	or	r18, r19
    470a:	fc 01       	movw	r30, r24
    470c:	20 83       	st	Z, r18
	return o_success;
    470e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4710:	0f 90       	pop	r0
    4712:	0f 90       	pop	r0
    4714:	0f 90       	pop	r0
    4716:	cf 91       	pop	r28
    4718:	df 91       	pop	r29
    471a:	08 95       	ret

0000471c <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
    471c:	df 93       	push	r29
    471e:	cf 93       	push	r28
    4720:	00 d0       	rcall	.+0      	; 0x4722 <micTimer0SetClockDivision+0x6>
    4722:	cd b7       	in	r28, 0x3d	; 61
    4724:	de b7       	in	r29, 0x3e	; 62
    4726:	9a 83       	std	Y+2, r25	; 0x02
    4728:	89 83       	std	Y+1, r24	; 0x01
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    472a:	85 e4       	ldi	r24, 0x45	; 69
    472c:	90 e0       	ldi	r25, 0x00	; 0
    472e:	25 e4       	ldi	r18, 0x45	; 69
    4730:	30 e0       	ldi	r19, 0x00	; 0
    4732:	f9 01       	movw	r30, r18
    4734:	20 81       	ld	r18, Z
    4736:	32 2f       	mov	r19, r18
    4738:	38 7f       	andi	r19, 0xF8	; 248
    473a:	29 81       	ldd	r18, Y+1	; 0x01
    473c:	27 70       	andi	r18, 0x07	; 7
    473e:	23 2b       	or	r18, r19
    4740:	fc 01       	movw	r30, r24
    4742:	20 83       	st	Z, r18
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    4744:	0f 90       	pop	r0
    4746:	0f 90       	pop	r0
    4748:	cf 91       	pop	r28
    474a:	df 91       	pop	r29
    474c:	08 95       	ret

0000474e <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
    474e:	df 93       	push	r29
    4750:	cf 93       	push	r28
    4752:	0f 92       	push	r0
    4754:	cd b7       	in	r28, 0x3d	; 61
    4756:	de b7       	in	r29, 0x3e	; 62
    4758:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = tcnt0 ;
    475a:	86 e4       	ldi	r24, 0x46	; 70
    475c:	90 e0       	ldi	r25, 0x00	; 0
    475e:	29 81       	ldd	r18, Y+1	; 0x01
    4760:	fc 01       	movw	r30, r24
    4762:	20 83       	st	Z, r18
}
    4764:	0f 90       	pop	r0
    4766:	cf 91       	pop	r28
    4768:	df 91       	pop	r29
    476a:	08 95       	ret

0000476c <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
    476c:	df 93       	push	r29
    476e:	cf 93       	push	r28
    4770:	cd b7       	in	r28, 0x3d	; 61
    4772:	de b7       	in	r29, 0x3e	; 62
	return TCNT0 ;
    4774:	86 e4       	ldi	r24, 0x46	; 70
    4776:	90 e0       	ldi	r25, 0x00	; 0
    4778:	fc 01       	movw	r30, r24
    477a:	80 81       	ld	r24, Z
}
    477c:	cf 91       	pop	r28
    477e:	df 91       	pop	r29
    4780:	08 95       	ret

00004782 <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
    4782:	df 93       	push	r29
    4784:	cf 93       	push	r28
    4786:	0f 92       	push	r0
    4788:	cd b7       	in	r28, 0x3d	; 61
    478a:	de b7       	in	r29, 0x3e	; 62
    478c:	89 83       	std	Y+1, r24	; 0x01
	OCR0A = ocr0a ;
    478e:	87 e4       	ldi	r24, 0x47	; 71
    4790:	90 e0       	ldi	r25, 0x00	; 0
    4792:	29 81       	ldd	r18, Y+1	; 0x01
    4794:	fc 01       	movw	r30, r24
    4796:	20 83       	st	Z, r18
}
    4798:	0f 90       	pop	r0
    479a:	cf 91       	pop	r28
    479c:	df 91       	pop	r29
    479e:	08 95       	ret

000047a0 <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
    47a0:	df 93       	push	r29
    47a2:	cf 93       	push	r28
    47a4:	cd b7       	in	r28, 0x3d	; 61
    47a6:	de b7       	in	r29, 0x3e	; 62
	return OCR0A ;
    47a8:	87 e4       	ldi	r24, 0x47	; 71
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	fc 01       	movw	r30, r24
    47ae:	80 81       	ld	r24, Z
}
    47b0:	cf 91       	pop	r28
    47b2:	df 91       	pop	r29
    47b4:	08 95       	ret

000047b6 <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
    47b6:	df 93       	push	r29
    47b8:	cf 93       	push	r28
    47ba:	0f 92       	push	r0
    47bc:	cd b7       	in	r28, 0x3d	; 61
    47be:	de b7       	in	r29, 0x3e	; 62
    47c0:	89 83       	std	Y+1, r24	; 0x01
	OCR0B = ocr0b ;
    47c2:	88 e4       	ldi	r24, 0x48	; 72
    47c4:	90 e0       	ldi	r25, 0x00	; 0
    47c6:	29 81       	ldd	r18, Y+1	; 0x01
    47c8:	fc 01       	movw	r30, r24
    47ca:	20 83       	st	Z, r18
}
    47cc:	0f 90       	pop	r0
    47ce:	cf 91       	pop	r28
    47d0:	df 91       	pop	r29
    47d2:	08 95       	ret

000047d4 <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
    47d4:	df 93       	push	r29
    47d6:	cf 93       	push	r28
    47d8:	cd b7       	in	r28, 0x3d	; 61
    47da:	de b7       	in	r29, 0x3e	; 62
	return OCR0B ;
    47dc:	88 e4       	ldi	r24, 0x48	; 72
    47de:	90 e0       	ldi	r25, 0x00	; 0
    47e0:	fc 01       	movw	r30, r24
    47e2:	80 81       	ld	r24, Z
}
    47e4:	cf 91       	pop	r28
    47e6:	df 91       	pop	r29
    47e8:	08 95       	ret

000047ea <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
    47ea:	df 93       	push	r29
    47ec:	cf 93       	push	r28
    47ee:	00 d0       	rcall	.+0      	; 0x47f0 <micTimer0SetTimerCounterInterrupt+0x6>
    47f0:	cd b7       	in	r28, 0x3d	; 61
    47f2:	de b7       	in	r29, 0x3e	; 62
    47f4:	9a 83       	std	Y+2, r25	; 0x02
    47f6:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    47f8:	8e e6       	ldi	r24, 0x6E	; 110
    47fa:	90 e0       	ldi	r25, 0x00	; 0
    47fc:	2e e6       	ldi	r18, 0x6E	; 110
    47fe:	30 e0       	ldi	r19, 0x00	; 0
    4800:	f9 01       	movw	r30, r18
    4802:	30 81       	ld	r19, Z
    4804:	29 81       	ldd	r18, Y+1	; 0x01
    4806:	27 70       	andi	r18, 0x07	; 7
    4808:	23 2b       	or	r18, r19
    480a:	fc 01       	movw	r30, r24
    480c:	20 83       	st	Z, r18
}
    480e:	0f 90       	pop	r0
    4810:	0f 90       	pop	r0
    4812:	cf 91       	pop	r28
    4814:	df 91       	pop	r29
    4816:	08 95       	ret

00004818 <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
    4818:	df 93       	push	r29
    481a:	cf 93       	push	r28
    481c:	00 d0       	rcall	.+0      	; 0x481e <micTimer0ClearTimerCounterInterrupt+0x6>
    481e:	cd b7       	in	r28, 0x3d	; 61
    4820:	de b7       	in	r29, 0x3e	; 62
    4822:	9a 83       	std	Y+2, r25	; 0x02
    4824:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    4826:	8e e6       	ldi	r24, 0x6E	; 110
    4828:	90 e0       	ldi	r25, 0x00	; 0
    482a:	2e e6       	ldi	r18, 0x6E	; 110
    482c:	30 e0       	ldi	r19, 0x00	; 0
    482e:	f9 01       	movw	r30, r18
    4830:	30 81       	ld	r19, Z
    4832:	29 81       	ldd	r18, Y+1	; 0x01
    4834:	27 70       	andi	r18, 0x07	; 7
    4836:	20 95       	com	r18
    4838:	23 23       	and	r18, r19
    483a:	fc 01       	movw	r30, r24
    483c:	20 83       	st	Z, r18
}
    483e:	0f 90       	pop	r0
    4840:	0f 90       	pop	r0
    4842:	cf 91       	pop	r28
    4844:	df 91       	pop	r29
    4846:	08 95       	ret

00004848 <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
    4848:	df 93       	push	r29
    484a:	cf 93       	push	r28
    484c:	00 d0       	rcall	.+0      	; 0x484e <micTimer0ClearTimerCounterInterruptFlagRegister+0x6>
    484e:	cd b7       	in	r28, 0x3d	; 61
    4850:	de b7       	in	r29, 0x3e	; 62
    4852:	9a 83       	std	Y+2, r25	; 0x02
    4854:	89 83       	std	Y+1, r24	; 0x01
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    4856:	8e e6       	ldi	r24, 0x6E	; 110
    4858:	90 e0       	ldi	r25, 0x00	; 0
    485a:	2e e6       	ldi	r18, 0x6E	; 110
    485c:	30 e0       	ldi	r19, 0x00	; 0
    485e:	f9 01       	movw	r30, r18
    4860:	30 81       	ld	r19, Z
    4862:	29 81       	ldd	r18, Y+1	; 0x01
    4864:	27 70       	andi	r18, 0x07	; 7
    4866:	20 95       	com	r18
    4868:	23 23       	and	r18, r19
    486a:	fc 01       	movw	r30, r24
    486c:	20 83       	st	Z, r18
    486e:	0f 90       	pop	r0
    4870:	0f 90       	pop	r0
    4872:	cf 91       	pop	r28
    4874:	df 91       	pop	r29
    4876:	08 95       	ret

00004878 <micUsart0SetIODataRegister>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
    4878:	df 93       	push	r29
    487a:	cf 93       	push	r28
    487c:	00 d0       	rcall	.+0      	; 0x487e <micUsart0SetIODataRegister+0x6>
    487e:	cd b7       	in	r28, 0x3d	; 61
    4880:	de b7       	in	r29, 0x3e	; 62
    4882:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4884:	81 e0       	ldi	r24, 0x01	; 1
    4886:	89 83       	std	Y+1, r24	; 0x01
	UDR0 = udr0;
    4888:	86 ec       	ldi	r24, 0xC6	; 198
    488a:	90 e0       	ldi	r25, 0x00	; 0
    488c:	2a 81       	ldd	r18, Y+2	; 0x02
    488e:	fc 01       	movw	r30, r24
    4890:	20 83       	st	Z, r18
	return o_success;
    4892:	89 81       	ldd	r24, Y+1	; 0x01
}
    4894:	0f 90       	pop	r0
    4896:	0f 90       	pop	r0
    4898:	cf 91       	pop	r28
    489a:	df 91       	pop	r29
    489c:	08 95       	ret

0000489e <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
    489e:	df 93       	push	r29
    48a0:	cf 93       	push	r28
    48a2:	00 d0       	rcall	.+0      	; 0x48a4 <micUsart1SetIODataRegister+0x6>
    48a4:	cd b7       	in	r28, 0x3d	; 61
    48a6:	de b7       	in	r29, 0x3e	; 62
    48a8:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    48aa:	81 e0       	ldi	r24, 0x01	; 1
    48ac:	89 83       	std	Y+1, r24	; 0x01
	UDR1 = udr1;
    48ae:	8e ec       	ldi	r24, 0xCE	; 206
    48b0:	90 e0       	ldi	r25, 0x00	; 0
    48b2:	2a 81       	ldd	r18, Y+2	; 0x02
    48b4:	fc 01       	movw	r30, r24
    48b6:	20 83       	st	Z, r18
	return o_success;
    48b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    48ba:	0f 90       	pop	r0
    48bc:	0f 90       	pop	r0
    48be:	cf 91       	pop	r28
    48c0:	df 91       	pop	r29
    48c2:	08 95       	ret

000048c4 <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
    48c4:	df 93       	push	r29
    48c6:	cf 93       	push	r28
    48c8:	cd b7       	in	r28, 0x3d	; 61
    48ca:	de b7       	in	r29, 0x3e	; 62
	return UDR0 ;
    48cc:	86 ec       	ldi	r24, 0xC6	; 198
    48ce:	90 e0       	ldi	r25, 0x00	; 0
    48d0:	fc 01       	movw	r30, r24
    48d2:	80 81       	ld	r24, Z
}
    48d4:	cf 91       	pop	r28
    48d6:	df 91       	pop	r29
    48d8:	08 95       	ret

000048da <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
    48da:	df 93       	push	r29
    48dc:	cf 93       	push	r28
    48de:	cd b7       	in	r28, 0x3d	; 61
    48e0:	de b7       	in	r29, 0x3e	; 62
	return UDR1 ;
    48e2:	8e ec       	ldi	r24, 0xCE	; 206
    48e4:	90 e0       	ldi	r25, 0x00	; 0
    48e6:	fc 01       	movw	r30, r24
    48e8:	80 81       	ld	r24, Z
}
    48ea:	cf 91       	pop	r28
    48ec:	df 91       	pop	r29
    48ee:	08 95       	ret

000048f0 <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
    48f0:	df 93       	push	r29
    48f2:	cf 93       	push	r28
    48f4:	cd b7       	in	r28, 0x3d	; 61
    48f6:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & (1U << UDRE0 ) );
    48f8:	80 ec       	ldi	r24, 0xC0	; 192
    48fa:	90 e0       	ldi	r25, 0x00	; 0
    48fc:	fc 01       	movw	r30, r24
    48fe:	80 81       	ld	r24, Z
    4900:	80 72       	andi	r24, 0x20	; 32
}
    4902:	cf 91       	pop	r28
    4904:	df 91       	pop	r29
    4906:	08 95       	ret

00004908 <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
    4908:	df 93       	push	r29
    490a:	cf 93       	push	r28
    490c:	cd b7       	in	r28, 0x3d	; 61
    490e:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & (1U << UDRE1 ) );
    4910:	88 ec       	ldi	r24, 0xC8	; 200
    4912:	90 e0       	ldi	r25, 0x00	; 0
    4914:	fc 01       	movw	r30, r24
    4916:	80 81       	ld	r24, Z
    4918:	80 72       	andi	r24, 0x20	; 32
}
    491a:	cf 91       	pop	r28
    491c:	df 91       	pop	r29
    491e:	08 95       	ret

00004920 <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
    4920:	df 93       	push	r29
    4922:	cf 93       	push	r28
    4924:	cd b7       	in	r28, 0x3d	; 61
    4926:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    4928:	80 ec       	ldi	r24, 0xC0	; 192
    492a:	90 e0       	ldi	r25, 0x00	; 0
    492c:	fc 01       	movw	r30, r24
    492e:	80 81       	ld	r24, Z
    4930:	88 2f       	mov	r24, r24
    4932:	90 e0       	ldi	r25, 0x00	; 0
    4934:	8c 71       	andi	r24, 0x1C	; 28
    4936:	90 70       	andi	r25, 0x00	; 0
}
    4938:	cf 91       	pop	r28
    493a:	df 91       	pop	r29
    493c:	08 95       	ret

0000493e <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
    493e:	df 93       	push	r29
    4940:	cf 93       	push	r28
    4942:	cd b7       	in	r28, 0x3d	; 61
    4944:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    4946:	88 ec       	ldi	r24, 0xC8	; 200
    4948:	90 e0       	ldi	r25, 0x00	; 0
    494a:	fc 01       	movw	r30, r24
    494c:	80 81       	ld	r24, Z
    494e:	88 2f       	mov	r24, r24
    4950:	90 e0       	ldi	r25, 0x00	; 0
    4952:	8c 71       	andi	r24, 0x1C	; 28
    4954:	90 70       	andi	r25, 0x00	; 0
}
    4956:	cf 91       	pop	r28
    4958:	df 91       	pop	r29
    495a:	08 95       	ret

0000495c <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
    495c:	df 93       	push	r29
    495e:	cf 93       	push	r28
    4960:	00 d0       	rcall	.+0      	; 0x4962 <micUsart0SetSpeedMode+0x6>
    4962:	cd b7       	in	r28, 0x3d	; 61
    4964:	de b7       	in	r29, 0x3e	; 62
    4966:	9a 83       	std	Y+2, r25	; 0x02
    4968:	89 83       	std	Y+1, r24	; 0x01
	if( mode == E_USART_SPEED_NORMAL )
    496a:	89 81       	ldd	r24, Y+1	; 0x01
    496c:	9a 81       	ldd	r25, Y+2	; 0x02
    496e:	00 97       	sbiw	r24, 0x00	; 0
    4970:	61 f4       	brne	.+24     	; 0x498a <micUsart0SetSpeedMode+0x2e>
	{
		UCSR0A &= ~mode;
    4972:	80 ec       	ldi	r24, 0xC0	; 192
    4974:	90 e0       	ldi	r25, 0x00	; 0
    4976:	20 ec       	ldi	r18, 0xC0	; 192
    4978:	30 e0       	ldi	r19, 0x00	; 0
    497a:	f9 01       	movw	r30, r18
    497c:	30 81       	ld	r19, Z
    497e:	29 81       	ldd	r18, Y+1	; 0x01
    4980:	20 95       	com	r18
    4982:	23 23       	and	r18, r19
    4984:	fc 01       	movw	r30, r24
    4986:	20 83       	st	Z, r18
    4988:	0a c0       	rjmp	.+20     	; 0x499e <micUsart0SetSpeedMode+0x42>
	}
	else
	{
		UCSR0A |= mode;
    498a:	80 ec       	ldi	r24, 0xC0	; 192
    498c:	90 e0       	ldi	r25, 0x00	; 0
    498e:	20 ec       	ldi	r18, 0xC0	; 192
    4990:	30 e0       	ldi	r19, 0x00	; 0
    4992:	f9 01       	movw	r30, r18
    4994:	30 81       	ld	r19, Z
    4996:	29 81       	ldd	r18, Y+1	; 0x01
    4998:	23 2b       	or	r18, r19
    499a:	fc 01       	movw	r30, r24
    499c:	20 83       	st	Z, r18
	}		
}
    499e:	0f 90       	pop	r0
    49a0:	0f 90       	pop	r0
    49a2:	cf 91       	pop	r28
    49a4:	df 91       	pop	r29
    49a6:	08 95       	ret

000049a8 <micUsart1SetSpeedMode>:
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
    49a8:	df 93       	push	r29
    49aa:	cf 93       	push	r28
    49ac:	00 d0       	rcall	.+0      	; 0x49ae <micUsart1SetSpeedMode+0x6>
    49ae:	cd b7       	in	r28, 0x3d	; 61
    49b0:	de b7       	in	r29, 0x3e	; 62
    49b2:	9a 83       	std	Y+2, r25	; 0x02
    49b4:	89 83       	std	Y+1, r24	; 0x01
	if( mode == E_USART_SPEED_NORMAL )
    49b6:	89 81       	ldd	r24, Y+1	; 0x01
    49b8:	9a 81       	ldd	r25, Y+2	; 0x02
    49ba:	00 97       	sbiw	r24, 0x00	; 0
    49bc:	61 f4       	brne	.+24     	; 0x49d6 <micUsart1SetSpeedMode+0x2e>
	{
		UCSR1A &= ~mode;
    49be:	88 ec       	ldi	r24, 0xC8	; 200
    49c0:	90 e0       	ldi	r25, 0x00	; 0
    49c2:	28 ec       	ldi	r18, 0xC8	; 200
    49c4:	30 e0       	ldi	r19, 0x00	; 0
    49c6:	f9 01       	movw	r30, r18
    49c8:	30 81       	ld	r19, Z
    49ca:	29 81       	ldd	r18, Y+1	; 0x01
    49cc:	20 95       	com	r18
    49ce:	23 23       	and	r18, r19
    49d0:	fc 01       	movw	r30, r24
    49d2:	20 83       	st	Z, r18
    49d4:	0a c0       	rjmp	.+20     	; 0x49ea <micUsart1SetSpeedMode+0x42>
	}
	else
	{
		UCSR1A |= mode;
    49d6:	88 ec       	ldi	r24, 0xC8	; 200
    49d8:	90 e0       	ldi	r25, 0x00	; 0
    49da:	28 ec       	ldi	r18, 0xC8	; 200
    49dc:	30 e0       	ldi	r19, 0x00	; 0
    49de:	f9 01       	movw	r30, r18
    49e0:	30 81       	ld	r19, Z
    49e2:	29 81       	ldd	r18, Y+1	; 0x01
    49e4:	23 2b       	or	r18, r19
    49e6:	fc 01       	movw	r30, r24
    49e8:	20 83       	st	Z, r18
	}		
}
    49ea:	0f 90       	pop	r0
    49ec:	0f 90       	pop	r0
    49ee:	cf 91       	pop	r28
    49f0:	df 91       	pop	r29
    49f2:	08 95       	ret

000049f4 <micUsart0GetSpeedMode>:

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
    49f4:	df 93       	push	r29
    49f6:	cf 93       	push	r28
    49f8:	cd b7       	in	r28, 0x3d	; 61
    49fa:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR0A & ( 1U << U2X0 ) );	
    49fc:	80 ec       	ldi	r24, 0xC0	; 192
    49fe:	90 e0       	ldi	r25, 0x00	; 0
    4a00:	fc 01       	movw	r30, r24
    4a02:	80 81       	ld	r24, Z
    4a04:	88 2f       	mov	r24, r24
    4a06:	90 e0       	ldi	r25, 0x00	; 0
    4a08:	82 70       	andi	r24, 0x02	; 2
    4a0a:	90 70       	andi	r25, 0x00	; 0
}
    4a0c:	cf 91       	pop	r28
    4a0e:	df 91       	pop	r29
    4a10:	08 95       	ret

00004a12 <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
    4a12:	df 93       	push	r29
    4a14:	cf 93       	push	r28
    4a16:	cd b7       	in	r28, 0x3d	; 61
    4a18:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR1A & ( 1U << U2X1 ) );	
    4a1a:	88 ec       	ldi	r24, 0xC8	; 200
    4a1c:	90 e0       	ldi	r25, 0x00	; 0
    4a1e:	fc 01       	movw	r30, r24
    4a20:	80 81       	ld	r24, Z
    4a22:	88 2f       	mov	r24, r24
    4a24:	90 e0       	ldi	r25, 0x00	; 0
    4a26:	82 70       	andi	r24, 0x02	; 2
    4a28:	90 70       	andi	r25, 0x00	; 0
}
    4a2a:	cf 91       	pop	r28
    4a2c:	df 91       	pop	r29
    4a2e:	08 95       	ret

00004a30 <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
    4a30:	df 93       	push	r29
    4a32:	cf 93       	push	r28
    4a34:	0f 92       	push	r0
    4a36:	cd b7       	in	r28, 0x3d	; 61
    4a38:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4a3a:	81 e0       	ldi	r24, 0x01	; 1
    4a3c:	89 83       	std	Y+1, r24	; 0x01
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    4a3e:	80 ec       	ldi	r24, 0xC0	; 192
    4a40:	90 e0       	ldi	r25, 0x00	; 0
    4a42:	20 ec       	ldi	r18, 0xC0	; 192
    4a44:	30 e0       	ldi	r19, 0x00	; 0
    4a46:	f9 01       	movw	r30, r18
    4a48:	20 81       	ld	r18, Z
    4a4a:	21 60       	ori	r18, 0x01	; 1
    4a4c:	fc 01       	movw	r30, r24
    4a4e:	20 83       	st	Z, r18
	return o_success;
    4a50:	89 81       	ldd	r24, Y+1	; 0x01
}
    4a52:	0f 90       	pop	r0
    4a54:	cf 91       	pop	r28
    4a56:	df 91       	pop	r29
    4a58:	08 95       	ret

00004a5a <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
    4a5a:	df 93       	push	r29
    4a5c:	cf 93       	push	r28
    4a5e:	0f 92       	push	r0
    4a60:	cd b7       	in	r28, 0x3d	; 61
    4a62:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4a64:	81 e0       	ldi	r24, 0x01	; 1
    4a66:	89 83       	std	Y+1, r24	; 0x01
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    4a68:	88 ec       	ldi	r24, 0xC8	; 200
    4a6a:	90 e0       	ldi	r25, 0x00	; 0
    4a6c:	28 ec       	ldi	r18, 0xC8	; 200
    4a6e:	30 e0       	ldi	r19, 0x00	; 0
    4a70:	f9 01       	movw	r30, r18
    4a72:	20 81       	ld	r18, Z
    4a74:	21 60       	ori	r18, 0x01	; 1
    4a76:	fc 01       	movw	r30, r24
    4a78:	20 83       	st	Z, r18
	return o_success;
    4a7a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4a7c:	0f 90       	pop	r0
    4a7e:	cf 91       	pop	r28
    4a80:	df 91       	pop	r29
    4a82:	08 95       	ret

00004a84 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
    4a84:	df 93       	push	r29
    4a86:	cf 93       	push	r28
    4a88:	cd b7       	in	r28, 0x3d	; 61
    4a8a:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR0A & ( 1U << MPCM0 ) );
    4a8c:	80 ec       	ldi	r24, 0xC0	; 192
    4a8e:	90 e0       	ldi	r25, 0x00	; 0
    4a90:	fc 01       	movw	r30, r24
    4a92:	80 81       	ld	r24, Z
    4a94:	81 70       	andi	r24, 0x01	; 1
}
    4a96:	cf 91       	pop	r28
    4a98:	df 91       	pop	r29
    4a9a:	08 95       	ret

00004a9c <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
    4a9c:	df 93       	push	r29
    4a9e:	cf 93       	push	r28
    4aa0:	cd b7       	in	r28, 0x3d	; 61
    4aa2:	de b7       	in	r29, 0x3e	; 62
	return ( UCSR1A & ( 1U << MPCM1 ) );
    4aa4:	88 ec       	ldi	r24, 0xC8	; 200
    4aa6:	90 e0       	ldi	r25, 0x00	; 0
    4aa8:	fc 01       	movw	r30, r24
    4aaa:	80 81       	ld	r24, Z
    4aac:	81 70       	andi	r24, 0x01	; 1
}
    4aae:	cf 91       	pop	r28
    4ab0:	df 91       	pop	r29
    4ab2:	08 95       	ret

00004ab4 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
    4ab4:	df 93       	push	r29
    4ab6:	cf 93       	push	r28
    4ab8:	cd b7       	in	r28, 0x3d	; 61
    4aba:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << RXC0 ) );
    4abc:	80 ec       	ldi	r24, 0xC0	; 192
    4abe:	90 e0       	ldi	r25, 0x00	; 0
    4ac0:	fc 01       	movw	r30, r24
    4ac2:	80 81       	ld	r24, Z
    4ac4:	80 78       	andi	r24, 0x80	; 128
}
    4ac6:	cf 91       	pop	r28
    4ac8:	df 91       	pop	r29
    4aca:	08 95       	ret

00004acc <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
    4acc:	df 93       	push	r29
    4ace:	cf 93       	push	r28
    4ad0:	cd b7       	in	r28, 0x3d	; 61
    4ad2:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << RXC1 ) );
    4ad4:	88 ec       	ldi	r24, 0xC8	; 200
    4ad6:	90 e0       	ldi	r25, 0x00	; 0
    4ad8:	fc 01       	movw	r30, r24
    4ada:	80 81       	ld	r24, Z
    4adc:	80 78       	andi	r24, 0x80	; 128
}
    4ade:	cf 91       	pop	r28
    4ae0:	df 91       	pop	r29
    4ae2:	08 95       	ret

00004ae4 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
    4ae4:	df 93       	push	r29
    4ae6:	cf 93       	push	r28
    4ae8:	0f 92       	push	r0
    4aea:	cd b7       	in	r28, 0x3d	; 61
    4aec:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4aee:	81 e0       	ldi	r24, 0x01	; 1
    4af0:	89 83       	std	Y+1, r24	; 0x01
	UCSR0A |= ( 1U << TXC0);
    4af2:	80 ec       	ldi	r24, 0xC0	; 192
    4af4:	90 e0       	ldi	r25, 0x00	; 0
    4af6:	20 ec       	ldi	r18, 0xC0	; 192
    4af8:	30 e0       	ldi	r19, 0x00	; 0
    4afa:	f9 01       	movw	r30, r18
    4afc:	20 81       	ld	r18, Z
    4afe:	20 64       	ori	r18, 0x40	; 64
    4b00:	fc 01       	movw	r30, r24
    4b02:	20 83       	st	Z, r18
	return o_success;
    4b04:	89 81       	ldd	r24, Y+1	; 0x01
}
    4b06:	0f 90       	pop	r0
    4b08:	cf 91       	pop	r28
    4b0a:	df 91       	pop	r29
    4b0c:	08 95       	ret

00004b0e <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
    4b0e:	df 93       	push	r29
    4b10:	cf 93       	push	r28
    4b12:	0f 92       	push	r0
    4b14:	cd b7       	in	r28, 0x3d	; 61
    4b16:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4b18:	81 e0       	ldi	r24, 0x01	; 1
    4b1a:	89 83       	std	Y+1, r24	; 0x01
	UCSR1A |= ( 1U << TXC1);
    4b1c:	88 ec       	ldi	r24, 0xC8	; 200
    4b1e:	90 e0       	ldi	r25, 0x00	; 0
    4b20:	28 ec       	ldi	r18, 0xC8	; 200
    4b22:	30 e0       	ldi	r19, 0x00	; 0
    4b24:	f9 01       	movw	r30, r18
    4b26:	20 81       	ld	r18, Z
    4b28:	20 64       	ori	r18, 0x40	; 64
    4b2a:	fc 01       	movw	r30, r24
    4b2c:	20 83       	st	Z, r18
	return o_success;
    4b2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4b30:	0f 90       	pop	r0
    4b32:	cf 91       	pop	r28
    4b34:	df 91       	pop	r29
    4b36:	08 95       	ret

00004b38 <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
    4b38:	df 93       	push	r29
    4b3a:	cf 93       	push	r28
    4b3c:	cd b7       	in	r28, 0x3d	; 61
    4b3e:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << TXC0 ) );
    4b40:	80 ec       	ldi	r24, 0xC0	; 192
    4b42:	90 e0       	ldi	r25, 0x00	; 0
    4b44:	fc 01       	movw	r30, r24
    4b46:	80 81       	ld	r24, Z
    4b48:	80 74       	andi	r24, 0x40	; 64
}
    4b4a:	cf 91       	pop	r28
    4b4c:	df 91       	pop	r29
    4b4e:	08 95       	ret

00004b50 <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
    4b50:	df 93       	push	r29
    4b52:	cf 93       	push	r28
    4b54:	cd b7       	in	r28, 0x3d	; 61
    4b56:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << TXC1 ) );
    4b58:	88 ec       	ldi	r24, 0xC8	; 200
    4b5a:	90 e0       	ldi	r25, 0x00	; 0
    4b5c:	fc 01       	movw	r30, r24
    4b5e:	80 81       	ld	r24, Z
    4b60:	80 74       	andi	r24, 0x40	; 64
}
    4b62:	cf 91       	pop	r28
    4b64:	df 91       	pop	r29
    4b66:	08 95       	ret

00004b68 <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
    4b68:	df 93       	push	r29
    4b6a:	cf 93       	push	r28
    4b6c:	cd b7       	in	r28, 0x3d	; 61
    4b6e:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR0A & ( 1U << UDRE0 ) );
    4b70:	80 ec       	ldi	r24, 0xC0	; 192
    4b72:	90 e0       	ldi	r25, 0x00	; 0
    4b74:	fc 01       	movw	r30, r24
    4b76:	80 81       	ld	r24, Z
    4b78:	80 72       	andi	r24, 0x20	; 32
}
    4b7a:	cf 91       	pop	r28
    4b7c:	df 91       	pop	r29
    4b7e:	08 95       	ret

00004b80 <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
    4b80:	df 93       	push	r29
    4b82:	cf 93       	push	r28
    4b84:	cd b7       	in	r28, 0x3d	; 61
    4b86:	de b7       	in	r29, 0x3e	; 62
  return ( UCSR1A & ( 1U << UDRE1 ) );
    4b88:	88 ec       	ldi	r24, 0xC8	; 200
    4b8a:	90 e0       	ldi	r25, 0x00	; 0
    4b8c:	fc 01       	movw	r30, r24
    4b8e:	80 81       	ld	r24, Z
    4b90:	80 72       	andi	r24, 0x20	; 32
}
    4b92:	cf 91       	pop	r28
    4b94:	df 91       	pop	r29
    4b96:	08 95       	ret

00004b98 <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
    4b98:	df 93       	push	r29
    4b9a:	cf 93       	push	r28
    4b9c:	0f 92       	push	r0
    4b9e:	cd b7       	in	r28, 0x3d	; 61
    4ba0:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ba2:	81 e0       	ldi	r24, 0x01	; 1
    4ba4:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    4ba6:	81 ec       	ldi	r24, 0xC1	; 193
    4ba8:	90 e0       	ldi	r25, 0x00	; 0
    4baa:	21 ec       	ldi	r18, 0xC1	; 193
    4bac:	30 e0       	ldi	r19, 0x00	; 0
    4bae:	f9 01       	movw	r30, r18
    4bb0:	20 81       	ld	r18, Z
    4bb2:	28 60       	ori	r18, 0x08	; 8
    4bb4:	fc 01       	movw	r30, r24
    4bb6:	20 83       	st	Z, r18
	return o_success;
    4bb8:	89 81       	ldd	r24, Y+1	; 0x01
}
    4bba:	0f 90       	pop	r0
    4bbc:	cf 91       	pop	r28
    4bbe:	df 91       	pop	r29
    4bc0:	08 95       	ret

00004bc2 <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
    4bc2:	df 93       	push	r29
    4bc4:	cf 93       	push	r28
    4bc6:	0f 92       	push	r0
    4bc8:	cd b7       	in	r28, 0x3d	; 61
    4bca:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4bcc:	81 e0       	ldi	r24, 0x01	; 1
    4bce:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    4bd0:	89 ec       	ldi	r24, 0xC9	; 201
    4bd2:	90 e0       	ldi	r25, 0x00	; 0
    4bd4:	29 ec       	ldi	r18, 0xC9	; 201
    4bd6:	30 e0       	ldi	r19, 0x00	; 0
    4bd8:	f9 01       	movw	r30, r18
    4bda:	20 81       	ld	r18, Z
    4bdc:	28 60       	ori	r18, 0x08	; 8
    4bde:	fc 01       	movw	r30, r24
    4be0:	20 83       	st	Z, r18
	return o_success;
    4be2:	89 81       	ldd	r24, Y+1	; 0x01
}
    4be4:	0f 90       	pop	r0
    4be6:	cf 91       	pop	r28
    4be8:	df 91       	pop	r29
    4bea:	08 95       	ret

00004bec <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
    4bec:	df 93       	push	r29
    4bee:	cf 93       	push	r28
    4bf0:	0f 92       	push	r0
    4bf2:	cd b7       	in	r28, 0x3d	; 61
    4bf4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4bf6:	81 e0       	ldi	r24, 0x01	; 1
    4bf8:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~( 1U << TXEN0 );
    4bfa:	81 ec       	ldi	r24, 0xC1	; 193
    4bfc:	90 e0       	ldi	r25, 0x00	; 0
    4bfe:	21 ec       	ldi	r18, 0xC1	; 193
    4c00:	30 e0       	ldi	r19, 0x00	; 0
    4c02:	f9 01       	movw	r30, r18
    4c04:	20 81       	ld	r18, Z
    4c06:	27 7f       	andi	r18, 0xF7	; 247
    4c08:	fc 01       	movw	r30, r24
    4c0a:	20 83       	st	Z, r18
	return o_success;
    4c0c:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c0e:	0f 90       	pop	r0
    4c10:	cf 91       	pop	r28
    4c12:	df 91       	pop	r29
    4c14:	08 95       	ret

00004c16 <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
    4c16:	df 93       	push	r29
    4c18:	cf 93       	push	r28
    4c1a:	0f 92       	push	r0
    4c1c:	cd b7       	in	r28, 0x3d	; 61
    4c1e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c20:	81 e0       	ldi	r24, 0x01	; 1
    4c22:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~( 1U << TXEN1 );
    4c24:	89 ec       	ldi	r24, 0xC9	; 201
    4c26:	90 e0       	ldi	r25, 0x00	; 0
    4c28:	29 ec       	ldi	r18, 0xC9	; 201
    4c2a:	30 e0       	ldi	r19, 0x00	; 0
    4c2c:	f9 01       	movw	r30, r18
    4c2e:	20 81       	ld	r18, Z
    4c30:	27 7f       	andi	r18, 0xF7	; 247
    4c32:	fc 01       	movw	r30, r24
    4c34:	20 83       	st	Z, r18
	return o_success;
    4c36:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c38:	0f 90       	pop	r0
    4c3a:	cf 91       	pop	r28
    4c3c:	df 91       	pop	r29
    4c3e:	08 95       	ret

00004c40 <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
    4c40:	df 93       	push	r29
    4c42:	cf 93       	push	r28
    4c44:	0f 92       	push	r0
    4c46:	cd b7       	in	r28, 0x3d	; 61
    4c48:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c4a:	81 e0       	ldi	r24, 0x01	; 1
    4c4c:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    4c4e:	81 ec       	ldi	r24, 0xC1	; 193
    4c50:	90 e0       	ldi	r25, 0x00	; 0
    4c52:	21 ec       	ldi	r18, 0xC1	; 193
    4c54:	30 e0       	ldi	r19, 0x00	; 0
    4c56:	f9 01       	movw	r30, r18
    4c58:	20 81       	ld	r18, Z
    4c5a:	20 61       	ori	r18, 0x10	; 16
    4c5c:	fc 01       	movw	r30, r24
    4c5e:	20 83       	st	Z, r18
	return o_success;
    4c60:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c62:	0f 90       	pop	r0
    4c64:	cf 91       	pop	r28
    4c66:	df 91       	pop	r29
    4c68:	08 95       	ret

00004c6a <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
    4c6a:	df 93       	push	r29
    4c6c:	cf 93       	push	r28
    4c6e:	0f 92       	push	r0
    4c70:	cd b7       	in	r28, 0x3d	; 61
    4c72:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c74:	81 e0       	ldi	r24, 0x01	; 1
    4c76:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    4c78:	89 ec       	ldi	r24, 0xC9	; 201
    4c7a:	90 e0       	ldi	r25, 0x00	; 0
    4c7c:	29 ec       	ldi	r18, 0xC9	; 201
    4c7e:	30 e0       	ldi	r19, 0x00	; 0
    4c80:	f9 01       	movw	r30, r18
    4c82:	20 81       	ld	r18, Z
    4c84:	20 61       	ori	r18, 0x10	; 16
    4c86:	fc 01       	movw	r30, r24
    4c88:	20 83       	st	Z, r18
	return o_success;
    4c8a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4c8c:	0f 90       	pop	r0
    4c8e:	cf 91       	pop	r28
    4c90:	df 91       	pop	r29
    4c92:	08 95       	ret

00004c94 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
    4c94:	df 93       	push	r29
    4c96:	cf 93       	push	r28
    4c98:	0f 92       	push	r0
    4c9a:	cd b7       	in	r28, 0x3d	; 61
    4c9c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4c9e:	81 e0       	ldi	r24, 0x01	; 1
    4ca0:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~( 1U << RXEN0 );
    4ca2:	81 ec       	ldi	r24, 0xC1	; 193
    4ca4:	90 e0       	ldi	r25, 0x00	; 0
    4ca6:	21 ec       	ldi	r18, 0xC1	; 193
    4ca8:	30 e0       	ldi	r19, 0x00	; 0
    4caa:	f9 01       	movw	r30, r18
    4cac:	20 81       	ld	r18, Z
    4cae:	2f 7e       	andi	r18, 0xEF	; 239
    4cb0:	fc 01       	movw	r30, r24
    4cb2:	20 83       	st	Z, r18
	return o_success;
    4cb4:	89 81       	ldd	r24, Y+1	; 0x01
}
    4cb6:	0f 90       	pop	r0
    4cb8:	cf 91       	pop	r28
    4cba:	df 91       	pop	r29
    4cbc:	08 95       	ret

00004cbe <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
    4cbe:	df 93       	push	r29
    4cc0:	cf 93       	push	r28
    4cc2:	0f 92       	push	r0
    4cc4:	cd b7       	in	r28, 0x3d	; 61
    4cc6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4cc8:	81 e0       	ldi	r24, 0x01	; 1
    4cca:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~( 1U << RXEN1 );
    4ccc:	89 ec       	ldi	r24, 0xC9	; 201
    4cce:	90 e0       	ldi	r25, 0x00	; 0
    4cd0:	29 ec       	ldi	r18, 0xC9	; 201
    4cd2:	30 e0       	ldi	r19, 0x00	; 0
    4cd4:	f9 01       	movw	r30, r18
    4cd6:	20 81       	ld	r18, Z
    4cd8:	2f 7e       	andi	r18, 0xEF	; 239
    4cda:	fc 01       	movw	r30, r24
    4cdc:	20 83       	st	Z, r18
	return o_success;
    4cde:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ce0:	0f 90       	pop	r0
    4ce2:	cf 91       	pop	r28
    4ce4:	df 91       	pop	r29
    4ce6:	08 95       	ret

00004ce8 <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
    4ce8:	df 93       	push	r29
    4cea:	cf 93       	push	r28
    4cec:	00 d0       	rcall	.+0      	; 0x4cee <micUsart0SetDataSize+0x6>
    4cee:	0f 92       	push	r0
    4cf0:	cd b7       	in	r28, 0x3d	; 61
    4cf2:	de b7       	in	r29, 0x3e	; 62
    4cf4:	9b 83       	std	Y+3, r25	; 0x03
    4cf6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4cf8:	81 e0       	ldi	r24, 0x01	; 1
    4cfa:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    4cfc:	81 ec       	ldi	r24, 0xC1	; 193
    4cfe:	90 e0       	ldi	r25, 0x00	; 0
    4d00:	21 ec       	ldi	r18, 0xC1	; 193
    4d02:	30 e0       	ldi	r19, 0x00	; 0
    4d04:	f9 01       	movw	r30, r18
    4d06:	20 81       	ld	r18, Z
    4d08:	32 2f       	mov	r19, r18
    4d0a:	3b 7f       	andi	r19, 0xFB	; 251
    4d0c:	2a 81       	ldd	r18, Y+2	; 0x02
    4d0e:	24 70       	andi	r18, 0x04	; 4
    4d10:	23 2b       	or	r18, r19
    4d12:	fc 01       	movw	r30, r24
    4d14:	20 83       	st	Z, r18
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    4d16:	82 ec       	ldi	r24, 0xC2	; 194
    4d18:	90 e0       	ldi	r25, 0x00	; 0
    4d1a:	22 ec       	ldi	r18, 0xC2	; 194
    4d1c:	30 e0       	ldi	r19, 0x00	; 0
    4d1e:	f9 01       	movw	r30, r18
    4d20:	20 81       	ld	r18, Z
    4d22:	32 2f       	mov	r19, r18
    4d24:	39 7f       	andi	r19, 0xF9	; 249
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    4d26:	2a 81       	ldd	r18, Y+2	; 0x02
    4d28:	22 0f       	add	r18, r18
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    4d2a:	26 70       	andi	r18, 0x06	; 6
    4d2c:	23 2b       	or	r18, r19
    4d2e:	fc 01       	movw	r30, r24
    4d30:	20 83       	st	Z, r18
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
    4d32:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d34:	0f 90       	pop	r0
    4d36:	0f 90       	pop	r0
    4d38:	0f 90       	pop	r0
    4d3a:	cf 91       	pop	r28
    4d3c:	df 91       	pop	r29
    4d3e:	08 95       	ret

00004d40 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
    4d40:	df 93       	push	r29
    4d42:	cf 93       	push	r28
    4d44:	00 d0       	rcall	.+0      	; 0x4d46 <micUsart1SetDataSize+0x6>
    4d46:	0f 92       	push	r0
    4d48:	cd b7       	in	r28, 0x3d	; 61
    4d4a:	de b7       	in	r29, 0x3e	; 62
    4d4c:	9b 83       	std	Y+3, r25	; 0x03
    4d4e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4d50:	81 e0       	ldi	r24, 0x01	; 1
    4d52:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    4d54:	89 ec       	ldi	r24, 0xC9	; 201
    4d56:	90 e0       	ldi	r25, 0x00	; 0
    4d58:	29 ec       	ldi	r18, 0xC9	; 201
    4d5a:	30 e0       	ldi	r19, 0x00	; 0
    4d5c:	f9 01       	movw	r30, r18
    4d5e:	20 81       	ld	r18, Z
    4d60:	32 2f       	mov	r19, r18
    4d62:	3b 7f       	andi	r19, 0xFB	; 251
    4d64:	2a 81       	ldd	r18, Y+2	; 0x02
    4d66:	24 70       	andi	r18, 0x04	; 4
    4d68:	23 2b       	or	r18, r19
    4d6a:	fc 01       	movw	r30, r24
    4d6c:	20 83       	st	Z, r18
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    4d6e:	8a ec       	ldi	r24, 0xCA	; 202
    4d70:	90 e0       	ldi	r25, 0x00	; 0
    4d72:	2a ec       	ldi	r18, 0xCA	; 202
    4d74:	30 e0       	ldi	r19, 0x00	; 0
    4d76:	f9 01       	movw	r30, r18
    4d78:	20 81       	ld	r18, Z
    4d7a:	32 2f       	mov	r19, r18
    4d7c:	39 7f       	andi	r19, 0xF9	; 249
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    4d7e:	2a 81       	ldd	r18, Y+2	; 0x02
    4d80:	22 0f       	add	r18, r18
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    4d82:	26 70       	andi	r18, 0x06	; 6
    4d84:	23 2b       	or	r18, r19
    4d86:	fc 01       	movw	r30, r24
    4d88:	20 83       	st	Z, r18
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
    4d8a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d8c:	0f 90       	pop	r0
    4d8e:	0f 90       	pop	r0
    4d90:	0f 90       	pop	r0
    4d92:	cf 91       	pop	r28
    4d94:	df 91       	pop	r29
    4d96:	08 95       	ret

00004d98 <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
    4d98:	df 93       	push	r29
    4d9a:	cf 93       	push	r28
    4d9c:	00 d0       	rcall	.+0      	; 0x4d9e <micUsart0SetParityMode+0x6>
    4d9e:	0f 92       	push	r0
    4da0:	cd b7       	in	r28, 0x3d	; 61
    4da2:	de b7       	in	r29, 0x3e	; 62
    4da4:	9b 83       	std	Y+3, r25	; 0x03
    4da6:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4da8:	81 e0       	ldi	r24, 0x01	; 1
    4daa:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    4dac:	82 ec       	ldi	r24, 0xC2	; 194
    4dae:	90 e0       	ldi	r25, 0x00	; 0
    4db0:	22 ec       	ldi	r18, 0xC2	; 194
    4db2:	30 e0       	ldi	r19, 0x00	; 0
    4db4:	f9 01       	movw	r30, r18
    4db6:	20 81       	ld	r18, Z
    4db8:	32 2f       	mov	r19, r18
    4dba:	3f 7c       	andi	r19, 0xCF	; 207
    4dbc:	2a 81       	ldd	r18, Y+2	; 0x02
    4dbe:	20 73       	andi	r18, 0x30	; 48
    4dc0:	23 2b       	or	r18, r19
    4dc2:	fc 01       	movw	r30, r24
    4dc4:	20 83       	st	Z, r18
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
    4dc6:	89 81       	ldd	r24, Y+1	; 0x01
}
    4dc8:	0f 90       	pop	r0
    4dca:	0f 90       	pop	r0
    4dcc:	0f 90       	pop	r0
    4dce:	cf 91       	pop	r28
    4dd0:	df 91       	pop	r29
    4dd2:	08 95       	ret

00004dd4 <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
    4dd4:	df 93       	push	r29
    4dd6:	cf 93       	push	r28
    4dd8:	00 d0       	rcall	.+0      	; 0x4dda <micUsart1SetParityMode+0x6>
    4dda:	0f 92       	push	r0
    4ddc:	cd b7       	in	r28, 0x3d	; 61
    4dde:	de b7       	in	r29, 0x3e	; 62
    4de0:	9b 83       	std	Y+3, r25	; 0x03
    4de2:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4de4:	81 e0       	ldi	r24, 0x01	; 1
    4de6:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    4de8:	8a ec       	ldi	r24, 0xCA	; 202
    4dea:	90 e0       	ldi	r25, 0x00	; 0
    4dec:	2a ec       	ldi	r18, 0xCA	; 202
    4dee:	30 e0       	ldi	r19, 0x00	; 0
    4df0:	f9 01       	movw	r30, r18
    4df2:	20 81       	ld	r18, Z
    4df4:	32 2f       	mov	r19, r18
    4df6:	3f 7c       	andi	r19, 0xCF	; 207
    4df8:	2a 81       	ldd	r18, Y+2	; 0x02
    4dfa:	20 73       	andi	r18, 0x30	; 48
    4dfc:	23 2b       	or	r18, r19
    4dfe:	fc 01       	movw	r30, r24
    4e00:	20 83       	st	Z, r18
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
    4e02:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e04:	0f 90       	pop	r0
    4e06:	0f 90       	pop	r0
    4e08:	0f 90       	pop	r0
    4e0a:	cf 91       	pop	r28
    4e0c:	df 91       	pop	r29
    4e0e:	08 95       	ret

00004e10 <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
    4e10:	df 93       	push	r29
    4e12:	cf 93       	push	r28
    4e14:	00 d0       	rcall	.+0      	; 0x4e16 <micUsart0SetStopBits+0x6>
    4e16:	0f 92       	push	r0
    4e18:	cd b7       	in	r28, 0x3d	; 61
    4e1a:	de b7       	in	r29, 0x3e	; 62
    4e1c:	9b 83       	std	Y+3, r25	; 0x03
    4e1e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4e20:	81 e0       	ldi	r24, 0x01	; 1
    4e22:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    4e24:	82 ec       	ldi	r24, 0xC2	; 194
    4e26:	90 e0       	ldi	r25, 0x00	; 0
    4e28:	22 ec       	ldi	r18, 0xC2	; 194
    4e2a:	30 e0       	ldi	r19, 0x00	; 0
    4e2c:	f9 01       	movw	r30, r18
    4e2e:	20 81       	ld	r18, Z
    4e30:	32 2f       	mov	r19, r18
    4e32:	37 7f       	andi	r19, 0xF7	; 247
    4e34:	2a 81       	ldd	r18, Y+2	; 0x02
    4e36:	28 70       	andi	r18, 0x08	; 8
    4e38:	23 2b       	or	r18, r19
    4e3a:	fc 01       	movw	r30, r24
    4e3c:	20 83       	st	Z, r18
			(stop_bits & (1U << USBS0));
	return o_success;
    4e3e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e40:	0f 90       	pop	r0
    4e42:	0f 90       	pop	r0
    4e44:	0f 90       	pop	r0
    4e46:	cf 91       	pop	r28
    4e48:	df 91       	pop	r29
    4e4a:	08 95       	ret

00004e4c <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
    4e4c:	df 93       	push	r29
    4e4e:	cf 93       	push	r28
    4e50:	00 d0       	rcall	.+0      	; 0x4e52 <micUsart1SetStopBits+0x6>
    4e52:	0f 92       	push	r0
    4e54:	cd b7       	in	r28, 0x3d	; 61
    4e56:	de b7       	in	r29, 0x3e	; 62
    4e58:	9b 83       	std	Y+3, r25	; 0x03
    4e5a:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    4e5c:	81 e0       	ldi	r24, 0x01	; 1
    4e5e:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    4e60:	8a ec       	ldi	r24, 0xCA	; 202
    4e62:	90 e0       	ldi	r25, 0x00	; 0
    4e64:	2a ec       	ldi	r18, 0xCA	; 202
    4e66:	30 e0       	ldi	r19, 0x00	; 0
    4e68:	f9 01       	movw	r30, r18
    4e6a:	20 81       	ld	r18, Z
    4e6c:	32 2f       	mov	r19, r18
    4e6e:	37 7f       	andi	r19, 0xF7	; 247
    4e70:	2a 81       	ldd	r18, Y+2	; 0x02
    4e72:	28 70       	andi	r18, 0x08	; 8
    4e74:	23 2b       	or	r18, r19
    4e76:	fc 01       	movw	r30, r24
    4e78:	20 83       	st	Z, r18
			(stop_bits & (1U << USBS1));
	return o_success;
    4e7a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4e7c:	0f 90       	pop	r0
    4e7e:	0f 90       	pop	r0
    4e80:	0f 90       	pop	r0
    4e82:	cf 91       	pop	r28
    4e84:	df 91       	pop	r29
    4e86:	08 95       	ret

00004e88 <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
    4e88:	df 93       	push	r29
    4e8a:	cf 93       	push	r28
    4e8c:	0f 92       	push	r0
    4e8e:	cd b7       	in	r28, 0x3d	; 61
    4e90:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4e92:	81 e0       	ldi	r24, 0x01	; 1
    4e94:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << RXCIE0);
    4e96:	81 ec       	ldi	r24, 0xC1	; 193
    4e98:	90 e0       	ldi	r25, 0x00	; 0
    4e9a:	21 ec       	ldi	r18, 0xC1	; 193
    4e9c:	30 e0       	ldi	r19, 0x00	; 0
    4e9e:	f9 01       	movw	r30, r18
    4ea0:	20 81       	ld	r18, Z
    4ea2:	20 68       	ori	r18, 0x80	; 128
    4ea4:	fc 01       	movw	r30, r24
    4ea6:	20 83       	st	Z, r18

	return o_success;
    4ea8:	89 81       	ldd	r24, Y+1	; 0x01
}
    4eaa:	0f 90       	pop	r0
    4eac:	cf 91       	pop	r28
    4eae:	df 91       	pop	r29
    4eb0:	08 95       	ret

00004eb2 <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
    4eb2:	df 93       	push	r29
    4eb4:	cf 93       	push	r28
    4eb6:	0f 92       	push	r0
    4eb8:	cd b7       	in	r28, 0x3d	; 61
    4eba:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ebc:	81 e0       	ldi	r24, 0x01	; 1
    4ebe:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << RXCIE1);
    4ec0:	89 ec       	ldi	r24, 0xC9	; 201
    4ec2:	90 e0       	ldi	r25, 0x00	; 0
    4ec4:	29 ec       	ldi	r18, 0xC9	; 201
    4ec6:	30 e0       	ldi	r19, 0x00	; 0
    4ec8:	f9 01       	movw	r30, r18
    4eca:	20 81       	ld	r18, Z
    4ecc:	20 68       	ori	r18, 0x80	; 128
    4ece:	fc 01       	movw	r30, r24
    4ed0:	20 83       	st	Z, r18

	return o_success;
    4ed2:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ed4:	0f 90       	pop	r0
    4ed6:	cf 91       	pop	r28
    4ed8:	df 91       	pop	r29
    4eda:	08 95       	ret

00004edc <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
    4edc:	df 93       	push	r29
    4ede:	cf 93       	push	r28
    4ee0:	0f 92       	push	r0
    4ee2:	cd b7       	in	r28, 0x3d	; 61
    4ee4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4ee6:	81 e0       	ldi	r24, 0x01	; 1
    4ee8:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << RXCIE0);
    4eea:	81 ec       	ldi	r24, 0xC1	; 193
    4eec:	90 e0       	ldi	r25, 0x00	; 0
    4eee:	21 ec       	ldi	r18, 0xC1	; 193
    4ef0:	30 e0       	ldi	r19, 0x00	; 0
    4ef2:	f9 01       	movw	r30, r18
    4ef4:	20 81       	ld	r18, Z
    4ef6:	2f 77       	andi	r18, 0x7F	; 127
    4ef8:	fc 01       	movw	r30, r24
    4efa:	20 83       	st	Z, r18

	return o_success;
    4efc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4efe:	0f 90       	pop	r0
    4f00:	cf 91       	pop	r28
    4f02:	df 91       	pop	r29
    4f04:	08 95       	ret

00004f06 <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
    4f06:	df 93       	push	r29
    4f08:	cf 93       	push	r28
    4f0a:	0f 92       	push	r0
    4f0c:	cd b7       	in	r28, 0x3d	; 61
    4f0e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f10:	81 e0       	ldi	r24, 0x01	; 1
    4f12:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << RXCIE1);
    4f14:	89 ec       	ldi	r24, 0xC9	; 201
    4f16:	90 e0       	ldi	r25, 0x00	; 0
    4f18:	29 ec       	ldi	r18, 0xC9	; 201
    4f1a:	30 e0       	ldi	r19, 0x00	; 0
    4f1c:	f9 01       	movw	r30, r18
    4f1e:	20 81       	ld	r18, Z
    4f20:	2f 77       	andi	r18, 0x7F	; 127
    4f22:	fc 01       	movw	r30, r24
    4f24:	20 83       	st	Z, r18

	return o_success;
    4f26:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f28:	0f 90       	pop	r0
    4f2a:	cf 91       	pop	r28
    4f2c:	df 91       	pop	r29
    4f2e:	08 95       	ret

00004f30 <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
    4f30:	df 93       	push	r29
    4f32:	cf 93       	push	r28
    4f34:	0f 92       	push	r0
    4f36:	cd b7       	in	r28, 0x3d	; 61
    4f38:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f3a:	81 e0       	ldi	r24, 0x01	; 1
    4f3c:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << TXCIE0);
    4f3e:	81 ec       	ldi	r24, 0xC1	; 193
    4f40:	90 e0       	ldi	r25, 0x00	; 0
    4f42:	21 ec       	ldi	r18, 0xC1	; 193
    4f44:	30 e0       	ldi	r19, 0x00	; 0
    4f46:	f9 01       	movw	r30, r18
    4f48:	20 81       	ld	r18, Z
    4f4a:	20 64       	ori	r18, 0x40	; 64
    4f4c:	fc 01       	movw	r30, r24
    4f4e:	20 83       	st	Z, r18

	return o_success;
    4f50:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f52:	0f 90       	pop	r0
    4f54:	cf 91       	pop	r28
    4f56:	df 91       	pop	r29
    4f58:	08 95       	ret

00004f5a <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
    4f5a:	df 93       	push	r29
    4f5c:	cf 93       	push	r28
    4f5e:	0f 92       	push	r0
    4f60:	cd b7       	in	r28, 0x3d	; 61
    4f62:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f64:	81 e0       	ldi	r24, 0x01	; 1
    4f66:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << TXCIE1);
    4f68:	89 ec       	ldi	r24, 0xC9	; 201
    4f6a:	90 e0       	ldi	r25, 0x00	; 0
    4f6c:	29 ec       	ldi	r18, 0xC9	; 201
    4f6e:	30 e0       	ldi	r19, 0x00	; 0
    4f70:	f9 01       	movw	r30, r18
    4f72:	20 81       	ld	r18, Z
    4f74:	20 64       	ori	r18, 0x40	; 64
    4f76:	fc 01       	movw	r30, r24
    4f78:	20 83       	st	Z, r18

	return o_success;
    4f7a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f7c:	0f 90       	pop	r0
    4f7e:	cf 91       	pop	r28
    4f80:	df 91       	pop	r29
    4f82:	08 95       	ret

00004f84 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
    4f84:	df 93       	push	r29
    4f86:	cf 93       	push	r28
    4f88:	0f 92       	push	r0
    4f8a:	cd b7       	in	r28, 0x3d	; 61
    4f8c:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4f8e:	81 e0       	ldi	r24, 0x01	; 1
    4f90:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << TXCIE0);
    4f92:	81 ec       	ldi	r24, 0xC1	; 193
    4f94:	90 e0       	ldi	r25, 0x00	; 0
    4f96:	21 ec       	ldi	r18, 0xC1	; 193
    4f98:	30 e0       	ldi	r19, 0x00	; 0
    4f9a:	f9 01       	movw	r30, r18
    4f9c:	20 81       	ld	r18, Z
    4f9e:	2f 7b       	andi	r18, 0xBF	; 191
    4fa0:	fc 01       	movw	r30, r24
    4fa2:	20 83       	st	Z, r18

	return o_success;
    4fa4:	89 81       	ldd	r24, Y+1	; 0x01
}
    4fa6:	0f 90       	pop	r0
    4fa8:	cf 91       	pop	r28
    4faa:	df 91       	pop	r29
    4fac:	08 95       	ret

00004fae <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
    4fae:	df 93       	push	r29
    4fb0:	cf 93       	push	r28
    4fb2:	0f 92       	push	r0
    4fb4:	cd b7       	in	r28, 0x3d	; 61
    4fb6:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4fb8:	81 e0       	ldi	r24, 0x01	; 1
    4fba:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << TXCIE1);
    4fbc:	89 ec       	ldi	r24, 0xC9	; 201
    4fbe:	90 e0       	ldi	r25, 0x00	; 0
    4fc0:	29 ec       	ldi	r18, 0xC9	; 201
    4fc2:	30 e0       	ldi	r19, 0x00	; 0
    4fc4:	f9 01       	movw	r30, r18
    4fc6:	20 81       	ld	r18, Z
    4fc8:	2f 7b       	andi	r18, 0xBF	; 191
    4fca:	fc 01       	movw	r30, r24
    4fcc:	20 83       	st	Z, r18

	return o_success;
    4fce:	89 81       	ldd	r24, Y+1	; 0x01
}
    4fd0:	0f 90       	pop	r0
    4fd2:	cf 91       	pop	r28
    4fd4:	df 91       	pop	r29
    4fd6:	08 95       	ret

00004fd8 <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
    4fd8:	df 93       	push	r29
    4fda:	cf 93       	push	r28
    4fdc:	0f 92       	push	r0
    4fde:	cd b7       	in	r28, 0x3d	; 61
    4fe0:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    4fe2:	81 e0       	ldi	r24, 0x01	; 1
    4fe4:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B |= (1U << UDRIE0);
    4fe6:	81 ec       	ldi	r24, 0xC1	; 193
    4fe8:	90 e0       	ldi	r25, 0x00	; 0
    4fea:	21 ec       	ldi	r18, 0xC1	; 193
    4fec:	30 e0       	ldi	r19, 0x00	; 0
    4fee:	f9 01       	movw	r30, r18
    4ff0:	20 81       	ld	r18, Z
    4ff2:	20 62       	ori	r18, 0x20	; 32
    4ff4:	fc 01       	movw	r30, r24
    4ff6:	20 83       	st	Z, r18

	return o_success;
    4ff8:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ffa:	0f 90       	pop	r0
    4ffc:	cf 91       	pop	r28
    4ffe:	df 91       	pop	r29
    5000:	08 95       	ret

00005002 <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
    5002:	df 93       	push	r29
    5004:	cf 93       	push	r28
    5006:	0f 92       	push	r0
    5008:	cd b7       	in	r28, 0x3d	; 61
    500a:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    500c:	81 e0       	ldi	r24, 0x01	; 1
    500e:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B |= (1U << UDRIE1);
    5010:	89 ec       	ldi	r24, 0xC9	; 201
    5012:	90 e0       	ldi	r25, 0x00	; 0
    5014:	29 ec       	ldi	r18, 0xC9	; 201
    5016:	30 e0       	ldi	r19, 0x00	; 0
    5018:	f9 01       	movw	r30, r18
    501a:	20 81       	ld	r18, Z
    501c:	20 62       	ori	r18, 0x20	; 32
    501e:	fc 01       	movw	r30, r24
    5020:	20 83       	st	Z, r18

	return o_success;
    5022:	89 81       	ldd	r24, Y+1	; 0x01
}
    5024:	0f 90       	pop	r0
    5026:	cf 91       	pop	r28
    5028:	df 91       	pop	r29
    502a:	08 95       	ret

0000502c <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
    502c:	df 93       	push	r29
    502e:	cf 93       	push	r28
    5030:	0f 92       	push	r0
    5032:	cd b7       	in	r28, 0x3d	; 61
    5034:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    5036:	81 e0       	ldi	r24, 0x01	; 1
    5038:	89 83       	std	Y+1, r24	; 0x01
	UCSR0B &= ~(1U << UDRIE0);
    503a:	81 ec       	ldi	r24, 0xC1	; 193
    503c:	90 e0       	ldi	r25, 0x00	; 0
    503e:	21 ec       	ldi	r18, 0xC1	; 193
    5040:	30 e0       	ldi	r19, 0x00	; 0
    5042:	f9 01       	movw	r30, r18
    5044:	20 81       	ld	r18, Z
    5046:	2f 7d       	andi	r18, 0xDF	; 223
    5048:	fc 01       	movw	r30, r24
    504a:	20 83       	st	Z, r18

	return o_success;
    504c:	89 81       	ldd	r24, Y+1	; 0x01
}
    504e:	0f 90       	pop	r0
    5050:	cf 91       	pop	r28
    5052:	df 91       	pop	r29
    5054:	08 95       	ret

00005056 <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
    5056:	df 93       	push	r29
    5058:	cf 93       	push	r28
    505a:	0f 92       	push	r0
    505c:	cd b7       	in	r28, 0x3d	; 61
    505e:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    5060:	81 e0       	ldi	r24, 0x01	; 1
    5062:	89 83       	std	Y+1, r24	; 0x01
	UCSR1B &= ~(1U << UDRIE1);
    5064:	89 ec       	ldi	r24, 0xC9	; 201
    5066:	90 e0       	ldi	r25, 0x00	; 0
    5068:	29 ec       	ldi	r18, 0xC9	; 201
    506a:	30 e0       	ldi	r19, 0x00	; 0
    506c:	f9 01       	movw	r30, r18
    506e:	20 81       	ld	r18, Z
    5070:	2f 7d       	andi	r18, 0xDF	; 223
    5072:	fc 01       	movw	r30, r24
    5074:	20 83       	st	Z, r18

	return o_success;
    5076:	89 81       	ldd	r24, Y+1	; 0x01
}
    5078:	0f 90       	pop	r0
    507a:	cf 91       	pop	r28
    507c:	df 91       	pop	r29
    507e:	08 95       	ret

00005080 <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
    5080:	df 93       	push	r29
    5082:	cf 93       	push	r28
    5084:	00 d0       	rcall	.+0      	; 0x5086 <micUsart0SetSynchronousClockPolarity+0x6>
    5086:	0f 92       	push	r0
    5088:	cd b7       	in	r28, 0x3d	; 61
    508a:	de b7       	in	r29, 0x3e	; 62
    508c:	9b 83       	std	Y+3, r25	; 0x03
    508e:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    5090:	81 e0       	ldi	r24, 0x01	; 1
    5092:	89 83       	std	Y+1, r24	; 0x01
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    5094:	82 ec       	ldi	r24, 0xC2	; 194
    5096:	90 e0       	ldi	r25, 0x00	; 0
    5098:	22 ec       	ldi	r18, 0xC2	; 194
    509a:	30 e0       	ldi	r19, 0x00	; 0
    509c:	f9 01       	movw	r30, r18
    509e:	20 81       	ld	r18, Z
    50a0:	32 2f       	mov	r19, r18
    50a2:	3e 7f       	andi	r19, 0xFE	; 254
    50a4:	2a 81       	ldd	r18, Y+2	; 0x02
    50a6:	21 70       	andi	r18, 0x01	; 1
    50a8:	23 2b       	or	r18, r19
    50aa:	fc 01       	movw	r30, r24
    50ac:	20 83       	st	Z, r18
  
	return o_success;
    50ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    50b0:	0f 90       	pop	r0
    50b2:	0f 90       	pop	r0
    50b4:	0f 90       	pop	r0
    50b6:	cf 91       	pop	r28
    50b8:	df 91       	pop	r29
    50ba:	08 95       	ret

000050bc <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
    50bc:	df 93       	push	r29
    50be:	cf 93       	push	r28
    50c0:	00 d0       	rcall	.+0      	; 0x50c2 <micUsart1SetSynchronousClockPolarity+0x6>
    50c2:	0f 92       	push	r0
    50c4:	cd b7       	in	r28, 0x3d	; 61
    50c6:	de b7       	in	r29, 0x3e	; 62
    50c8:	9b 83       	std	Y+3, r25	; 0x03
    50ca:	8a 83       	std	Y+2, r24	; 0x02
	Boolean o_success = TRUE;
    50cc:	81 e0       	ldi	r24, 0x01	; 1
    50ce:	89 83       	std	Y+1, r24	; 0x01
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    50d0:	8a ec       	ldi	r24, 0xCA	; 202
    50d2:	90 e0       	ldi	r25, 0x00	; 0
    50d4:	2a ec       	ldi	r18, 0xCA	; 202
    50d6:	30 e0       	ldi	r19, 0x00	; 0
    50d8:	f9 01       	movw	r30, r18
    50da:	20 81       	ld	r18, Z
    50dc:	32 2f       	mov	r19, r18
    50de:	3e 7f       	andi	r19, 0xFE	; 254
    50e0:	2a 81       	ldd	r18, Y+2	; 0x02
    50e2:	21 70       	andi	r18, 0x01	; 1
    50e4:	23 2b       	or	r18, r19
    50e6:	fc 01       	movw	r30, r24
    50e8:	20 83       	st	Z, r18
  
	return o_success;
    50ea:	89 81       	ldd	r24, Y+1	; 0x01
}
    50ec:	0f 90       	pop	r0
    50ee:	0f 90       	pop	r0
    50f0:	0f 90       	pop	r0
    50f2:	cf 91       	pop	r28
    50f4:	df 91       	pop	r29
    50f6:	08 95       	ret

000050f8 <micUsart0SetBaudRateAsynchronousNormalMode>:

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    50f8:	0f 93       	push	r16
    50fa:	1f 93       	push	r17
    50fc:	df 93       	push	r29
    50fe:	cf 93       	push	r28
    5100:	00 d0       	rcall	.+0      	; 0x5102 <micUsart0SetBaudRateAsynchronousNormalMode+0xa>
    5102:	00 d0       	rcall	.+0      	; 0x5104 <micUsart0SetBaudRateAsynchronousNormalMode+0xc>
    5104:	0f 92       	push	r0
    5106:	cd b7       	in	r28, 0x3d	; 61
    5108:	de b7       	in	r29, 0x3e	; 62
    510a:	6a 83       	std	Y+2, r22	; 0x02
    510c:	7b 83       	std	Y+3, r23	; 0x03
    510e:	8c 83       	std	Y+4, r24	; 0x04
    5110:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5112:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    5114:	0e 94 42 25 	call	0x4a84	; 0x4a84 <micUsart0GetMultiProcessorMode>
    5118:	88 23       	and	r24, r24
    511a:	61 f5       	brne	.+88     	; 0x5174 <micUsart0SetBaudRateAsynchronousNormalMode+0x7c>
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    511c:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <micUsart0GetSpeedMode>
    5120:	00 97       	sbiw	r24, 0x00	; 0
    5122:	41 f5       	brne	.+80     	; 0x5174 <micUsart0SetBaudRateAsynchronousNormalMode+0x7c>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    5124:	04 ec       	ldi	r16, 0xC4	; 196
    5126:	10 e0       	ldi	r17, 0x00	; 0
    5128:	8a 81       	ldd	r24, Y+2	; 0x02
    512a:	9b 81       	ldd	r25, Y+3	; 0x03
    512c:	ac 81       	ldd	r26, Y+4	; 0x04
    512e:	bd 81       	ldd	r27, Y+5	; 0x05
    5130:	88 0f       	add	r24, r24
    5132:	99 1f       	adc	r25, r25
    5134:	aa 1f       	adc	r26, r26
    5136:	bb 1f       	adc	r27, r27
    5138:	88 0f       	add	r24, r24
    513a:	99 1f       	adc	r25, r25
    513c:	aa 1f       	adc	r26, r26
    513e:	bb 1f       	adc	r27, r27
    5140:	88 0f       	add	r24, r24
    5142:	99 1f       	adc	r25, r25
    5144:	aa 1f       	adc	r26, r26
    5146:	bb 1f       	adc	r27, r27
    5148:	88 0f       	add	r24, r24
    514a:	99 1f       	adc	r25, r25
    514c:	aa 1f       	adc	r26, r26
    514e:	bb 1f       	adc	r27, r27
    5150:	9c 01       	movw	r18, r24
    5152:	ad 01       	movw	r20, r26
    5154:	80 e0       	ldi	r24, 0x00	; 0
    5156:	94 e2       	ldi	r25, 0x24	; 36
    5158:	a4 ef       	ldi	r26, 0xF4	; 244
    515a:	b0 e0       	ldi	r27, 0x00	; 0
    515c:	bc 01       	movw	r22, r24
    515e:	cd 01       	movw	r24, r26
    5160:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    5164:	da 01       	movw	r26, r20
    5166:	c9 01       	movw	r24, r18
    5168:	01 97       	sbiw	r24, 0x01	; 1
    516a:	f8 01       	movw	r30, r16
    516c:	91 83       	std	Z+1, r25	; 0x01
    516e:	80 83       	st	Z, r24
			o_success = TRUE;
    5170:	81 e0       	ldi	r24, 0x01	; 1
    5172:	89 83       	std	Y+1, r24	; 0x01
		}
	}	
	
	return o_success;
    5174:	89 81       	ldd	r24, Y+1	; 0x01
}	
    5176:	0f 90       	pop	r0
    5178:	0f 90       	pop	r0
    517a:	0f 90       	pop	r0
    517c:	0f 90       	pop	r0
    517e:	0f 90       	pop	r0
    5180:	cf 91       	pop	r28
    5182:	df 91       	pop	r29
    5184:	1f 91       	pop	r17
    5186:	0f 91       	pop	r16
    5188:	08 95       	ret

0000518a <micUsart1SetBaudRateAsynchronousNormalMode>:
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    518a:	0f 93       	push	r16
    518c:	1f 93       	push	r17
    518e:	df 93       	push	r29
    5190:	cf 93       	push	r28
    5192:	00 d0       	rcall	.+0      	; 0x5194 <micUsart1SetBaudRateAsynchronousNormalMode+0xa>
    5194:	00 d0       	rcall	.+0      	; 0x5196 <micUsart1SetBaudRateAsynchronousNormalMode+0xc>
    5196:	0f 92       	push	r0
    5198:	cd b7       	in	r28, 0x3d	; 61
    519a:	de b7       	in	r29, 0x3e	; 62
    519c:	6a 83       	std	Y+2, r22	; 0x02
    519e:	7b 83       	std	Y+3, r23	; 0x03
    51a0:	8c 83       	std	Y+4, r24	; 0x04
    51a2:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    51a4:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    51a6:	0e 94 4e 25 	call	0x4a9c	; 0x4a9c <micUsart1GetMultiProcessorMode>
    51aa:	88 23       	and	r24, r24
    51ac:	61 f5       	brne	.+88     	; 0x5206 <micUsart1SetBaudRateAsynchronousNormalMode+0x7c>
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    51ae:	0e 94 09 25 	call	0x4a12	; 0x4a12 <micUsart1GetSpeedMode>
    51b2:	00 97       	sbiw	r24, 0x00	; 0
    51b4:	41 f5       	brne	.+80     	; 0x5206 <micUsart1SetBaudRateAsynchronousNormalMode+0x7c>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    51b6:	0c ec       	ldi	r16, 0xCC	; 204
    51b8:	10 e0       	ldi	r17, 0x00	; 0
    51ba:	8a 81       	ldd	r24, Y+2	; 0x02
    51bc:	9b 81       	ldd	r25, Y+3	; 0x03
    51be:	ac 81       	ldd	r26, Y+4	; 0x04
    51c0:	bd 81       	ldd	r27, Y+5	; 0x05
    51c2:	88 0f       	add	r24, r24
    51c4:	99 1f       	adc	r25, r25
    51c6:	aa 1f       	adc	r26, r26
    51c8:	bb 1f       	adc	r27, r27
    51ca:	88 0f       	add	r24, r24
    51cc:	99 1f       	adc	r25, r25
    51ce:	aa 1f       	adc	r26, r26
    51d0:	bb 1f       	adc	r27, r27
    51d2:	88 0f       	add	r24, r24
    51d4:	99 1f       	adc	r25, r25
    51d6:	aa 1f       	adc	r26, r26
    51d8:	bb 1f       	adc	r27, r27
    51da:	88 0f       	add	r24, r24
    51dc:	99 1f       	adc	r25, r25
    51de:	aa 1f       	adc	r26, r26
    51e0:	bb 1f       	adc	r27, r27
    51e2:	9c 01       	movw	r18, r24
    51e4:	ad 01       	movw	r20, r26
    51e6:	80 e0       	ldi	r24, 0x00	; 0
    51e8:	94 e2       	ldi	r25, 0x24	; 36
    51ea:	a4 ef       	ldi	r26, 0xF4	; 244
    51ec:	b0 e0       	ldi	r27, 0x00	; 0
    51ee:	bc 01       	movw	r22, r24
    51f0:	cd 01       	movw	r24, r26
    51f2:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    51f6:	da 01       	movw	r26, r20
    51f8:	c9 01       	movw	r24, r18
    51fa:	01 97       	sbiw	r24, 0x01	; 1
    51fc:	f8 01       	movw	r30, r16
    51fe:	91 83       	std	Z+1, r25	; 0x01
    5200:	80 83       	st	Z, r24
			o_success = TRUE;
    5202:	81 e0       	ldi	r24, 0x01	; 1
    5204:	89 83       	std	Y+1, r24	; 0x01
		}
	}	
	
	return o_success;
    5206:	89 81       	ldd	r24, Y+1	; 0x01
}	
    5208:	0f 90       	pop	r0
    520a:	0f 90       	pop	r0
    520c:	0f 90       	pop	r0
    520e:	0f 90       	pop	r0
    5210:	0f 90       	pop	r0
    5212:	cf 91       	pop	r28
    5214:	df 91       	pop	r29
    5216:	1f 91       	pop	r17
    5218:	0f 91       	pop	r16
    521a:	08 95       	ret

0000521c <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    521c:	0f 93       	push	r16
    521e:	1f 93       	push	r17
    5220:	df 93       	push	r29
    5222:	cf 93       	push	r28
    5224:	00 d0       	rcall	.+0      	; 0x5226 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0xa>
    5226:	00 d0       	rcall	.+0      	; 0x5228 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0xc>
    5228:	0f 92       	push	r0
    522a:	cd b7       	in	r28, 0x3d	; 61
    522c:	de b7       	in	r29, 0x3e	; 62
    522e:	6a 83       	std	Y+2, r22	; 0x02
    5230:	7b 83       	std	Y+3, r23	; 0x03
    5232:	8c 83       	std	Y+4, r24	; 0x04
    5234:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    5236:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    5238:	0e 94 42 25 	call	0x4a84	; 0x4a84 <micUsart0GetMultiProcessorMode>
    523c:	88 23       	and	r24, r24
    523e:	49 f5       	brne	.+82     	; 0x5292 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x76>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    5240:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <micUsart0GetSpeedMode>
    5244:	82 30       	cpi	r24, 0x02	; 2
    5246:	91 05       	cpc	r25, r1
    5248:	21 f5       	brne	.+72     	; 0x5292 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x76>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    524a:	04 ec       	ldi	r16, 0xC4	; 196
    524c:	10 e0       	ldi	r17, 0x00	; 0
    524e:	8a 81       	ldd	r24, Y+2	; 0x02
    5250:	9b 81       	ldd	r25, Y+3	; 0x03
    5252:	ac 81       	ldd	r26, Y+4	; 0x04
    5254:	bd 81       	ldd	r27, Y+5	; 0x05
    5256:	88 0f       	add	r24, r24
    5258:	99 1f       	adc	r25, r25
    525a:	aa 1f       	adc	r26, r26
    525c:	bb 1f       	adc	r27, r27
    525e:	88 0f       	add	r24, r24
    5260:	99 1f       	adc	r25, r25
    5262:	aa 1f       	adc	r26, r26
    5264:	bb 1f       	adc	r27, r27
    5266:	88 0f       	add	r24, r24
    5268:	99 1f       	adc	r25, r25
    526a:	aa 1f       	adc	r26, r26
    526c:	bb 1f       	adc	r27, r27
    526e:	9c 01       	movw	r18, r24
    5270:	ad 01       	movw	r20, r26
    5272:	80 e0       	ldi	r24, 0x00	; 0
    5274:	94 e2       	ldi	r25, 0x24	; 36
    5276:	a4 ef       	ldi	r26, 0xF4	; 244
    5278:	b0 e0       	ldi	r27, 0x00	; 0
    527a:	bc 01       	movw	r22, r24
    527c:	cd 01       	movw	r24, r26
    527e:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    5282:	da 01       	movw	r26, r20
    5284:	c9 01       	movw	r24, r18
    5286:	01 97       	sbiw	r24, 0x01	; 1
    5288:	f8 01       	movw	r30, r16
    528a:	91 83       	std	Z+1, r25	; 0x01
    528c:	80 83       	st	Z, r24
			o_success = TRUE;
    528e:	81 e0       	ldi	r24, 0x01	; 1
    5290:	89 83       	std	Y+1, r24	; 0x01
		
		}	
	}
	
	return o_success;
    5292:	89 81       	ldd	r24, Y+1	; 0x01
}
    5294:	0f 90       	pop	r0
    5296:	0f 90       	pop	r0
    5298:	0f 90       	pop	r0
    529a:	0f 90       	pop	r0
    529c:	0f 90       	pop	r0
    529e:	cf 91       	pop	r28
    52a0:	df 91       	pop	r29
    52a2:	1f 91       	pop	r17
    52a4:	0f 91       	pop	r16
    52a6:	08 95       	ret

000052a8 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    52a8:	0f 93       	push	r16
    52aa:	1f 93       	push	r17
    52ac:	df 93       	push	r29
    52ae:	cf 93       	push	r28
    52b0:	00 d0       	rcall	.+0      	; 0x52b2 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0xa>
    52b2:	00 d0       	rcall	.+0      	; 0x52b4 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0xc>
    52b4:	0f 92       	push	r0
    52b6:	cd b7       	in	r28, 0x3d	; 61
    52b8:	de b7       	in	r29, 0x3e	; 62
    52ba:	6a 83       	std	Y+2, r22	; 0x02
    52bc:	7b 83       	std	Y+3, r23	; 0x03
    52be:	8c 83       	std	Y+4, r24	; 0x04
    52c0:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    52c2:	19 82       	std	Y+1, r1	; 0x01
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    52c4:	0e 94 4e 25 	call	0x4a9c	; 0x4a9c <micUsart1GetMultiProcessorMode>
    52c8:	88 23       	and	r24, r24
    52ca:	49 f5       	brne	.+82     	; 0x531e <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x76>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    52cc:	0e 94 09 25 	call	0x4a12	; 0x4a12 <micUsart1GetSpeedMode>
    52d0:	82 30       	cpi	r24, 0x02	; 2
    52d2:	91 05       	cpc	r25, r1
    52d4:	21 f5       	brne	.+72     	; 0x531e <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x76>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    52d6:	0c ec       	ldi	r16, 0xCC	; 204
    52d8:	10 e0       	ldi	r17, 0x00	; 0
    52da:	8a 81       	ldd	r24, Y+2	; 0x02
    52dc:	9b 81       	ldd	r25, Y+3	; 0x03
    52de:	ac 81       	ldd	r26, Y+4	; 0x04
    52e0:	bd 81       	ldd	r27, Y+5	; 0x05
    52e2:	88 0f       	add	r24, r24
    52e4:	99 1f       	adc	r25, r25
    52e6:	aa 1f       	adc	r26, r26
    52e8:	bb 1f       	adc	r27, r27
    52ea:	88 0f       	add	r24, r24
    52ec:	99 1f       	adc	r25, r25
    52ee:	aa 1f       	adc	r26, r26
    52f0:	bb 1f       	adc	r27, r27
    52f2:	88 0f       	add	r24, r24
    52f4:	99 1f       	adc	r25, r25
    52f6:	aa 1f       	adc	r26, r26
    52f8:	bb 1f       	adc	r27, r27
    52fa:	9c 01       	movw	r18, r24
    52fc:	ad 01       	movw	r20, r26
    52fe:	80 e0       	ldi	r24, 0x00	; 0
    5300:	94 e2       	ldi	r25, 0x24	; 36
    5302:	a4 ef       	ldi	r26, 0xF4	; 244
    5304:	b0 e0       	ldi	r27, 0x00	; 0
    5306:	bc 01       	movw	r22, r24
    5308:	cd 01       	movw	r24, r26
    530a:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    530e:	da 01       	movw	r26, r20
    5310:	c9 01       	movw	r24, r18
    5312:	01 97       	sbiw	r24, 0x01	; 1
    5314:	f8 01       	movw	r30, r16
    5316:	91 83       	std	Z+1, r25	; 0x01
    5318:	80 83       	st	Z, r24
			o_success = TRUE;
    531a:	81 e0       	ldi	r24, 0x01	; 1
    531c:	89 83       	std	Y+1, r24	; 0x01
		
		}	
	}
	
	return o_success;
    531e:	89 81       	ldd	r24, Y+1	; 0x01
}
    5320:	0f 90       	pop	r0
    5322:	0f 90       	pop	r0
    5324:	0f 90       	pop	r0
    5326:	0f 90       	pop	r0
    5328:	0f 90       	pop	r0
    532a:	cf 91       	pop	r28
    532c:	df 91       	pop	r29
    532e:	1f 91       	pop	r17
    5330:	0f 91       	pop	r16
    5332:	08 95       	ret

00005334 <micUsart0SetBaudRateSynchronousMasterMode>:

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    5334:	0f 93       	push	r16
    5336:	1f 93       	push	r17
    5338:	df 93       	push	r29
    533a:	cf 93       	push	r28
    533c:	00 d0       	rcall	.+0      	; 0x533e <micUsart0SetBaudRateSynchronousMasterMode+0xa>
    533e:	00 d0       	rcall	.+0      	; 0x5340 <micUsart0SetBaudRateSynchronousMasterMode+0xc>
    5340:	0f 92       	push	r0
    5342:	cd b7       	in	r28, 0x3d	; 61
    5344:	de b7       	in	r29, 0x3e	; 62
    5346:	6a 83       	std	Y+2, r22	; 0x02
    5348:	7b 83       	std	Y+3, r23	; 0x03
    534a:	8c 83       	std	Y+4, r24	; 0x04
    534c:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    534e:	19 82       	std	Y+1, r1	; 0x01
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    5350:	0e 94 42 25 	call	0x4a84	; 0x4a84 <micUsart0GetMultiProcessorMode>
    5354:	81 30       	cpi	r24, 0x01	; 1
    5356:	e1 f4       	brne	.+56     	; 0x5390 <micUsart0SetBaudRateSynchronousMasterMode+0x5c>
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    5358:	04 ec       	ldi	r16, 0xC4	; 196
    535a:	10 e0       	ldi	r17, 0x00	; 0
    535c:	8a 81       	ldd	r24, Y+2	; 0x02
    535e:	9b 81       	ldd	r25, Y+3	; 0x03
    5360:	ac 81       	ldd	r26, Y+4	; 0x04
    5362:	bd 81       	ldd	r27, Y+5	; 0x05
    5364:	9c 01       	movw	r18, r24
    5366:	ad 01       	movw	r20, r26
    5368:	22 0f       	add	r18, r18
    536a:	33 1f       	adc	r19, r19
    536c:	44 1f       	adc	r20, r20
    536e:	55 1f       	adc	r21, r21
    5370:	80 e0       	ldi	r24, 0x00	; 0
    5372:	94 e2       	ldi	r25, 0x24	; 36
    5374:	a4 ef       	ldi	r26, 0xF4	; 244
    5376:	b0 e0       	ldi	r27, 0x00	; 0
    5378:	bc 01       	movw	r22, r24
    537a:	cd 01       	movw	r24, r26
    537c:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    5380:	da 01       	movw	r26, r20
    5382:	c9 01       	movw	r24, r18
    5384:	01 97       	sbiw	r24, 0x01	; 1
    5386:	f8 01       	movw	r30, r16
    5388:	91 83       	std	Z+1, r25	; 0x01
    538a:	80 83       	st	Z, r24
		o_success = TRUE;
    538c:	81 e0       	ldi	r24, 0x01	; 1
    538e:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return o_success;
    5390:	89 81       	ldd	r24, Y+1	; 0x01
}
    5392:	0f 90       	pop	r0
    5394:	0f 90       	pop	r0
    5396:	0f 90       	pop	r0
    5398:	0f 90       	pop	r0
    539a:	0f 90       	pop	r0
    539c:	cf 91       	pop	r28
    539e:	df 91       	pop	r29
    53a0:	1f 91       	pop	r17
    53a2:	0f 91       	pop	r16
    53a4:	08 95       	ret

000053a6 <micUsart1SetBaudRateSynchronousMasterMode>:
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    53a6:	0f 93       	push	r16
    53a8:	1f 93       	push	r17
    53aa:	df 93       	push	r29
    53ac:	cf 93       	push	r28
    53ae:	00 d0       	rcall	.+0      	; 0x53b0 <micUsart1SetBaudRateSynchronousMasterMode+0xa>
    53b0:	00 d0       	rcall	.+0      	; 0x53b2 <micUsart1SetBaudRateSynchronousMasterMode+0xc>
    53b2:	0f 92       	push	r0
    53b4:	cd b7       	in	r28, 0x3d	; 61
    53b6:	de b7       	in	r29, 0x3e	; 62
    53b8:	6a 83       	std	Y+2, r22	; 0x02
    53ba:	7b 83       	std	Y+3, r23	; 0x03
    53bc:	8c 83       	std	Y+4, r24	; 0x04
    53be:	9d 83       	std	Y+5, r25	; 0x05
	Boolean o_success = FALSE;
    53c0:	19 82       	std	Y+1, r1	; 0x01
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    53c2:	0e 94 4e 25 	call	0x4a9c	; 0x4a9c <micUsart1GetMultiProcessorMode>
    53c6:	81 30       	cpi	r24, 0x01	; 1
    53c8:	e1 f4       	brne	.+56     	; 0x5402 <micUsart1SetBaudRateSynchronousMasterMode+0x5c>
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    53ca:	0c ec       	ldi	r16, 0xCC	; 204
    53cc:	10 e0       	ldi	r17, 0x00	; 0
    53ce:	8a 81       	ldd	r24, Y+2	; 0x02
    53d0:	9b 81       	ldd	r25, Y+3	; 0x03
    53d2:	ac 81       	ldd	r26, Y+4	; 0x04
    53d4:	bd 81       	ldd	r27, Y+5	; 0x05
    53d6:	9c 01       	movw	r18, r24
    53d8:	ad 01       	movw	r20, r26
    53da:	22 0f       	add	r18, r18
    53dc:	33 1f       	adc	r19, r19
    53de:	44 1f       	adc	r20, r20
    53e0:	55 1f       	adc	r21, r21
    53e2:	80 e0       	ldi	r24, 0x00	; 0
    53e4:	94 e2       	ldi	r25, 0x24	; 36
    53e6:	a4 ef       	ldi	r26, 0xF4	; 244
    53e8:	b0 e0       	ldi	r27, 0x00	; 0
    53ea:	bc 01       	movw	r22, r24
    53ec:	cd 01       	movw	r24, r26
    53ee:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <__udivmodsi4>
    53f2:	da 01       	movw	r26, r20
    53f4:	c9 01       	movw	r24, r18
    53f6:	01 97       	sbiw	r24, 0x01	; 1
    53f8:	f8 01       	movw	r30, r16
    53fa:	91 83       	std	Z+1, r25	; 0x01
    53fc:	80 83       	st	Z, r24
		o_success = TRUE;
    53fe:	81 e0       	ldi	r24, 0x01	; 1
    5400:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return o_success;
    5402:	89 81       	ldd	r24, Y+1	; 0x01
    5404:	0f 90       	pop	r0
    5406:	0f 90       	pop	r0
    5408:	0f 90       	pop	r0
    540a:	0f 90       	pop	r0
    540c:	0f 90       	pop	r0
    540e:	cf 91       	pop	r28
    5410:	df 91       	pop	r29
    5412:	1f 91       	pop	r17
    5414:	0f 91       	pop	r16
    5416:	08 95       	ret

00005418 <main>:
static Event_t main_event_flags = 0;

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//start here
int main(void)
{		
    5418:	df 93       	push	r29
    541a:	cf 93       	push	r28
    541c:	cd b7       	in	r28, 0x3d	; 61
    541e:	de b7       	in	r29, 0x3e	; 62
	//init du system
	MainInitSystemDrivers();
    5420:	0e 94 28 2a 	call	0x5450	; 0x5450 <MainInitSystemDrivers>
	
	//on lance nos controles
	MainInitSystemControl();
    5424:	0e 94 4e 2a 	call	0x549c	; 0x549c <MainInitSystemControl>
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    5428:	0e 94 78 0b 	call	0x16f0	; 0x16f0 <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3);
    542c:	83 e0       	ldi	r24, 0x03	; 3
    542e:	0e 94 d1 05 	call	0xba2	; 0xba2 <CtrlEyeBlink>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    5432:	0e 94 64 09 	call	0x12c8	; 0x12c8 <DrvEventGetEvent>
    5436:	90 93 b7 0a 	sts	0x0AB7, r25
    543a:	80 93 b6 0a 	sts	0x0AB6, r24
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
    543e:	0e 94 64 2a 	call	0x54c8	; 0x54c8 <MainSystemControlDispatcher>
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    5442:	80 91 b6 0a 	lds	r24, 0x0AB6
    5446:	90 91 b7 0a 	lds	r25, 0x0AB7
    544a:	0e 94 45 09 	call	0x128a	; 0x128a <DrvEventKillEvent>
    }
    544e:	f1 cf       	rjmp	.-30     	; 0x5432 <main+0x1a>

00005450 <MainInitSystemDrivers>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
//init des drivers du main
static Boolean MainInitSystemDrivers(void)
{
    5450:	df 93       	push	r29
    5452:	cf 93       	push	r28
    5454:	0f 92       	push	r0
    5456:	cd b7       	in	r28, 0x3d	; 61
    5458:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    545a:	81 e0       	ldi	r24, 0x01	; 1
    545c:	89 83       	std	Y+1, r24	; 0x01
	
	//init des drivers
	DrvUart();
    545e:	0e 94 e7 14 	call	0x29ce	; 0x29ce <DrvUart>
	DrvTimer();
    5462:	0e 94 64 11 	call	0x22c8	; 0x22c8 <DrvTimer>
	DrvEvent();
    5466:	0e 94 3a 09 	call	0x1274	; 0x1274 <DrvEvent>
	DrvAdc();
    546a:	0e 94 03 09 	call	0x1206	; 0x1206 <DrvAdc>
	DrvI2C();
    546e:	0e 94 aa 09 	call	0x1354	; 0x1354 <DrvI2C>
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    5472:	8a e0       	ldi	r24, 0x0A	; 10
    5474:	90 e0       	ldi	r25, 0x00	; 0
    5476:	0e 94 17 1b 	call	0x362e	; 0x362e <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    547a:	8a e0       	ldi	r24, 0x0A	; 10
    547c:	90 e0       	ldi	r25, 0x00	; 0
    547e:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    5482:	89 e0       	ldi	r24, 0x09	; 9
    5484:	90 e0       	ldi	r25, 0x00	; 0
    5486:	0e 94 17 1b 	call	0x362e	; 0x362e <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    548a:	89 e0       	ldi	r24, 0x09	; 9
    548c:	90 e0       	ldi	r25, 0x00	; 0
    548e:	0e 94 3c 1b 	call	0x3678	; 0x3678 <micIoPortsConfigureToLowLevel>
	
	return o_success;
    5492:	89 81       	ldd	r24, Y+1	; 0x01
}	
    5494:	0f 90       	pop	r0
    5496:	cf 91       	pop	r28
    5498:	df 91       	pop	r29
    549a:	08 95       	ret

0000549c <MainInitSystemControl>:

//lancement des controles du robot
static Boolean MainInitSystemControl( void ) 
{
    549c:	df 93       	push	r29
    549e:	cf 93       	push	r28
    54a0:	0f 92       	push	r0
    54a2:	cd b7       	in	r28, 0x3d	; 61
    54a4:	de b7       	in	r29, 0x3e	; 62
	Boolean o_success = TRUE;
    54a6:	81 e0       	ldi	r24, 0x01	; 1
    54a8:	89 83       	std	Y+1, r24	; 0x01
	
	//init des controls
	CtrlUartProtocole();
    54aa:	0e 94 de 06 	call	0xdbc	; 0xdbc <CtrlUartProtocole>
	CtrlUltraSon();
    54ae:	0e 94 c0 07 	call	0xf80	; 0xf80 <CtrlUltraSon>
	//CtrlMicrophone();
	CtrlEye();
    54b2:	0e 94 61 05 	call	0xac2	; 0xac2 <CtrlEye>
	CtrlLight();
    54b6:	0e 94 1b 06 	call	0xc36	; 0xc36 <CtrlLight>
	CtrlCamera();
    54ba:	0e 94 67 00 	call	0xce	; 0xce <CtrlCamera>
	return o_success;
    54be:	89 81       	ldd	r24, Y+1	; 0x01
}
    54c0:	0f 90       	pop	r0
    54c2:	cf 91       	pop	r28
    54c4:	df 91       	pop	r29
    54c6:	08 95       	ret

000054c8 <MainSystemControlDispatcher>:



//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
    54c8:	df 93       	push	r29
    54ca:	cf 93       	push	r28
    54cc:	cd b7       	in	r28, 0x3d	; 61
    54ce:	de b7       	in	r29, 0x3e	; 62
	//get next event
	if(main_event_flags > 0)
    54d0:	80 91 b6 0a 	lds	r24, 0x0AB6
    54d4:	90 91 b7 0a 	lds	r25, 0x0AB7
    54d8:	00 97       	sbiw	r24, 0x00	; 0
    54da:	c1 f0       	breq	.+48     	; 0x550c <MainSystemControlDispatcher+0x44>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    54dc:	80 91 b6 0a 	lds	r24, 0x0AB6
    54e0:	90 91 b7 0a 	lds	r25, 0x0AB7
    54e4:	0e 94 e5 06 	call	0xdca	; 0xdca <CtrlUartProtocoleDispatcher>
		CtrlUltraSonDispatcher( main_event_flags );
    54e8:	80 91 b6 0a 	lds	r24, 0x0AB6
    54ec:	90 91 b7 0a 	lds	r25, 0x0AB7
    54f0:	0e 94 cf 07 	call	0xf9e	; 0xf9e <CtrlUltraSonDispatcher>
		CtrlLightDispatcher( main_event_flags );
    54f4:	80 91 b6 0a 	lds	r24, 0x0AB6
    54f8:	90 91 b7 0a 	lds	r25, 0x0AB7
    54fc:	0e 94 36 06 	call	0xc6c	; 0xc6c <CtrlLightDispatcher>
		CtrlCameraDispatcher( main_event_flags );
    5500:	80 91 b6 0a 	lds	r24, 0x0AB6
    5504:	90 91 b7 0a 	lds	r25, 0x0AB7
    5508:	0e 94 cb 00 	call	0x196	; 0x196 <CtrlCameraDispatcher>
	}	
	//quand il n'y pas d'events
	//CtrlMicrophoneDispatcher( main_event_flags );
}	
    550c:	cf 91       	pop	r28
    550e:	df 91       	pop	r29
    5510:	08 95       	ret

00005512 <TlsStringSearchChar>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
    5512:	df 93       	push	r29
    5514:	cf 93       	push	r28
    5516:	00 d0       	rcall	.+0      	; 0x5518 <TlsStringSearchChar+0x6>
    5518:	00 d0       	rcall	.+0      	; 0x551a <TlsStringSearchChar+0x8>
    551a:	00 d0       	rcall	.+0      	; 0x551c <TlsStringSearchChar+0xa>
    551c:	cd b7       	in	r28, 0x3d	; 61
    551e:	de b7       	in	r29, 0x3e	; 62
    5520:	9c 83       	std	Y+4, r25	; 0x04
    5522:	8b 83       	std	Y+3, r24	; 0x03
    5524:	6d 83       	std	Y+5, r22	; 0x05
    5526:	4e 83       	std	Y+6, r20	; 0x06
	Int8U index_caract = 0U;
    5528:	19 82       	std	Y+1, r1	; 0x01
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    552a:	1a 82       	std	Y+2, r1	; 0x02
    552c:	12 c0       	rjmp	.+36     	; 0x5552 <TlsStringSearchChar+0x40>
	{
		if( string[ loop_end ] == caract )
    552e:	8a 81       	ldd	r24, Y+2	; 0x02
    5530:	88 2f       	mov	r24, r24
    5532:	90 e0       	ldi	r25, 0x00	; 0
    5534:	2b 81       	ldd	r18, Y+3	; 0x03
    5536:	3c 81       	ldd	r19, Y+4	; 0x04
    5538:	82 0f       	add	r24, r18
    553a:	93 1f       	adc	r25, r19
    553c:	fc 01       	movw	r30, r24
    553e:	90 81       	ld	r25, Z
    5540:	8d 81       	ldd	r24, Y+5	; 0x05
    5542:	98 17       	cp	r25, r24
    5544:	19 f4       	brne	.+6      	; 0x554c <TlsStringSearchChar+0x3a>
		{
			index_caract = loop_end;
    5546:	8a 81       	ldd	r24, Y+2	; 0x02
    5548:	89 83       	std	Y+1, r24	; 0x01
			break;		
    554a:	07 c0       	rjmp	.+14     	; 0x555a <TlsStringSearchChar+0x48>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    554c:	8a 81       	ldd	r24, Y+2	; 0x02
    554e:	8f 5f       	subi	r24, 0xFF	; 255
    5550:	8a 83       	std	Y+2, r24	; 0x02
    5552:	9a 81       	ldd	r25, Y+2	; 0x02
    5554:	8e 81       	ldd	r24, Y+6	; 0x06
    5556:	98 17       	cp	r25, r24
    5558:	50 f3       	brcs	.-44     	; 0x552e <TlsStringSearchChar+0x1c>
		{
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
    555a:	89 81       	ldd	r24, Y+1	; 0x01
}
    555c:	26 96       	adiw	r28, 0x06	; 6
    555e:	0f b6       	in	r0, 0x3f	; 63
    5560:	f8 94       	cli
    5562:	de bf       	out	0x3e, r29	; 62
    5564:	0f be       	out	0x3f, r0	; 63
    5566:	cd bf       	out	0x3d, r28	; 61
    5568:	cf 91       	pop	r28
    556a:	df 91       	pop	r29
    556c:	08 95       	ret

0000556e <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
    556e:	df 93       	push	r29
    5570:	cf 93       	push	r28
    5572:	00 d0       	rcall	.+0      	; 0x5574 <TlsStringConvertByteToAscii+0x6>
    5574:	0f 92       	push	r0
    5576:	cd b7       	in	r28, 0x3d	; 61
    5578:	de b7       	in	r29, 0x3e	; 62
    557a:	89 83       	std	Y+1, r24	; 0x01
    557c:	7b 83       	std	Y+3, r23	; 0x03
    557e:	6a 83       	std	Y+2, r22	; 0x02
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    5580:	89 81       	ldd	r24, Y+1	; 0x01
    5582:	8a 30       	cpi	r24, 0x0A	; 10
    5584:	48 f4       	brcc	.+18     	; 0x5598 <TlsStringConvertByteToAscii+0x2a>
	{
		data_out[0U] = data_in + '0';	
    5586:	89 81       	ldd	r24, Y+1	; 0x01
    5588:	28 2f       	mov	r18, r24
    558a:	20 5d       	subi	r18, 0xD0	; 208
    558c:	8a 81       	ldd	r24, Y+2	; 0x02
    558e:	9b 81       	ldd	r25, Y+3	; 0x03
    5590:	fc 01       	movw	r30, r24
    5592:	20 83       	st	Z, r18
		return TRUE;
    5594:	81 e0       	ldi	r24, 0x01	; 1
    5596:	01 c0       	rjmp	.+2      	; 0x559a <TlsStringConvertByteToAscii+0x2c>
	}
	return FALSE;
    5598:	80 e0       	ldi	r24, 0x00	; 0
}
    559a:	0f 90       	pop	r0
    559c:	0f 90       	pop	r0
    559e:	0f 90       	pop	r0
    55a0:	cf 91       	pop	r28
    55a2:	df 91       	pop	r29
    55a4:	08 95       	ret

000055a6 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    55a6:	df 93       	push	r29
    55a8:	cf 93       	push	r28
    55aa:	cd b7       	in	r28, 0x3d	; 61
    55ac:	de b7       	in	r29, 0x3e	; 62
    55ae:	2b 97       	sbiw	r28, 0x0b	; 11
    55b0:	0f b6       	in	r0, 0x3f	; 63
    55b2:	f8 94       	cli
    55b4:	de bf       	out	0x3e, r29	; 62
    55b6:	0f be       	out	0x3f, r0	; 63
    55b8:	cd bf       	out	0x3d, r28	; 61
    55ba:	8f 83       	std	Y+7, r24	; 0x07
    55bc:	79 87       	std	Y+9, r23	; 0x09
    55be:	68 87       	std	Y+8, r22	; 0x08
    55c0:	5b 87       	std	Y+11, r21	; 0x0b
    55c2:	4a 87       	std	Y+10, r20	; 0x0a
	Int16U unit = 1000U;
    55c4:	88 ee       	ldi	r24, 0xE8	; 232
    55c6:	93 e0       	ldi	r25, 0x03	; 3
    55c8:	9a 83       	std	Y+2, r25	; 0x02
    55ca:	89 83       	std	Y+1, r24	; 0x01
	*lenght = 0;
    55cc:	8a 85       	ldd	r24, Y+10	; 0x0a
    55ce:	9b 85       	ldd	r25, Y+11	; 0x0b
    55d0:	fc 01       	movw	r30, r24
    55d2:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
    55d4:	8f 81       	ldd	r24, Y+7	; 0x07
    55d6:	88 2f       	mov	r24, r24
    55d8:	90 e0       	ldi	r25, 0x00	; 0
    55da:	9c 83       	std	Y+4, r25	; 0x04
    55dc:	8b 83       	std	Y+3, r24	; 0x03
	
	if( data_in == 0 )
    55de:	8f 81       	ldd	r24, Y+7	; 0x07
    55e0:	88 23       	and	r24, r24
    55e2:	c1 f4       	brne	.+48     	; 0x5614 <TlsStringConvertBytesToAscii+0x6e>
	{
		data_out[*lenght] = 0x30;
    55e4:	8a 85       	ldd	r24, Y+10	; 0x0a
    55e6:	9b 85       	ldd	r25, Y+11	; 0x0b
    55e8:	fc 01       	movw	r30, r24
    55ea:	80 81       	ld	r24, Z
    55ec:	88 2f       	mov	r24, r24
    55ee:	90 e0       	ldi	r25, 0x00	; 0
    55f0:	28 85       	ldd	r18, Y+8	; 0x08
    55f2:	39 85       	ldd	r19, Y+9	; 0x09
    55f4:	82 0f       	add	r24, r18
    55f6:	93 1f       	adc	r25, r19
    55f8:	20 e3       	ldi	r18, 0x30	; 48
    55fa:	fc 01       	movw	r30, r24
    55fc:	20 83       	st	Z, r18
		*lenght +=1U;
    55fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    5600:	9b 85       	ldd	r25, Y+11	; 0x0b
    5602:	fc 01       	movw	r30, r24
    5604:	80 81       	ld	r24, Z
    5606:	28 2f       	mov	r18, r24
    5608:	2f 5f       	subi	r18, 0xFF	; 255
    560a:	8a 85       	ldd	r24, Y+10	; 0x0a
    560c:	9b 85       	ldd	r25, Y+11	; 0x0b
    560e:	fc 01       	movw	r30, r24
    5610:	20 83       	st	Z, r18
    5612:	54 c0       	rjmp	.+168    	; 0x56bc <TlsStringConvertBytesToAscii+0x116>
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    5614:	1d 82       	std	Y+5, r1	; 0x05
    5616:	4e c0       	rjmp	.+156    	; 0x56b4 <TlsStringConvertBytesToAscii+0x10e>
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    5618:	8b 81       	ldd	r24, Y+3	; 0x03
    561a:	9c 81       	ldd	r25, Y+4	; 0x04
    561c:	29 81       	ldd	r18, Y+1	; 0x01
    561e:	3a 81       	ldd	r19, Y+2	; 0x02
    5620:	b9 01       	movw	r22, r18
    5622:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__udivmodhi4>
    5626:	9b 01       	movw	r18, r22
    5628:	c9 01       	movw	r24, r18
    562a:	00 97       	sbiw	r24, 0x00	; 0
    562c:	31 f4       	brne	.+12     	; 0x563a <TlsStringConvertBytesToAscii+0x94>
    562e:	8a 85       	ldd	r24, Y+10	; 0x0a
    5630:	9b 85       	ldd	r25, Y+11	; 0x0b
    5632:	fc 01       	movw	r30, r24
    5634:	80 81       	ld	r24, Z
    5636:	88 23       	and	r24, r24
    5638:	81 f1       	breq	.+96     	; 0x569a <TlsStringConvertBytesToAscii+0xf4>
			{
				Int8U val = 0U;
    563a:	1e 82       	std	Y+6, r1	; 0x06
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    563c:	8b 81       	ldd	r24, Y+3	; 0x03
    563e:	9c 81       	ldd	r25, Y+4	; 0x04
    5640:	29 81       	ldd	r18, Y+1	; 0x01
    5642:	3a 81       	ldd	r19, Y+2	; 0x02
    5644:	b9 01       	movw	r22, r18
    5646:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__udivmodhi4>
    564a:	9b 01       	movw	r18, r22
    564c:	c9 01       	movw	r24, r18
    564e:	9e 01       	movw	r18, r28
    5650:	2a 5f       	subi	r18, 0xFA	; 250
    5652:	3f 4f       	sbci	r19, 0xFF	; 255
    5654:	b9 01       	movw	r22, r18
    5656:	0e 94 b7 2a 	call	0x556e	; 0x556e <TlsStringConvertByteToAscii>
				temp_data -= ((temp_data / unit) * unit);
    565a:	8b 81       	ldd	r24, Y+3	; 0x03
    565c:	9c 81       	ldd	r25, Y+4	; 0x04
    565e:	29 81       	ldd	r18, Y+1	; 0x01
    5660:	3a 81       	ldd	r19, Y+2	; 0x02
    5662:	b9 01       	movw	r22, r18
    5664:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__udivmodhi4>
    5668:	9c 83       	std	Y+4, r25	; 0x04
    566a:	8b 83       	std	Y+3, r24	; 0x03
				data_out[*lenght] = val;
    566c:	8a 85       	ldd	r24, Y+10	; 0x0a
    566e:	9b 85       	ldd	r25, Y+11	; 0x0b
    5670:	fc 01       	movw	r30, r24
    5672:	80 81       	ld	r24, Z
    5674:	88 2f       	mov	r24, r24
    5676:	90 e0       	ldi	r25, 0x00	; 0
    5678:	28 85       	ldd	r18, Y+8	; 0x08
    567a:	39 85       	ldd	r19, Y+9	; 0x09
    567c:	82 0f       	add	r24, r18
    567e:	93 1f       	adc	r25, r19
    5680:	2e 81       	ldd	r18, Y+6	; 0x06
    5682:	fc 01       	movw	r30, r24
    5684:	20 83       	st	Z, r18
				*lenght +=1U;
    5686:	8a 85       	ldd	r24, Y+10	; 0x0a
    5688:	9b 85       	ldd	r25, Y+11	; 0x0b
    568a:	fc 01       	movw	r30, r24
    568c:	80 81       	ld	r24, Z
    568e:	28 2f       	mov	r18, r24
    5690:	2f 5f       	subi	r18, 0xFF	; 255
    5692:	8a 85       	ldd	r24, Y+10	; 0x0a
    5694:	9b 85       	ldd	r25, Y+11	; 0x0b
    5696:	fc 01       	movw	r30, r24
    5698:	20 83       	st	Z, r18
			
			}
			unit /=10;
    569a:	89 81       	ldd	r24, Y+1	; 0x01
    569c:	9a 81       	ldd	r25, Y+2	; 0x02
    569e:	2a e0       	ldi	r18, 0x0A	; 10
    56a0:	30 e0       	ldi	r19, 0x00	; 0
    56a2:	b9 01       	movw	r22, r18
    56a4:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__udivmodhi4>
    56a8:	9b 01       	movw	r18, r22
    56aa:	3a 83       	std	Y+2, r19	; 0x02
    56ac:	29 83       	std	Y+1, r18	; 0x01
		data_out[*lenght] = 0x30;
		*lenght +=1U;
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    56ae:	8d 81       	ldd	r24, Y+5	; 0x05
    56b0:	8f 5f       	subi	r24, 0xFF	; 255
    56b2:	8d 83       	std	Y+5, r24	; 0x05
    56b4:	8d 81       	ldd	r24, Y+5	; 0x05
    56b6:	84 30       	cpi	r24, 0x04	; 4
    56b8:	08 f4       	brcc	.+2      	; 0x56bc <TlsStringConvertBytesToAscii+0x116>
    56ba:	ae cf       	rjmp	.-164    	; 0x5618 <TlsStringConvertBytesToAscii+0x72>
			
			}
			unit /=10;
		}
	}		
}
    56bc:	2b 96       	adiw	r28, 0x0b	; 11
    56be:	0f b6       	in	r0, 0x3f	; 63
    56c0:	f8 94       	cli
    56c2:	de bf       	out	0x3e, r29	; 62
    56c4:	0f be       	out	0x3f, r0	; 63
    56c6:	cd bf       	out	0x3d, r28	; 61
    56c8:	cf 91       	pop	r28
    56ca:	df 91       	pop	r29
    56cc:	08 95       	ret

000056ce <TlsStringConvertAsciiToByte>:


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
    56ce:	df 93       	push	r29
    56d0:	cf 93       	push	r28
    56d2:	00 d0       	rcall	.+0      	; 0x56d4 <TlsStringConvertAsciiToByte+0x6>
    56d4:	00 d0       	rcall	.+0      	; 0x56d6 <TlsStringConvertAsciiToByte+0x8>
    56d6:	cd b7       	in	r28, 0x3d	; 61
    56d8:	de b7       	in	r29, 0x3e	; 62
    56da:	8a 83       	std	Y+2, r24	; 0x02
    56dc:	7c 83       	std	Y+4, r23	; 0x04
    56de:	6b 83       	std	Y+3, r22	; 0x03
  Boolean o_success = TRUE;
    56e0:	81 e0       	ldi	r24, 0x01	; 1
    56e2:	89 83       	std	Y+1, r24	; 0x01
  
  //de '0' a '9'
  if(
    56e4:	8a 81       	ldd	r24, Y+2	; 0x02
    56e6:	80 33       	cpi	r24, 0x30	; 48
    56e8:	58 f0       	brcs	.+22     	; 0x5700 <TlsStringConvertAsciiToByte+0x32>
     ( i_caract >= '0' ) &&
    56ea:	8a 81       	ldd	r24, Y+2	; 0x02
    56ec:	8a 33       	cpi	r24, 0x3A	; 58
    56ee:	40 f4       	brcc	.+16     	; 0x5700 <TlsStringConvertAsciiToByte+0x32>
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    56f0:	8a 81       	ldd	r24, Y+2	; 0x02
    56f2:	28 2f       	mov	r18, r24
    56f4:	20 53       	subi	r18, 0x30	; 48
    56f6:	8b 81       	ldd	r24, Y+3	; 0x03
    56f8:	9c 81       	ldd	r25, Y+4	; 0x04
    56fa:	fc 01       	movw	r30, r24
    56fc:	20 83       	st	Z, r18
    56fe:	1d c0       	rjmp	.+58     	; 0x573a <TlsStringConvertAsciiToByte+0x6c>
  }
  
  //de 'a' a 'f'
  else if(
    5700:	8a 81       	ldd	r24, Y+2	; 0x02
    5702:	81 36       	cpi	r24, 0x61	; 97
    5704:	58 f0       	brcs	.+22     	; 0x571c <TlsStringConvertAsciiToByte+0x4e>
           ( i_caract >= 'a' ) &&
    5706:	8a 81       	ldd	r24, Y+2	; 0x02
    5708:	87 36       	cpi	r24, 0x67	; 103
    570a:	40 f4       	brcc	.+16     	; 0x571c <TlsStringConvertAsciiToByte+0x4e>
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    570c:	8a 81       	ldd	r24, Y+2	; 0x02
    570e:	28 2f       	mov	r18, r24
    5710:	21 55       	subi	r18, 0x51	; 81
    5712:	8b 81       	ldd	r24, Y+3	; 0x03
    5714:	9c 81       	ldd	r25, Y+4	; 0x04
    5716:	fc 01       	movw	r30, r24
    5718:	20 83       	st	Z, r18
    571a:	0f c0       	rjmp	.+30     	; 0x573a <TlsStringConvertAsciiToByte+0x6c>
  }
  //de 'A' a 'B'
  else if(
    571c:	8a 81       	ldd	r24, Y+2	; 0x02
    571e:	81 34       	cpi	r24, 0x41	; 65
    5720:	58 f0       	brcs	.+22     	; 0x5738 <TlsStringConvertAsciiToByte+0x6a>
           ( i_caract >= 'A' ) &&
    5722:	8a 81       	ldd	r24, Y+2	; 0x02
    5724:	87 34       	cpi	r24, 0x47	; 71
    5726:	40 f4       	brcc	.+16     	; 0x5738 <TlsStringConvertAsciiToByte+0x6a>
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    5728:	8a 81       	ldd	r24, Y+2	; 0x02
    572a:	28 2f       	mov	r18, r24
    572c:	21 53       	subi	r18, 0x31	; 49
    572e:	8b 81       	ldd	r24, Y+3	; 0x03
    5730:	9c 81       	ldd	r25, Y+4	; 0x04
    5732:	fc 01       	movw	r30, r24
    5734:	20 83       	st	Z, r18
    5736:	01 c0       	rjmp	.+2      	; 0x573a <TlsStringConvertAsciiToByte+0x6c>
  }
  else
  {
    o_success = FALSE;
    5738:	19 82       	std	Y+1, r1	; 0x01
  }
  
  return o_success;
    573a:	89 81       	ldd	r24, Y+1	; 0x01
}
    573c:	0f 90       	pop	r0
    573e:	0f 90       	pop	r0
    5740:	0f 90       	pop	r0
    5742:	0f 90       	pop	r0
    5744:	cf 91       	pop	r28
    5746:	df 91       	pop	r29
    5748:	08 95       	ret

0000574a <__mulsi3>:
    574a:	62 9f       	mul	r22, r18
    574c:	d0 01       	movw	r26, r0
    574e:	73 9f       	mul	r23, r19
    5750:	f0 01       	movw	r30, r0
    5752:	82 9f       	mul	r24, r18
    5754:	e0 0d       	add	r30, r0
    5756:	f1 1d       	adc	r31, r1
    5758:	64 9f       	mul	r22, r20
    575a:	e0 0d       	add	r30, r0
    575c:	f1 1d       	adc	r31, r1
    575e:	92 9f       	mul	r25, r18
    5760:	f0 0d       	add	r31, r0
    5762:	83 9f       	mul	r24, r19
    5764:	f0 0d       	add	r31, r0
    5766:	74 9f       	mul	r23, r20
    5768:	f0 0d       	add	r31, r0
    576a:	65 9f       	mul	r22, r21
    576c:	f0 0d       	add	r31, r0
    576e:	99 27       	eor	r25, r25
    5770:	72 9f       	mul	r23, r18
    5772:	b0 0d       	add	r27, r0
    5774:	e1 1d       	adc	r30, r1
    5776:	f9 1f       	adc	r31, r25
    5778:	63 9f       	mul	r22, r19
    577a:	b0 0d       	add	r27, r0
    577c:	e1 1d       	adc	r30, r1
    577e:	f9 1f       	adc	r31, r25
    5780:	bd 01       	movw	r22, r26
    5782:	cf 01       	movw	r24, r30
    5784:	11 24       	eor	r1, r1
    5786:	08 95       	ret

00005788 <__udivmodhi4>:
    5788:	aa 1b       	sub	r26, r26
    578a:	bb 1b       	sub	r27, r27
    578c:	51 e1       	ldi	r21, 0x11	; 17
    578e:	07 c0       	rjmp	.+14     	; 0x579e <__udivmodhi4_ep>

00005790 <__udivmodhi4_loop>:
    5790:	aa 1f       	adc	r26, r26
    5792:	bb 1f       	adc	r27, r27
    5794:	a6 17       	cp	r26, r22
    5796:	b7 07       	cpc	r27, r23
    5798:	10 f0       	brcs	.+4      	; 0x579e <__udivmodhi4_ep>
    579a:	a6 1b       	sub	r26, r22
    579c:	b7 0b       	sbc	r27, r23

0000579e <__udivmodhi4_ep>:
    579e:	88 1f       	adc	r24, r24
    57a0:	99 1f       	adc	r25, r25
    57a2:	5a 95       	dec	r21
    57a4:	a9 f7       	brne	.-22     	; 0x5790 <__udivmodhi4_loop>
    57a6:	80 95       	com	r24
    57a8:	90 95       	com	r25
    57aa:	bc 01       	movw	r22, r24
    57ac:	cd 01       	movw	r24, r26
    57ae:	08 95       	ret

000057b0 <__udivmodsi4>:
    57b0:	a1 e2       	ldi	r26, 0x21	; 33
    57b2:	1a 2e       	mov	r1, r26
    57b4:	aa 1b       	sub	r26, r26
    57b6:	bb 1b       	sub	r27, r27
    57b8:	fd 01       	movw	r30, r26
    57ba:	0d c0       	rjmp	.+26     	; 0x57d6 <__udivmodsi4_ep>

000057bc <__udivmodsi4_loop>:
    57bc:	aa 1f       	adc	r26, r26
    57be:	bb 1f       	adc	r27, r27
    57c0:	ee 1f       	adc	r30, r30
    57c2:	ff 1f       	adc	r31, r31
    57c4:	a2 17       	cp	r26, r18
    57c6:	b3 07       	cpc	r27, r19
    57c8:	e4 07       	cpc	r30, r20
    57ca:	f5 07       	cpc	r31, r21
    57cc:	20 f0       	brcs	.+8      	; 0x57d6 <__udivmodsi4_ep>
    57ce:	a2 1b       	sub	r26, r18
    57d0:	b3 0b       	sbc	r27, r19
    57d2:	e4 0b       	sbc	r30, r20
    57d4:	f5 0b       	sbc	r31, r21

000057d6 <__udivmodsi4_ep>:
    57d6:	66 1f       	adc	r22, r22
    57d8:	77 1f       	adc	r23, r23
    57da:	88 1f       	adc	r24, r24
    57dc:	99 1f       	adc	r25, r25
    57de:	1a 94       	dec	r1
    57e0:	69 f7       	brne	.-38     	; 0x57bc <__udivmodsi4_loop>
    57e2:	60 95       	com	r22
    57e4:	70 95       	com	r23
    57e6:	80 95       	com	r24
    57e8:	90 95       	com	r25
    57ea:	9b 01       	movw	r18, r22
    57ec:	ac 01       	movw	r20, r24
    57ee:	bd 01       	movw	r22, r26
    57f0:	cf 01       	movw	r24, r30
    57f2:	08 95       	ret

000057f4 <_exit>:
    57f4:	f8 94       	cli

000057f6 <__stop_program>:
    57f6:	ff cf       	rjmp	.-2      	; 0x57f6 <__stop_program>
