<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ex0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="stack_machine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="stack_machine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="stack_machine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="stack_machine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="stack_machine.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_machine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="stack_machine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="stack_machine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="stack_machine.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_machine_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stack_machine_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_machine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stack_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1410504587" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1410504587">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410504625" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1410504625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410528702" xil_pn:in_ck="7026709506751135873" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1410528702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_machine.vhd"/>
      <outfile xil_pn:name="stack_machine_tb.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
      <outfile xil_pn:name="testutil.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410513682" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4247879096546271427" xil_pn:start_ts="1410513682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410513682" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8125882014316946623" xil_pn:start_ts="1410513682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410504625" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8089943781534696014" xil_pn:start_ts="1410504625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410528702" xil_pn:in_ck="7026709506751135873" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1410528702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_machine.vhd"/>
      <outfile xil_pn:name="stack_machine_tb.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
      <outfile xil_pn:name="testutil.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410528703" xil_pn:in_ck="7026709506751135873" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-239522230717025212" xil_pn:start_ts="1410528702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="stack_tb_beh.prj"/>
      <outfile xil_pn:name="stack_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1410528704" xil_pn:in_ck="-6091009582678153894" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2182413946976994671" xil_pn:start_ts="1410528703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="stack_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5004342527114143744" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8089943781534696014" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1782623538518998786" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507584" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3508567663903631448" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507592" xil_pn:in_ck="-2708258998290788783" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7493491428695148647" xil_pn:start_ts="1410507584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="stack_machine.lso"/>
      <outfile xil_pn:name="stack_machine.ngc"/>
      <outfile xil_pn:name="stack_machine.ngr"/>
      <outfile xil_pn:name="stack_machine.prj"/>
      <outfile xil_pn:name="stack_machine.stx"/>
      <outfile xil_pn:name="stack_machine.syr"/>
      <outfile xil_pn:name="stack_machine.xst"/>
      <outfile xil_pn:name="stack_machine_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1410507592" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="152524721750421751" xil_pn:start_ts="1410507592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410507596" xil_pn:in_ck="-2346784374513029392" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1506574918244164505" xil_pn:start_ts="1410507592">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="stack_machine.bld"/>
      <outfile xil_pn:name="stack_machine_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
