INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abusa/4bitALU/4bitALU.sim/sim_1/synth/func/xsim/alu_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abusa/4bitALU/4bitALU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
