<!doctype html>
<html lang="en" dir="ltr" class="blog-wrapper blog-post-page plugin-blog plugin-id-default" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.7.0">
<title data-rh="true">What does memory mean actually? | Hello!</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://prabhavdogra.github.io/prabhav.tech/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://prabhavdogra.github.io/prabhav.tech/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docusaurus_tag" content="default"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docsearch:docusaurus_tag" content="default"><meta data-rh="true" property="og:title" content="What does memory mean actually? | Hello!"><meta data-rh="true" name="description" content="Introduction"><meta data-rh="true" property="og:description" content="Introduction"><meta data-rh="true" property="og:type" content="article"><meta data-rh="true" property="article:published_time" content="2025-03-12T00:00:00.000Z"><meta data-rh="true" property="article:author" content="https://github.com/prabhavdogra"><meta data-rh="true" property="article:tag" content="Go"><link data-rh="true" rel="icon" href="/prabhav.tech/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy"><link data-rh="true" rel="alternate" href="https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy" hreflang="en"><link data-rh="true" rel="alternate" href="https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy" hreflang="x-default"><script data-rh="true" type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","@id":"https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy","mainEntityOfPage":"https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy","url":"https://prabhavdogra.github.io/prabhav.tech/blog/memory_hierarchy","headline":"What does memory mean actually?","name":"What does memory mean actually?","description":"Introduction","datePublished":"2025-03-12T00:00:00.000Z","author":{"@type":"Person","name":"Prabhav Dogra","description":"Software Engineer II @ Blinkit","url":"https://github.com/prabhavdogra","image":"https://media.licdn.com/dms/image/v2/D5603AQGHJzJ1YVb_og/profile-displayphoto-shrink_800_800/B56ZS6fOAFHEAc-/0/1738295534859?e=1746057600&v=beta&t=wTqgffLNqUVaz0xEk2OUDSEvKATaSevxvWuI99mG9XY"},"keywords":[],"isPartOf":{"@type":"Blog","@id":"https://prabhavdogra.github.io/prabhav.tech/blog","name":"Blog"}}</script><link rel="alternate" type="application/rss+xml" href="/prabhav.tech/blog/rss.xml" title="Hello! RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/prabhav.tech/blog/atom.xml" title="Hello! Atom Feed"><link rel="stylesheet" href="/prabhav.tech/assets/css/styles.99dca371.css">
<script src="/prabhav.tech/assets/js/runtime~main.71b3a693.js" defer="defer"></script>
<script src="/prabhav.tech/assets/js/main.750994dc.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><link rel="preload" as="image" href="/prabhav.tech/img/docusaurus.png"><link rel="preload" as="image" href="https://media.licdn.com/dms/image/v2/D5603AQGHJzJ1YVb_og/profile-displayphoto-shrink_800_800/B56ZS6fOAFHEAc-/0/1738295534859?e=1746057600&amp;v=beta&amp;t=wTqgffLNqUVaz0xEk2OUDSEvKATaSevxvWuI99mG9XY"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/prabhav.tech/"><div class="navbar__logo"><img src="/prabhav.tech/img/docusaurus.png" alt="prabhav.tech" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/prabhav.tech/img/docusaurus.png" alt="prabhav.tech" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate"></b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/prabhav.tech/blog">Blogs</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/prabhavdogra" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite" aria-pressed="false"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="container margin-vert--lg"><div class="row"><aside class="col col--3"><nav class="sidebar_re4s thin-scrollbar" aria-label="Blog recent posts navigation"><div class="sidebarItemTitle_pO2u margin-bottom--md">Recent posts</div><div role="group"><h3 class="yearGroupHeading_rMGB">2025</h3><ul class="sidebarItemList_Yudw clean-list"><li class="sidebarItem__DBe"><a class="sidebarItemLink_mo7H" href="/prabhav.tech/blog/sync_once">Digging into sync.Once: How Go Ensures One-Time Execution</a></li><li class="sidebarItem__DBe"><a aria-current="page" class="sidebarItemLink_mo7H sidebarItemLinkActive_I1ZP" href="/prabhav.tech/blog/memory_hierarchy">What does memory mean actually?</a></li><li class="sidebarItem__DBe"><a class="sidebarItemLink_mo7H" href="/prabhav.tech/blog/diy_goroutines">Writing your own Goroutines</a></li><li class="sidebarItem__DBe"><a class="sidebarItemLink_mo7H" href="/prabhav.tech/blog/atomic_operations">How Go atomic operations avoid race conditions?</a></li><li class="sidebarItem__DBe"><a class="sidebarItemLink_mo7H" href="/prabhav.tech/blog/ray_tracer">Building a Ray Tracer in C++</a></li></ul></div></nav></aside><main class="col col--7"><article class=""><header><h1 class="title_f1Hy">What does memory mean actually?</h1><div class="container_mt6G margin-vert--md"><time datetime="2025-03-12T00:00:00.000Z">March 12, 2025</time> · <!-- -->12 min read</div><div class="margin-top--md margin-bottom--sm row"><div class="col col--12 authorCol_Hf19"><div class="avatar margin-bottom--sm"><a class="avatar__photo-link" href="/prabhav.tech/blog/authors/prabhavdogra"><img class="avatar__photo authorImage_XqGP" src="https://media.licdn.com/dms/image/v2/D5603AQGHJzJ1YVb_og/profile-displayphoto-shrink_800_800/B56ZS6fOAFHEAc-/0/1738295534859?e=1746057600&amp;v=beta&amp;t=wTqgffLNqUVaz0xEk2OUDSEvKATaSevxvWuI99mG9XY" alt="Prabhav Dogra"></a><div class="avatar__intro authorDetails_lV9A"><div class="avatar__name"><a href="/prabhav.tech/blog/authors/prabhavdogra"><span class="authorName_yefp">Prabhav Dogra</span></a></div><small class="authorTitle_nd0D" title="Software Engineer II @ Blinkit">Software Engineer II @ Blinkit</small><div class="authorSocials_rSDt"><a href="https://github.com/prabhavdogra" target="_blank" rel="noopener noreferrer" class="authorSocialLink_owbf" title="GitHub"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" viewBox="0 0 256 250" preserveAspectRatio="xMidYMid" style="--dark:#000;--light:#fff" class="authorSocialLink_owbf githubSvg_Uu4N"><path d="M128.001 0C57.317 0 0 57.307 0 128.001c0 56.554 36.676 104.535 87.535 121.46 6.397 1.185 8.746-2.777 8.746-6.158 0-3.052-.12-13.135-.174-23.83-35.61 7.742-43.124-15.103-43.124-15.103-5.823-14.795-14.213-18.73-14.213-18.73-11.613-7.944.876-7.78.876-7.78 12.853.902 19.621 13.19 19.621 13.19 11.417 19.568 29.945 13.911 37.249 10.64 1.149-8.272 4.466-13.92 8.127-17.116-28.431-3.236-58.318-14.212-58.318-63.258 0-13.975 5-25.394 13.188-34.358-1.329-3.224-5.71-16.242 1.24-33.874 0 0 10.749-3.44 35.21 13.121 10.21-2.836 21.16-4.258 32.038-4.307 10.878.049 21.837 1.47 32.066 4.307 24.431-16.56 35.165-13.12 35.165-13.12 6.967 17.63 2.584 30.65 1.255 33.873 8.207 8.964 13.173 20.383 13.173 34.358 0 49.163-29.944 59.988-58.447 63.157 4.591 3.972 8.682 11.762 8.682 23.704 0 17.126-.148 30.91-.148 35.126 0 3.407 2.304 7.398 8.792 6.14C219.37 232.5 256 184.537 256 128.002 256 57.307 198.691 0 128.001 0Zm-80.06 182.34c-.282.636-1.283.827-2.194.39-.929-.417-1.45-1.284-1.15-1.922.276-.655 1.279-.838 2.205-.399.93.418 1.46 1.293 1.139 1.931Zm6.296 5.618c-.61.566-1.804.303-2.614-.591-.837-.892-.994-2.086-.375-2.66.63-.566 1.787-.301 2.626.591.838.903 1 2.088.363 2.66Zm4.32 7.188c-.785.545-2.067.034-2.86-1.104-.784-1.138-.784-2.503.017-3.05.795-.547 2.058-.055 2.861 1.075.782 1.157.782 2.522-.019 3.08Zm7.304 8.325c-.701.774-2.196.566-3.29-.49-1.119-1.032-1.43-2.496-.726-3.27.71-.776 2.213-.558 3.315.49 1.11 1.03 1.45 2.505.701 3.27Zm9.442 2.81c-.31 1.003-1.75 1.459-3.199 1.033-1.448-.439-2.395-1.613-2.103-2.626.301-1.01 1.747-1.484 3.207-1.028 1.446.436 2.396 1.602 2.095 2.622Zm10.744 1.193c.036 1.055-1.193 1.93-2.715 1.95-1.53.034-2.769-.82-2.786-1.86 0-1.065 1.202-1.932 2.733-1.958 1.522-.03 2.768.818 2.768 1.868Zm10.555-.405c.182 1.03-.875 2.088-2.387 2.37-1.485.271-2.861-.365-3.05-1.386-.184-1.056.893-2.114 2.376-2.387 1.514-.263 2.868.356 3.061 1.403Z"></path></svg></a><a href="https://www.linkedin.com/in/prabhav-dogra/" target="_blank" rel="noopener noreferrer" class="authorSocialLink_owbf" title="LinkedIn"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" preserveAspectRatio="xMidYMid" viewBox="0 0 256 256" class="authorSocialLink_owbf"><path d="M218.123 218.127h-37.931v-59.403c0-14.165-.253-32.4-19.728-32.4-19.756 0-22.779 15.434-22.779 31.369v60.43h-37.93V95.967h36.413v16.694h.51a39.907 39.907 0 0 1 35.928-19.733c38.445 0 45.533 25.288 45.533 58.186l-.016 67.013ZM56.955 79.27c-12.157.002-22.014-9.852-22.016-22.009-.002-12.157 9.851-22.014 22.008-22.016 12.157-.003 22.014 9.851 22.016 22.008A22.013 22.013 0 0 1 56.955 79.27m18.966 138.858H37.95V95.967h37.97v122.16ZM237.033.018H18.89C8.58-.098.125 8.161-.001 18.471v219.053c.122 10.315 8.576 18.582 18.89 18.474h218.144c10.336.128 18.823-8.139 18.966-18.474V18.454c-.147-10.33-8.635-18.588-18.966-18.453" fill="#0A66C2"></path></svg></a></div></div></div></div></div></header><div id="__blog-post-container" class="markdown"><h3 class="anchor anchorWithStickyNavbar_LWe7" id="introduction">Introduction<a href="#introduction" class="hash-link" aria-label="Direct link to Introduction" title="Direct link to Introduction">​</a></h3>
<p>While exploring how Go manages memory, I stumbled upon an intricate hierarchy that determines how fast data moves between the CPU and RAM. Go’s runtime optimizations, like garbage collection and stack allocation, made me curious about what happens under the hood. This led me to registers, caches (L1, L2, L3), and RAM—each playing a crucial role in balancing speed and storage.</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="prerequisites-whats-a-cpu-cycle">Prerequisites: What&#x27;s a CPU Cycle?<a href="#prerequisites-whats-a-cpu-cycle" class="hash-link" aria-label="Direct link to Prerequisites: What&#x27;s a CPU Cycle?" title="Direct link to Prerequisites: What&#x27;s a CPU Cycle?">​</a></h2>
<p><strong>CPU Cycle:</strong></p>
<ul>
<li>It&#x27;s the smallest unit of processing that a CPU can do.</li>
<li>Each cycle allows the CPU to execute instructions like fetching data, performing arithmetic, or storing results.</li>
<li>For example: the method <code>atomic.CompareAndSwap</code> in go is executed as follows:<!-- -->
<ul>
<li>It reads a value from memory.</li>
<li>It compares it with an expected value.</li>
<li>If they match, it writes a new value.</li>
<li>This requires at least three steps (read, compare, write), which take multiple cycles.</li>
</ul>
</li>
<li>A single 1GHz CPU can complete one CPU cycle in 1 nanosecond.</li>
<li>Similarly, a 3GHz CPU can complete one CPU cycle in 0.33 nanoseconds.</li>
<li>Not every operation takes 1 cycle<!-- -->
<ul>
<li>Simple instructions like integer addition (a + b) may take 1 cycle.</li>
<li>More complex operations (e.g., division, memory access) can take multiple cycles.</li>
</ul>
</li>
</ul>
<p><img decoding="async" loading="lazy" alt="Clock edge" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAmgAAADKCAIAAACexivSAAAAAXNSR0IArs4c6QAAAERlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAA6ABAAMAAAABAAEAAKACAAQAAAABAAACaKADAAQAAAABAAAAygAAAABwYPxkAAAQMElEQVR4Ae3d0ZakKBIA0Mk98/+/XMss0yxHS1NFEOTWw7SpEMANJLqqe7c/Pz8/f/kiQIAAAQIEjgn851gzrQgQIECAAIF/BBRO+4AAAQIECJwQUDhPYGlKgAABAgQUTnuAAAECBAicEFA4T2BpSoAAAQIEFE57gAABAgQInBBQOE9gaUqAAAECBBROe4AAAQIECJwQUDhPYGlKgAABAgQUTnuAAAECBAicEFA4T2BpSoAAAQIE/kZAYFyBz+eznvzZ//vlGOR4r7Pt1zN0hwCBoQV8xzl0+maffKp24SJ+BZFfq+mNUmGgG6MJRYDAcAIK53ApM+E9gVjVTtXOVHH34npGgACBPwIK5x8JvxIgQIAAgQMC/ozzAJImwwrk33quvxnN78TrsNB1l7j6/P6wHiZOgMANAgrnDYhC9CMQy1uqiOkin2GqkfFm+JiKYrhIT8N1+hguQuP8UR7QNQECUwkonFOl+7WLjYUtLG9R29L98ChVwYMKeUHNIx/srhkBAm8VUDjfmtm51pXq5WLZW/cXzXwkQIDAcQF/Oei4lZYECBAgQOAvhdMmeKdA/F4z/ag2XKTr/QWnZukitl983A/iKQECLxb4/1+FePEiLe3FAnk9W/9gdv003UmN453FxyiWboaPqeP60Yt5LY0AgbWAwrk2cYcAAQIECGwK+FHtJo0HBAgQIEBgLaBwrk3cIUCAAAECmwIK5yaNBwQIECBAYC2gcK5N3CFAgAABApsCCucmjQcECBAgQGAtoHCuTdwhQIAAAQKbAgrnJo0HBAgQIEBgLaBwrk3cIUCAAAECmwIK5yaNBwQIECBAYC2gcK5N3CFAgAABApsCCucmjQcECBAgQGAtoHCuTdwhQIAAAQKbAv4h602ayR+kfwwk/xdCJjcZYvkpcWG2cjdEykxyOAH/OspwKas4YWduRdwnQkvoE+rGfL+A7zjfn+ODK8wP2dBl8fFgEM0IECDwegHfcb4+xVcWmFdNP+67IvhoH+l7lN/g7xdQON+fYyucSiBUTb/XmSrjFttewDvW3tyIBAgQIDCwgP85ysDJM3UCBAgQaC+gcLY3NyIBAgQIDCygcA6cPFMnQIAAgfYCCmd7cyMSIECAwMACCufAyTN1AgQIEGgvoHC2NzciAQIECAwsoHAOnDxTJ0CAAIH2Agpne3MjEiBAgMDAAgrnwMkzdQIECBBoL6Bwtjc3IgECBAgMLKBwDpw8UydAgACB9gIKZ3tzIxIgQIDAwAIK58DJM3UCBAgQaC+gcLY3NyIBAgQIDCygcA6cPFMnQIAAgfYCCmd7cyMSIECAwMACCufAyTN1AgQIEGgvoHC2NzciAQIECAwsoHAOnDxTJ0CAAIH2Agpne3MjEiBAgMDAAgrnwMkzdQIECBBoL/B3+yFHGfHz+Ywy1bvm+fPzc1eo/uPIb/85Kpmh/Jbo6bsvoHDu+SgkezrjP5Pf8XO4twL53dPxrEDAj2oL8HQlQIAAgfkEFM75cm7FBAgQIFAgoHAW4OlKgAABAvMJKJzz5dyKCRAgQKBAQOEswNOVAAECBOYTUDjny7kVEyBAgECBgMJZgKcrAQIECMwnoHDOl3MrJkCAAIECAYWzAE9XAgQIEJhPQOGcL+dWTIAAAQIFAgpnAZ6uBAgQIDCfgMI5X86tmAABAgQKBBTOAjxdCRAgQGA+AYVzvpxbMQECBAgUCCicBXi6EiBAgMB8AgrnfDm3YgIECBAoEFA4C/B0JUCAAIH5BBTO+XJuxQQIECBQIKBwFuDpSoAAAQLzCSic8+XcigkQIECgQEDhLMDTlQABAgTmE1A458u5FRMgQIBAgYDCWYCnKwECBAjMJ6BwzpdzKyZAgACBAgGFswBPVwIECBCYT0DhnC/nVkyAAAECBQIKZwGergQIECAwn4DCOV/OrZgAAQIECgQUzgI8XQkQIEBgPgGFc76cWzEBAgQIFAgonAV4uhIgQIDAfAIK53w5t2ICBAgQKBBQOAvwdCVAgACB+QQUzvlybsUECBAgUCCgcBbg6UqAAAEC8wkonPPl3IoJECBAoEBA4SzA05UAAQIE5hNQOOfLuRUTIECAQIGAwlmApysBAgQIzCegcM6XcysmQIAAgQIBhbMAT1cCBAgQmE9A4Zwv51ZMgAABAgUCCmcBnq4ECBAgMJ+Awjlfzq2YAAECBAoEFM4CPF0JECBAYD4BhXO+nFsxAQIECBQIKJwFeLoSIECAwHwCCud8ObdiAgQIECgQUDj38D6fz95jzwgMJWA/D5Uuk+1XQOH8kptw1jhuvhh5PI6A/TxOrsy0XwGF83tufn5+1M7vTFoMImA/D5Io0+xXQOHcy004YsLjUDXjWaN87mF51r2A/dx9ikxwDAGF80ue8rMmls8vHTwm0LGA/dxxckxtGAGF81CqUsmM586hPhoR6FXAfu41M+Y1hoDC+T1P8ZRJZ833DloQ6FjAfu44OaY2hoDCeShP4awJ7dTOQ1gadS9gP3efIhPsWkDhPJcetfOcl9Z9C9jPfefH7DoVUDhPJ8ZZc5pMh44F7OeOk2NqnQoonFcS46y5oqZPrwL2c6+ZMa9OBRTOi4lx1lyE061LAfu5y7SYVKcCCuf1xDhrrtvp2Z+A/dxfTsyoUwGFsygxzpoiPp07E7CfO0uI6XQqoHCWJsZZUyqof08C9nNP2TCXTgUUzhsS46y5AVGIbgTs525SYSKdCiic9yTGWXOPoyh9CNjPfeTBLDoVUDhvS4yz5jZKgToQsJ87SIIpdCqgcN6ZGGfNnZpiPS1gPz+dAeN3KqBw3pwYZ83NoMI9KmA/P8pv8E4FFM77E+Osud9UxOcE7Ofn7I3cqYDCWSUxzpoqrII+JGA/PwRv2E4FFM5aiXHW1JIV9wkB+/kJdWN2KqBwVkyMs6YirtDNBezn5uQG7FRA4aybGGdNXV/R2wrYz229jdapgMJZPTHOmurEBmgoYD83xDZUpwIKZ4vEOGtaKBujlYD93EraOJ0KKJyNEuOsaQRtmCYC9nMTZoN0KqBwtkuMs6adtZHqC9jP9Y2N0KmAwtk0Mc6aptwGqyxgP1cGFr5Tgb+Pz+vz+RxvrOWWQDxrwn+3Gjx4X4ofxG8wdKX8VgrbAORlQ8yWiAdP0c+DY79s155aTtji5E+JadyzgP3cc3bM7XYBP6q9nfRQwFA1Z/vt4SEXjcYUsJ/HzJtZXxRQOC/ClXdz1pQbitCPgP3cTy7MpLaAwllbeC++s2ZPx7PRBOzn0TJmvhcFFM6LcHd1c9bcJSlODwL2cw9ZMIfaAgpnbeHv8Z013420GEfAfh4nV2Z6UUDhvAh3bzdnzb2eoj0rYD8/62/02gIKZ23ho/GdNUeltBtBwH4eIUvmeFFA4bwIV6Obs6aGqphPCdjPT8kbt7aAwllb+Fx8Z805L637FrCf+86P2V0UUDgvwtXr5qypZytyewH7ub25EWsLKJy1ha/Ed9ZcUdOnVwH7udfMmNdFAYXzIlztbs6a2sLitxSwn1tqG6u2gMJZW/h6fGfNdTs9+xOwn/vLiRldFFA4L8K16easaeNslDYC9nMbZ6PUFlA4awuXxnfWlArq35OA/dxTNszlooDCeRGuZTdnTUttY9UWsJ9rC4tfW0DhrC18T3xnzT2OovQhYD/3kQezuCigcF6Ea9/NWdPe3Ij1BOznerYi1xZQOGsL3xnfWXOnplhPC9jPT2fA+BcFFM6LcE91c9Y8JW/cGgL2cw1VMWsLKJy1he+P76y531TE5wTs5+fsjXxRQOG8CPdsN2fNs/5Gv1fAfr7XU7TaAgpnbeFa8Z01tWTFfULAfn5C3ZgXBRTOi3A9dHPW9JAFc7hLwH6+S1Kc2gIKZ23huvGdNXV9RW8rYD+39TbaRQGF8yJcP92cNf3kwkzKBeznckMRagsonLWFW8R31rRQNkYrAfu5lbRxLgp8wh692FW3zgQ+n6Jshu7rBS22R2yzuJn3+togb7x1/etMYuP10LeMuDUT9x8UCJldp/v4fE7tohh2sZfyj/n18TmsW56a1V2DrqfhTqGA7zgLATvqHk6Zndfy60TTIRUu4lfoUhLw64hbDcLo8dGfifx/PusuqfH6kTtDC4TMlmy/tDH+3T1/ftkxSV1im8XHnY7HH6WYf6bz76+/RkiNf33q5oMCCueD+PcPHd60krNmMaH43uYB41u+aJZ//Nogb3z2Os7nbC/txxUIGc+33y0LubaLqm7ssK5rs7oFRJALAgrnBbSuu9Q4a7pesMm9WsB+fnV6R13c36NO3Ly3BeJZU/572PVv9uOdFHnRIJ1xscH6aZry4lG4n2KmNouL0CVvs44Q26/vryeTx1mM4mOHAiFfi+xfnmSKs9gnX7dEbJ+a7XRfPApTTb22ph265G3WEWLH9f3YK7+fx9kazv1yAYWz3LDHCOH9WbyNx2e58x7GsHmoxau7aBCfhvYhZvhKH8OdvGN+Pw8euuQf03W8n3otmq0jp6EXLVNAF50LhJymJJ6d6lbSt/bPr/HjBPJHeffF3OKjOG5qlvcN11uzWvRaNFtHDg3ym4tRfKwkoHBWgn0+7NYb+3VmoePi7d3pEt/br2OlmCHUr2fBr0PkYY/0+rVNvJk/Ctd55F+HdrM3gcspyzumbZBupjuX1xtCpSDpIkZLo6yD54+O9Pq1TbyZPwrXeeT1uO7cIuDPOG9hfFuQ+O7lL+SvK0zNvrbMu197sY/02mkTHuVf+XxczyMQ9kBabNy0+Z306PLFtWhHeu20CY/yr8uT1/G4gMJ53GquluFVDAv+WhHjG3uk5YIvRA5fcZTFo52PocvO0/jof4FPR/4aVoM3CVzYe8eXf20H2tvHhR9vqXA+noJ+J/C1dqZX/VT9i2dWqrjH15+GC13y6xTh18iLVYQ24St1cTGhQL0NECLHjX3qjQgpyKeUX6fs/BrZ3k4+jS/8xrwxeNfDpTc2vfaLO/Hj+mlYVf4O71+Hxils5EgBk86iQbqfWi4anLqfGqewLl4pkG+SRdLzR3HtoUG8mVrmH/Pr0D7/mF+nR8kzRUt3Yvv0MV2klosGp+6nximsixoCCmcNVTH3BMK5EF7vrdNhr+e3Z/UifxvZcwL/CNTbgfUiy9wFAX+r9gKaLjcI5L81XhTRwuj1IhdOTPdJBOrtwHqRJ0nNXcv0Z5x3SYpzQiBVyniRHwcnovzWtF7k30Zzj8BSoN4OrBd5uQafvwn4Ue03Ic8rCKQjIMS+sWqGaPUiV2AQ8oUC9XZgvcgvTEPlJSmclYGFJ0CAAIF3CfhR7bvyaTUECBAgUFlA4awMLDwBAgQIvEtA4XxXPq2GAAECBCoLKJyVgYUnQIAAgXcJKJzvyqfVECBAgEBlAYWzMrDwBAgQIPAuAYXzXfm0GgIECBCoLKBwVgYWngABAgTeJaBwviufVkOAAAEClQUUzsrAwhMgQIDAuwQUznfl02oIECBAoLKAwlkZWHgCBAgQeJeAwvmufFoNAQIECFQWUDgrAwtPgAABAu8S+C8zKqhZVxoQxAAAAABJRU5ErkJggg==" width="616" height="202" class="img_ev3q"></p>
<p><strong>NOTE:</strong> Here <strong>Period = Clock Cycle</strong></p>
<p><strong>Clock edge</strong>
A clock edge refers to the transition point of a clock signal where changes in a digital circuit occur. The clock signal is a periodic waveform (square wave), and it has two main edges:</p>
<ul>
<li><strong>Rising Edge (Positive Edge)</strong>
<ul>
<li>The transition from low (0) to high (1).</li>
<li>Many digital circuits, including registers and flip-flops, are designed to capture input and update their state on this edge.</li>
</ul>
</li>
<li><strong>Falling Edge (Negative Edge)</strong>
<ul>
<li>The transition from high (1) to low (0).</li>
<li>Some circuits use this edge for synchronization, though it is less common than the rising edge.</li>
</ul>
</li>
</ul>
<p><strong>Why is the Clock Edge Important?</strong></p>
<ul>
<li>It synchronizes operations in digital circuits.</li>
<li>Registers and flip-flops capture and store data only on a specific edge, ensuring controlled data flow.</li>
<li>In CPU pipelines, clock edges trigger different stages like instruction fetch, decode, execute, etc.</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="understanding-computer-memory-hierarchy">Understanding Computer Memory Hierarchy<a href="#understanding-computer-memory-hierarchy" class="hash-link" aria-label="Direct link to Understanding Computer Memory Hierarchy" title="Direct link to Understanding Computer Memory Hierarchy">​</a></h2>
<ol>
<li><strong>Registers (Fastest, Smallest)</strong>
<ul>
<li>Located inside the CPU, closest to the execution units.</li>
<li>Stores data for immediate operations (e.g., arithmetic calculations).</li>
<li>Extremely small (few bytes) but operates at CPU clock speed.</li>
<li><strong>Access time:</strong> 1 CPU cycle (fastest).</li>
</ul>
</li>
<li><strong>L1 Cache (Level 1)</strong>
<ul>
<li>Smallest and fastest cache (typically 32KB to 128KB per core).</li>
<li>Directly integrated into the CPU core.</li>
<li>Stores frequently used instructions (will discuss this later) and data for ultrafast access.</li>
<li><strong>Access time:</strong> 2-4 CPU cycles.</li>
</ul>
</li>
<li><strong>L2 Cache (Level 2)</strong>
<ul>
<li>Larger than L1 (256KB to a few MB per core).</li>
<li>Slightly slower than L1 but still much faster than RAM.</li>
<li>Used to store recently accessed data that might be needed again soon.</li>
<li><strong>Access time:</strong> 10-20 CPU cycles.</li>
</ul>
</li>
<li><strong>L3 Cache (Level 3)</strong>
<ul>
<li>Shared among multiple CPU cores, ranging from a few MB to tens of MB.</li>
<li>Acts as a buffer between L2 and RAM, reducing latency for core-to-core communication.</li>
<li><strong>Access time:</strong> 30-60 CPU cycles.</li>
</ul>
</li>
<li><strong>RAM (Random Access Memory)</strong>
<ul>
<li>Main working memory for the system (GBs in size).</li>
<li>Much slower than CPU caches but holds more data.</li>
<li>Stores active processes and data that aren’t frequently used by the CPU.</li>
<li><strong>Access time:</strong> 100+ CPU cycles.</li>
</ul>
</li>
</ol>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="registers-the-fastest-storage">Registers: The Fastest Storage<a href="#registers-the-fastest-storage" class="hash-link" aria-label="Direct link to Registers: The Fastest Storage" title="Direct link to Registers: The Fastest Storage">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="what-are-registers">What Are Registers?<a href="#what-are-registers" class="hash-link" aria-label="Direct link to What Are Registers?" title="Direct link to What Are Registers?">​</a></h3>
<p>Registers are ultra-fast, small storage units embedded directly inside a computer’s CPU (Central Processing Unit). They are temporary holding areas for data, instructions, or memory addresses that the CPU needs to access immediately during computations. Registers are the fastest type of memory in a computer, designed to minimize delays in processing.</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="how-registers-work">How Registers Work?<a href="#how-registers-work" class="hash-link" aria-label="Direct link to How Registers Work?" title="Direct link to How Registers Work?">​</a></h3>
<ul>
<li><strong>Fetching Data:</strong> When the CPU needs to perform an operation (e.g., 5 + 3), it first copies the values 5 and 3 from RAM into two registers.</li>
<li><strong>Processing:</strong> The CPU’s arithmetic logic unit (ALU) performs the addition directly using the values stored in the registers.</li>
<li><strong>Storing Results:</strong> The result (8) is placed into another register, which can either be used for further operations or written back to RAM.</li>
</ul>
<ol>
<li>
<p><strong>Basic Structure: Flip-Flops</strong></p>
<ul>
<li><strong>Core Component:</strong> Registers are built using D-type flip-flops, each flip-flop just stores one bit. A 32-bit register, for example, contains 32 flip-flops.</li>
<li><strong>Function:</strong> Each flip-flop has:<!-- -->
<ul>
<li><strong>Data Input (D):</strong> Receives the bit to store.</li>
<li><strong>Write Enable (WE):</strong> Controls whether the flip-flop should capture and store the input value on the next active clock edge.</li>
<li><strong>Clock Input (CLK):</strong> Provides the timing signal that synchronizes when data is captured by the flip-flop. The flip-flop updates its value on the rising edge of the clock.</li>
<li><strong>Output (Q):</strong> Provides the stored bit.</li>
</ul>
</li>
</ul>
</li>
<li>
<p><strong>Data Storage and Clock Synchronization</strong></p>
<p><strong>Writing Data:</strong></p>
<ul>
<li>When the CPU writes to a register:<!-- -->
<ul>
<li>The write enable signal for the register is activated.</li>
<li>Data is placed on the <strong>input bus</strong>.  The input bus is a set of electrical connections that carry data to the register.</li>
<li>In the <strong>next rising edge of the clock</strong>, the flip-flops capture the input values.</li>
</ul>
</li>
</ul>
<p><strong>Reading Data:</strong></p>
<ol>
<li><strong>Stored Data in Flip-Flops</strong>
<ul>
<li>A register consists of multiple flip-flops, each storing a single bit. Once a value is stored in a flip-flop, it remains available at its output until changed by a new write operation. However, this stored value is not automatically placed on the CPU’s internal bus—something must send the data when the data is read.</li>
<li>Each flip-flop&#x27;s output is connected to a tri-state buffer, which controls whether the stored bit is driven onto the bus connecting CPU and register (for reading the bit).</li>
</ul>
</li>
<li><strong>Role of the Tri-State Buffer</strong>
<ul>
<li>Tri-State Buffer ensures conflict-free (kindof like mutex) data access, enabling the CPU to perform billions of operations per second reliably.</li>
<li>A tri-state buffer is a special circuit that can either:<!-- -->
<ul>
<li><strong>Tri-State Buffer Enabled:</strong> Passes the stored data from the register to the bus connecting CPU and register.</li>
<li><strong>Tri-State Buffer Disabled:</strong> Disconnects the register from bus connecting CPU and register.</li>
</ul>
</li>
<li>This is necessary because multiple registers share the same internal bus, and only one should be active at a time to avoid conflicting reads and writes (more of a hardware constraint).</li>
<li>The enable signal is synchronized with the CPU clock to ensure stable data transfer.</li>
</ul>
</li>
</ol>
</li>
</ol>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="types-of-registers-a-little-extra-context">Types of Registers (A little extra context)<a href="#types-of-registers-a-little-extra-context" class="hash-link" aria-label="Direct link to Types of Registers (A little extra context)" title="Direct link to Types of Registers (A little extra context)">​</a></h3>
<ul>
<li><strong>General-Purpose Registers:</strong>
<ul>
<li>Used for temporary data storage and most calculations.</li>
</ul>
</li>
<li><strong>Special-Purpose Registers:</strong>
<ul>
<li><strong>Program Counter (PC):</strong> Holds the memory address of the next instruction to execute.</li>
<li><strong>Instruction Register (IR):</strong> Stores the current instruction being decoded/executed.</li>
<li><strong>Stack Pointer (SP)</strong>: Tracks the top of the stack in memory.</li>
<li><strong>Status/Flag Register</strong>: Stores metadata about operations (e.g., whether a result was zero or caused an overflow).</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="why-registers-are-essential">Why Registers Are Essential<a href="#why-registers-are-essential" class="hash-link" aria-label="Direct link to Why Registers Are Essential" title="Direct link to Why Registers Are Essential">​</a></h3>
<ul>
<li><strong>Eliminate Bottlenecks:</strong> Without registers, the CPU would need to read/write data directly from RAM for every operation, which is too slow.</li>
<li><strong>Enable Pipelining:</strong> Registers allow the CPU to work on multiple instructions simultaneously by holding intermediate states.</li>
<li><strong>Direct Hardware Access:</strong> Registers interface directly with the CPU’s ALU and control unit, enabling rapid execution of machine-level instructions.</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="cpu-cache-l1-l2-l3-cpu-caches">CPU Cache: L1, L2, L3 CPU caches<a href="#cpu-cache-l1-l2-l3-cpu-caches" class="hash-link" aria-label="Direct link to CPU Cache: L1, L2, L3 CPU caches" title="Direct link to CPU Cache: L1, L2, L3 CPU caches">​</a></h2>
<p>CPU Caches are small, ultra-fast memory layers between the CPU and main memory (RAM). They store frequently accessed data and instructions to reduce latency and improve performance. Modern CPUs use three levels of cache:</p>
<p>There are two types of cached instructions:</p>
<ul>
<li><strong>Instruction Cache:</strong>
<ul>
<li><strong>What it stores:</strong>
<ul>
<li>Instructions are the actual binary code (machine code) of the program being executed by the CPU.</li>
<li>Examples: <code>ADD</code>, <code>MOV</code>, <code>JUMP</code>, <code>LOAD</code>, or any operation the CPU performs.</li>
</ul>
</li>
<li><strong>Purpose:</strong>
<ul>
<li>Allows the CPU to quickly fetch the next operation to execute.</li>
<li>For example, when running a loop, the instruction cache holds the repeated code (<code>for</code>, <code>while</code> loops) so the CPU doesn’t have to fetch it repeatedly from slower memory.</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><strong>Data Cache:</strong>
<ul>
<li><strong>What it stores:</strong>
<ul>
<li>Data refers to the values the CPU is actively working with.</li>
<li>Examples: Variables (e.g., int x = 5), memory addresses, temporary results, or input/output values.</li>
</ul>
</li>
<li><strong>Purpose:</strong>
<ul>
<li>Provides fast access to the operands (numbers, addresses) needed by instructions.</li>
<li>For example, when calculating x + y, the data cache holds the values of x and y for the ADD instruction to use.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><strong>Why Split Them?</strong></p>
<ul>
<li><strong>Parallel Access:</strong>
<ul>
<li>The CPU can fetch the next instruction (from the instruction cache) while simultaneously reading/writing data (from the data cache). This avoids bottlenecks.</li>
<li><strong>Example:</strong> While executing an ADD instruction, the CPU can already fetch the next instruction (MOV or JUMP) from the instruction cache.</li>
</ul>
</li>
<li><strong>Specialization:</strong>
<ul>
<li>Instruction caches are optimized for sequential access (program code is usually read in order).</li>
<li>Data caches are optimized for random access (variables can be accessed in any order).</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="l1-cache-level-1-cache">L1 Cache (Level 1 Cache)<a href="#l1-cache-level-1-cache" class="hash-link" aria-label="Direct link to L1 Cache (Level 1 Cache)" title="Direct link to L1 Cache (Level 1 Cache)">​</a></h3>
<ul>
<li><strong>Role:</strong>
<ul>
<li>The fastest and smallest cache, directly integrated into the CPU core.</li>
<li>Split into L1 Instruction Cache (stores executable code) and L1 Data Cache (stores data).</li>
</ul>
</li>
<li><strong>Characteristics:</strong>
<ul>
<li><strong>Size:</strong> Typically 32–64 KB per core (e.g., 64 KB total: 32 KB data + 32 KB instructions).</li>
<li><strong>Speed:</strong> 1–4 clock cycles access time (fastest).</li>
<li><strong>Location:</strong> Embedded within each CPU core.</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="l2-cache-level-2-cache">L2 Cache (Level 2 Cache)<a href="#l2-cache-level-2-cache" class="hash-link" aria-label="Direct link to L2 Cache (Level 2 Cache)" title="Direct link to L2 Cache (Level 2 Cache)">​</a></h3>
<ul>
<li><strong>Role:</strong>
<ul>
<li>Acts as a middle layer between L1 and L3.</li>
<li>Stores data/instructions not held in L1 but likely to be reused.</li>
</ul>
</li>
<li><strong>Characteristics:</strong>
<ul>
<li><strong>Size:</strong> 256 KB–2 MB per core (varies by CPU design).</li>
<li><strong>Speed</strong>: 10–20 clock cycles access time.</li>
<li><strong>Location</strong>: May be shared between cores or dedicated per core (e.g., AMD Zen vs. Intel Core).</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="l3-cache-level-3-cache">L3 Cache (Level 3 Cache)<a href="#l3-cache-level-3-cache" class="hash-link" aria-label="Direct link to L3 Cache (Level 3 Cache)" title="Direct link to L3 Cache (Level 3 Cache)">​</a></h3>
<ul>
<li><strong>Role:</strong>
<ul>
<li>The largest and slowest CPU cache, shared across all cores.</li>
<li>Reduces traffic to RAM by storing data shared between multiple cores.</li>
</ul>
</li>
<li><strong>Characteristics</strong>:<!-- -->
<ul>
<li><strong>Size</strong>: 4–64 MB</li>
<li><strong>Speed</strong>: 20–50 clock cycles access time.</li>
<li><strong>Location</strong>: On the CPU die but outside individual cores.</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="why-three-levels">Why Three Levels?<a href="#why-three-levels" class="hash-link" aria-label="Direct link to Why Three Levels?" title="Direct link to Why Three Levels?">​</a></h3>
<ul>
<li><strong>Latency vs. Size Trade-off:</strong> L1 prioritizes speed for critical data, L2 balances speed and size, and L3 minimizes RAM access.</li>
<li><strong>Efficiency:</strong> Reduces &quot;cache misses&quot; by filtering requests through layers (90% of data is often found in L1/L2).</li>
<li><strong>Multicore Optimization:</strong> L3 enables shared data (e.g., game textures, OS tasks) to stay accessible to all cores.</li>
</ul>
<p><strong>Practical Example:</strong></p>
<ul>
<li>When running a game:<!-- -->
<ul>
<li>L1: Stores code for rendering a character (e.g., position calculations).</li>
<li>L2: Caches textures used in the current scene.</li>
<li>L3: Holds shared assets like audio files or global physics data.</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="why-not-replace-l2-and-l3-with-l1">Why not replace L2 and L3 with L1?<a href="#why-not-replace-l2-and-l3-with-l1" class="hash-link" aria-label="Direct link to Why not replace L2 and L3 with L1?" title="Direct link to Why not replace L2 and L3 with L1?">​</a></h3>
<ul>
<li><strong>Physical Limits:</strong>
<ul>
<li>L1 is fast but bulky/power-hungry. Scaling it to L2/L3 sizes would make CPUs impractical (cost, heat, latency).</li>
</ul>
</li>
<li><strong>Hierarchy Efficiency</strong>:<!-- -->
<ul>
<li><strong>L1</strong>: Speed-optimized for critical data.</li>
<li><strong>L2</strong>: Balances size/speed for common data.</li>
<li><strong>L3</strong>: Shared, large storage to minimize RAM trips.</li>
</ul>
</li>
<li><strong>Cache Miss Mitigation</strong>:<!-- -->
<ul>
<li>Without L2/L3, frequent RAM access (~100x slower) would cripple performance.</li>
</ul>
</li>
<li><strong>Power/Heat</strong>:<!-- -->
<ul>
<li>Larger L1 would drain power and overheat CPUs.</li>
</ul>
</li>
<li><strong>Multicore Sharing</strong>:<!-- -->
<ul>
<li>L3 allows cores to access shared data without duplicating it in L1/L2.</li>
</ul>
</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="ram-the-parts-of-the-memory-cell">RAM: The Parts of the Memory Cell<a href="#ram-the-parts-of-the-memory-cell" class="hash-link" aria-label="Direct link to RAM: The Parts of the Memory Cell" title="Direct link to RAM: The Parts of the Memory Cell">​</a></h2>
<p>Imagine a single memory cell in your computer’s RAM (the temporary memory your computer uses to do stuff). Think of it like a tiny light switch and a tiny battery working together to store a 0 or a 1 (the basic &quot;yes/no&quot; language computers use). Here’s how it works:</p>
<ul>
<li><strong>Capacitor:</strong> A tiny “battery” that can hold an electric charge.<!-- -->
<ul>
<li>Charged (has electricity) = 1</li>
<li>Not charged (empty) = 0</li>
</ul>
</li>
<li><strong>Transistor:</strong> A tiny “light switch” that controls access to the capacitor.<!-- -->
<ul>
<li>ON (switch closed) = Lets electricity flow.</li>
<li>OFF (switch open) = Blocks electricity.</li>
</ul>
</li>
<li><strong>Address Line:</strong> The wire that tells the transistor to turn ON/OFF.</li>
<li><strong>Data Line:</strong> The wire that reads or writes the charge (0 or 1) to the capacitor.</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="how-it-works">How It Works<a href="#how-it-works" class="hash-link" aria-label="Direct link to How It Works" title="Direct link to How It Works">​</a></h3>
<ol>
<li>Writing Data (Saving a 0 or 1)<!-- -->
<ul>
<li><strong>Step 1:</strong> The CPU (computer’s brain) says, “Hey, I need to save a 1 at this specific memory cell!”</li>
<li><strong>Step 2:</strong> The Address Line sends electricity (like flipping the switch ON).</li>
<li><strong>Step 3:</strong> The Data Line sends electricity to charge the capacitor (filling the tiny battery).
<strong>Result:</strong> Capacitor is charged = 1 is stored.
If the CPU wants to save a 0, the Data Line drains the capacitor instead.</li>
</ul>
</li>
<li>Reading Data (Checking if it’s 0 or 1)<!-- -->
<ul>
<li><strong>Step 1:</strong> The CPU says, “What’s stored at this memory cell?”</li>
<li><strong>Step 2:</strong> The Address Line sends electricity (switch ON).</li>
<li><strong>Step 3:</strong> If the capacitor is charged (storing 1), electricity flows out through the Data Line.<!-- -->
<ul>
<li><strong>Result:</strong> The CPU detects this flow = 1.</li>
</ul>
</li>
<li><strong>Step 4:</strong> If the capacitor is empty (storing 0), no electricity flows.<!-- -->
<ul>
<li><strong>Result:</strong> The CPU detects no flow = 0.</li>
</ul>
</li>
</ul>
</li>
</ol>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="refresh-cycle">Refresh Cycle<a href="#refresh-cycle" class="hash-link" aria-label="Direct link to Refresh Cycle" title="Direct link to Refresh Cycle">​</a></h3>
<ul>
<li>Each DRAM cell consists of a <strong>capacitor (storing a 1 or 0 as charge)</strong> and an <strong>access transistor</strong>.</li>
<li>When a cell is <strong>“charged” (1)</strong> or <strong>“discharged” (0)</strong>, that state is maintained only temporarily because the charge leaks away.</li>
<li>The <strong>DRAM controller (or memory controller)</strong> periodically reads each memory cell and then rewrites (recharges) it to restore the original value. This <strong>refresh cycle</strong> typically occurs every 64–128 milliseconds for all cells.</li>
<li>Without refreshing, the leakage would eventually cause the stored bits to flip, leading to data corruption. The periodic refresh ensures data integrity over time.</li>
</ul></div><footer class="docusaurus-mt-lg"><div class="row margin-top--sm theme-blog-footer-edit-meta-row"><div class="col"><b>Tags:</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a title="Golang exploration projects" class="tag_zVej tagRegular_sFm0" href="/prabhav.tech/blog/tags/go">Go</a></li></ul></div></div><div class="row margin-top--sm theme-blog-footer-edit-meta-row"><div class="col"><a href="https://github.com/prabhavdogra/prabhav.tech/tree/master/blog/2025-03-12-storage-types/index.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Blog post page navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/prabhav.tech/blog/sync_once"><div class="pagination-nav__sublabel">Newer post</div><div class="pagination-nav__label">Digging into sync.Once: How Go Ensures One-Time Execution</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/prabhav.tech/blog/diy_goroutines"><div class="pagination-nav__sublabel">Older post</div><div class="pagination-nav__label">Writing your own Goroutines</div></a></nav></main><div class="col col--2"><div class="tableOfContents_bqdL thin-scrollbar"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#introduction" class="table-of-contents__link toc-highlight">Introduction</a></li><li><a href="#prerequisites-whats-a-cpu-cycle" class="table-of-contents__link toc-highlight">Prerequisites: What&#39;s a CPU Cycle?</a></li><li><a href="#understanding-computer-memory-hierarchy" class="table-of-contents__link toc-highlight">Understanding Computer Memory Hierarchy</a></li><li><a href="#registers-the-fastest-storage" class="table-of-contents__link toc-highlight">Registers: The Fastest Storage</a><ul><li><a href="#what-are-registers" class="table-of-contents__link toc-highlight">What Are Registers?</a></li><li><a href="#how-registers-work" class="table-of-contents__link toc-highlight">How Registers Work?</a></li><li><a href="#types-of-registers-a-little-extra-context" class="table-of-contents__link toc-highlight">Types of Registers (A little extra context)</a></li><li><a href="#why-registers-are-essential" class="table-of-contents__link toc-highlight">Why Registers Are Essential</a></li></ul></li><li><a href="#cpu-cache-l1-l2-l3-cpu-caches" class="table-of-contents__link toc-highlight">CPU Cache: L1, L2, L3 CPU caches</a><ul><li><a href="#l1-cache-level-1-cache" class="table-of-contents__link toc-highlight">L1 Cache (Level 1 Cache)</a></li><li><a href="#l2-cache-level-2-cache" class="table-of-contents__link toc-highlight">L2 Cache (Level 2 Cache)</a></li><li><a href="#l3-cache-level-3-cache" class="table-of-contents__link toc-highlight">L3 Cache (Level 3 Cache)</a></li><li><a href="#why-three-levels" class="table-of-contents__link toc-highlight">Why Three Levels?</a></li><li><a href="#why-not-replace-l2-and-l3-with-l1" class="table-of-contents__link toc-highlight">Why not replace L2 and L3 with L1?</a></li></ul></li><li><a href="#ram-the-parts-of-the-memory-cell" class="table-of-contents__link toc-highlight">RAM: The Parts of the Memory Cell</a><ul><li><a href="#how-it-works" class="table-of-contents__link toc-highlight">How It Works</a></li><li><a href="#refresh-cycle" class="table-of-contents__link toc-highlight">Refresh Cycle</a></li></ul></li></ul></div></div></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/prabhavdogra?tab=repositories" target="_blank" rel="noopener noreferrer" class="footer__link-item">Projects</a></li></ul></div><div class="col footer__col"><div class="footer__title">Contact me</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/prabhav-dogra" target="_blank" rel="noopener noreferrer" class="footer__link-item">Linkedin<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="mailto:prabhavdogra1@gmail.com" target="_blank" rel="noopener noreferrer" class="footer__link-item">Email<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://www.stopstalk.com/user/profile/prabhav_" target="_blank" rel="noopener noreferrer" class="footer__link-item">StopStalk<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/prabhav.tech/blog">Exploration Blogs</a></li><li class="footer__item"><a href="https://github.com/prabhavdogra" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 Prabhav Dogra</div></div></div></footer></div>
</body>
</html>