// Seed: 2862488708
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wor  id_5
);
endmodule
module module_1 #(
    parameter id_16 = 32'd88,
    parameter id_4  = 32'd64
) (
    output wor id_0,
    input uwire id_1,
    output uwire id_2
    , id_24,
    input supply1 id_3,
    input wire _id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wand id_14,
    output wor id_15,
    input supply0 _id_16
    , id_25,
    output uwire id_17
    , id_26,
    input supply0 id_18,
    output tri id_19,
    input supply1 id_20,
    input tri id_21,
    output supply1 id_22
);
  logic id_27;
  wire  id_28;
  wire  id_29;
  ;
  wire id_30 = id_14;
  assign id_24[id_4==id_16] = -1;
  logic id_31;
  ;
  logic [1 : 1] id_32 = (id_7);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_19,
      id_17,
      id_22,
      id_17
  );
  assign modCall_1.id_0 = 0;
  assign {id_29, -1} = -1;
  parameter id_33 = 1 - -1;
  assign id_15 = id_19++ - id_29;
endmodule
