#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 31 13:42:28 2023
# Process ID: 13108
# Current directory: D:/Document/lab3/ram_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12628 D:\Document\lab3\ram_ip\ram_ip.xpr
# Log file: D:/Document/lab3/ram_ip/vivado.log
# Journal file: D:/Document/lab3/ram_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Document/lab3/ram_ip/ram_ip.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
generate_target all [get_files D:/Document/lab3/ram_ip/ram_ip.srcs/sources_1/ip/block_ram/block_ram.xci]
export_ip_user_files -of_objects [get_files D:/Document/lab3/ram_ip/ram_ip.srcs/sources_1/ip/block_ram/block_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Document/lab3/ram_ip/ram_ip.srcs/sources_1/ip/block_ram/block_ram.xci] -directory D:/Document/lab3/ram_ip/ram_ip.ip_user_files/sim_scripts -ip_user_files_dir D:/Document/lab3/ram_ip/ram_ip.ip_user_files -ipstatic_source_dir D:/Document/lab3/ram_ip/ram_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Document/lab3/ram_ip/ram_ip.cache/compile_simlib/modelsim} {questa=D:/Document/lab3/ram_ip/ram_ip.cache/compile_simlib/questa} {riviera=D:/Document/lab3/ram_ip/ram_ip.cache/compile_simlib/riviera} {activehdl=D:/Document/lab3/ram_ip/ram_ip.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run block_ram_synth_1
wait_on_run block_ram_synth_1

launch_simulation
source tb_top.tcl
close_sim
