{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.312499",
   "Default View_TopLeft":"-240,-378",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 280 -y 230 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 1130 -y 300 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1410 -y 310 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 280 -y 450 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 770 -y 280 -defaultsOSRD
preplace inst data_bram_controller_1 -pg 1 -lvl 5 -x 1910 -y 200 -defaultsOSRD
preplace inst data_bram_controller_3 -pg 1 -lvl 5 -x 1910 -y 500 -defaultsOSRD
preplace inst data_mem_2 -pg 1 -lvl 6 -x 2570 -y 360 -defaultsOSRD
preplace inst data_mem_3 -pg 1 -lvl 6 -x 2570 -y 510 -defaultsOSRD
preplace inst weight_bram_controller_0 -pg 1 -lvl 5 -x 1910 -y 650 -defaultsOSRD
preplace inst weight_mem_0 -pg 1 -lvl 6 -x 2570 -y 660 -defaultsOSRD
preplace inst data_bram_controller_2 -pg 1 -lvl 5 -x 1910 -y 350 -defaultsOSRD
preplace inst data_mem_0 -pg 1 -lvl 6 -x 2570 -y 70 -defaultsOSRD
preplace inst data_bram_controller_0 -pg 1 -lvl 5 -x 1910 -y 60 -defaultsOSRD
preplace inst data_mem_1 -pg 1 -lvl 6 -x 2570 -y 210 -defaultsOSRD
preplace inst configuration_space_0 -pg 1 -lvl 5 -x 1910 -y -160 -defaultsOSRD
preplace inst fish_box_core_0 -pg 1 -lvl 5 -x 1910 -y 880 -defaultsOSRD
preplace netloc configuration_space_0_o_control_signal 1 4 2 1610 -380 2240
preplace netloc configuration_space_0_o_kernel_channel 1 4 2 1620 -370 2160
preplace netloc configuration_space_0_o_kernel_height 1 4 2 1650 -320 2130
preplace netloc configuration_space_0_o_kernel_width 1 4 2 1690 -310 2120
preplace netloc fish_box_core_0_dbg_bram_addr 1 4 2 1660 -360 2190
preplace netloc fish_box_core_0_dbg_bram_data 1 4 2 1700 -350 2150
preplace netloc fish_box_core_0_dbg_bram_en 1 4 2 1670 -340 2170
preplace netloc fish_box_core_0_dbg_bram_rd_data 1 4 2 1680 -330 2180
preplace netloc fish_box_core_0_dbg_bram_rd_valid 1 4 2 1700 -20 2120
preplace netloc fish_box_core_0_o_status_signal 1 4 2 1630 1050 2140
preplace netloc fish_box_core_0_o_test_sum 1 4 2 1640 1060 2130
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 4 600 430 940 390 1260 190 1590
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 5 -30 320 590 420 930 400 1270 200 1580
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 -20 330 580
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N 60
preplace netloc axi_cdma_0_M_AXI 1 3 1 N 290
preplace netloc data_bram_controller_1_BRAM_PORTA 1 5 1 NJ 200
preplace netloc data_bram_controller_2_BRAM_PORTA 1 5 1 N 350
preplace netloc data_bram_controller_3_BRAM_PORTA 1 5 1 NJ 500
preplace netloc fish_box_core_0_DATA_BRAM_PORT_0 1 5 1 2200 80n
preplace netloc fish_box_core_0_DATA_BRAM_PORT_1 1 5 1 2210 220n
preplace netloc fish_box_core_0_DATA_BRAM_PORT_2 1 5 1 2220 370n
preplace netloc fish_box_core_0_DATA_BRAM_PORT_3 1 5 1 2230 520n
preplace netloc fish_box_core_0_WEIGHT_BRAM_PORT_0 1 5 1 2240 670n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N 270
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 3 920 -250 N -250 N
preplace netloc smartconnect_0_M00_AXI 1 4 1 1570 40n
preplace netloc smartconnect_0_M01_AXI 1 4 1 1600 180n
preplace netloc smartconnect_0_M02_AXI 1 4 1 1600 300n
preplace netloc smartconnect_0_M03_AXI 1 4 1 1570 320n
preplace netloc smartconnect_0_M04_AXI 1 4 1 1560 340n
preplace netloc smartconnect_0_M05_AXI 1 0 5 -40 550 NJ 550 NJ 550 NJ 550 1550
preplace netloc weight_bram_controller_0_BRAM_PORTA 1 5 1 NJ 650
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 200
levelinfo -pg 1 -60 280 770 1130 1410 1910 2570 2680
pagesize -pg 1 -db -bbox -sgen -60 -390 2680 1740
"
}
{
   "da_axi4_cnt":"17",
   "da_bram_cntlr_cnt":"8",
   "da_clkrst_cnt":"7",
   "da_zynq_ultra_ps_e_cnt":"1"
}
