<stg><name>QRD_Pipeline_VITIS_LOOP_277_8</name>


<trans_list>

<trans id="1105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %i_23_cast_i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_23_cast_i

]]></Node>
<StgValue><ssdm name="i_23_cast_i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %i_22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_22

]]></Node>
<StgValue><ssdm name="i_22_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %zext_ln276_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln276

]]></Node>
<StgValue><ssdm name="zext_ln276_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
newFuncRoot:4 %zext_ln276_cast = zext i3 %zext_ln276_read

]]></Node>
<StgValue><ssdm name="zext_ln276_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i64 %zext_ln276_cast, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %j_1 = load i64 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %j_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln277 = br i1 %tmp, void %.split311.i, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:0 %conv_i_i_i1582978_i_out_load = load i16 %conv_i_i_i1582978_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582978_i_out_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:1 %conv_i_i_i1582982_i_out_load = load i16 %conv_i_i_i1582982_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582982_i_out_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:2 %conv_i_i_i1582986_i_out_load = load i16 %conv_i_i_i1582986_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582986_i_out_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:3 %conv_i_i_i1582990_i_out_load = load i16 %conv_i_i_i1582990_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582990_i_out_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:4 %conv_i_i_i1582994_i_out_load = load i16 %conv_i_i_i1582994_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582994_i_out_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:5 %conv_i_i_i1582998_i_out_load = load i16 %conv_i_i_i1582998_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i1582998_i_out_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:6 %conv_i_i_i15821002_i_out_load = load i16 %conv_i_i_i15821002_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15821002_i_out_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:7 %conv_i_i_i15821006_i_out_load = load i16 %conv_i_i_i15821006_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15821006_i_out_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:8 %conv_i_i_i13181010_i_out_load = load i16 %conv_i_i_i13181010_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181010_i_out_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:9 %conv_i_i_i12851014_i_out_load = load i16 %conv_i_i_i12851014_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851014_i_out_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:10 %conv_i_i_i12521018_i_out_load = load i16 %conv_i_i_i12521018_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521018_i_out_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:11 %conv_i_i_i12191022_i_out_load = load i16 %conv_i_i_i12191022_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191022_i_out_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:12 %conv_i_i_i11861026_i_out_load = load i16 %conv_i_i_i11861026_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861026_i_out_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:13 %conv_i_i_i11531030_i_out_load = load i16 %conv_i_i_i11531030_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531030_i_out_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:14 %conv_i_i_i11201034_i_out_load = load i16 %conv_i_i_i11201034_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201034_i_out_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:15 %conv_i_i_i3621038_i_out_load = load i16 %conv_i_i_i3621038_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621038_i_out_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:16 %conv_i_i_i13181042_i_out_load = load i16 %conv_i_i_i13181042_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181042_i_out_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:17 %conv_i_i_i12851046_i_out_load = load i16 %conv_i_i_i12851046_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851046_i_out_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:18 %conv_i_i_i12521050_i_out_load = load i16 %conv_i_i_i12521050_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521050_i_out_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:19 %conv_i_i_i12191054_i_out_load = load i16 %conv_i_i_i12191054_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191054_i_out_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:20 %conv_i_i_i11861058_i_out_load = load i16 %conv_i_i_i11861058_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861058_i_out_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:21 %conv_i_i_i11531062_i_out_load = load i16 %conv_i_i_i11531062_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531062_i_out_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:22 %conv_i_i_i11201066_i_out_load = load i16 %conv_i_i_i11201066_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201066_i_out_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:23 %conv_i_i_i3621070_i_out_load = load i16 %conv_i_i_i3621070_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621070_i_out_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:24 %conv_i_i_i13181074_i_out_load = load i16 %conv_i_i_i13181074_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181074_i_out_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:25 %conv_i_i_i12851078_i_out_load = load i16 %conv_i_i_i12851078_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851078_i_out_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:26 %conv_i_i_i12521082_i_out_load = load i16 %conv_i_i_i12521082_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521082_i_out_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:27 %conv_i_i_i12191086_i_out_load = load i16 %conv_i_i_i12191086_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191086_i_out_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:28 %conv_i_i_i11861090_i_out_load = load i16 %conv_i_i_i11861090_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861090_i_out_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:29 %conv_i_i_i11531094_i_out_load = load i16 %conv_i_i_i11531094_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531094_i_out_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:30 %conv_i_i_i11201098_i_out_load = load i16 %conv_i_i_i11201098_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201098_i_out_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:31 %conv_i_i_i3621102_i_out_load = load i16 %conv_i_i_i3621102_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621102_i_out_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:32 %conv_i_i_i13181106_i_out_load = load i16 %conv_i_i_i13181106_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181106_i_out_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:33 %conv_i_i_i12851110_i_out_load = load i16 %conv_i_i_i12851110_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851110_i_out_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:34 %conv_i_i_i12521114_i_out_load = load i16 %conv_i_i_i12521114_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521114_i_out_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:35 %conv_i_i_i12191118_i_out_load = load i16 %conv_i_i_i12191118_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191118_i_out_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:36 %conv_i_i_i11861122_i_out_load = load i16 %conv_i_i_i11861122_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861122_i_out_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:37 %conv_i_i_i11531126_i_out_load = load i16 %conv_i_i_i11531126_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531126_i_out_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:38 %conv_i_i_i11201130_i_out_load = load i16 %conv_i_i_i11201130_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201130_i_out_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:39 %conv_i_i_i3621134_i_out_load = load i16 %conv_i_i_i3621134_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621134_i_out_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:40 %conv_i_i_i13181138_i_out_load = load i16 %conv_i_i_i13181138_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181138_i_out_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:41 %conv_i_i_i12851142_i_out_load = load i16 %conv_i_i_i12851142_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851142_i_out_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:42 %conv_i_i_i12521146_i_out_load = load i16 %conv_i_i_i12521146_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521146_i_out_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:43 %conv_i_i_i12191150_i_out_load = load i16 %conv_i_i_i12191150_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191150_i_out_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:44 %conv_i_i_i11861154_i_out_load = load i16 %conv_i_i_i11861154_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861154_i_out_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:45 %conv_i_i_i11531158_i_out_load = load i16 %conv_i_i_i11531158_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531158_i_out_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:46 %conv_i_i_i11201162_i_out_load = load i16 %conv_i_i_i11201162_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201162_i_out_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:47 %conv_i_i_i3621166_i_out_load = load i16 %conv_i_i_i3621166_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621166_i_out_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:48 %conv_i_i_i13181170_i_out_load = load i16 %conv_i_i_i13181170_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181170_i_out_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:49 %conv_i_i_i12851174_i_out_load = load i16 %conv_i_i_i12851174_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851174_i_out_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:50 %conv_i_i_i12521178_i_out_load = load i16 %conv_i_i_i12521178_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521178_i_out_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:51 %conv_i_i_i12191182_i_out_load = load i16 %conv_i_i_i12191182_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191182_i_out_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:52 %conv_i_i_i11861186_i_out_load = load i16 %conv_i_i_i11861186_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861186_i_out_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:53 %conv_i_i_i11531190_i_out_load = load i16 %conv_i_i_i11531190_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531190_i_out_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:54 %conv_i_i_i11201194_i_out_load = load i16 %conv_i_i_i11201194_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201194_i_out_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:55 %conv_i_i_i3621198_i_out_load = load i16 %conv_i_i_i3621198_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621198_i_out_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:56 %conv_i_i_i13181202_i_out_load = load i16 %conv_i_i_i13181202_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181202_i_out_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:57 %conv_i_i_i12851206_i_out_load = load i16 %conv_i_i_i12851206_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851206_i_out_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:58 %conv_i_i_i12521210_i_out_load = load i16 %conv_i_i_i12521210_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521210_i_out_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:59 %conv_i_i_i12191214_i_out_load = load i16 %conv_i_i_i12191214_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191214_i_out_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:60 %conv_i_i_i11861218_i_out_load = load i16 %conv_i_i_i11861218_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861218_i_out_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:61 %conv_i_i_i11531222_i_out_load = load i16 %conv_i_i_i11531222_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531222_i_out_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:62 %conv_i_i_i11201226_i_out_load = load i16 %conv_i_i_i11201226_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201226_i_out_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:63 %conv_i_i_i3621230_i_out_load = load i16 %conv_i_i_i3621230_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621230_i_out_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:64 %conv_i_i_i13181234_i_out_load = load i16 %conv_i_i_i13181234_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13181234_i_out_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:65 %conv_i_i_i12851238_i_out_load = load i16 %conv_i_i_i12851238_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12851238_i_out_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:66 %conv_i_i_i12521242_i_out_load = load i16 %conv_i_i_i12521242_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12521242_i_out_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:67 %conv_i_i_i12191246_i_out_load = load i16 %conv_i_i_i12191246_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i12191246_i_out_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:68 %conv_i_i_i11861250_i_out_load = load i16 %conv_i_i_i11861250_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11861250_i_out_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:69 %conv_i_i_i11531254_i_out_load = load i16 %conv_i_i_i11531254_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11531254_i_out_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:70 %conv_i_i_i11201258_i_out_load = load i16 %conv_i_i_i11201258_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i11201258_i_out_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:71 %conv_i_i_i3621262_i_out_load = load i16 %conv_i_i_i3621262_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i3621262_i_out_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:72 %conv_i_i_i15491266_i_out_load = load i16 %conv_i_i_i15491266_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491266_i_out_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:73 %conv_i_i_i15491270_i_out_load = load i16 %conv_i_i_i15491270_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491270_i_out_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:74 %conv_i_i_i15491274_i_out_load = load i16 %conv_i_i_i15491274_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491274_i_out_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:75 %conv_i_i_i15491278_i_out_load = load i16 %conv_i_i_i15491278_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491278_i_out_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:76 %conv_i_i_i15491282_i_out_load = load i16 %conv_i_i_i15491282_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491282_i_out_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:77 %conv_i_i_i15491286_i_out_load = load i16 %conv_i_i_i15491286_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491286_i_out_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:78 %conv_i_i_i15491290_i_out_load = load i16 %conv_i_i_i15491290_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491290_i_out_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:79 %conv_i_i_i15491294_i_out_load = load i16 %conv_i_i_i15491294_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15491294_i_out_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:80 %conv_i_i_i15161298_i_out_load = load i16 %conv_i_i_i15161298_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161298_i_out_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:81 %conv_i_i_i15161302_i_out_load = load i16 %conv_i_i_i15161302_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161302_i_out_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:82 %conv_i_i_i15161306_i_out_load = load i16 %conv_i_i_i15161306_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161306_i_out_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:83 %conv_i_i_i15161310_i_out_load = load i16 %conv_i_i_i15161310_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161310_i_out_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:84 %conv_i_i_i15161314_i_out_load = load i16 %conv_i_i_i15161314_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161314_i_out_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:85 %conv_i_i_i15161318_i_out_load = load i16 %conv_i_i_i15161318_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161318_i_out_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:86 %conv_i_i_i15161322_i_out_load = load i16 %conv_i_i_i15161322_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161322_i_out_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:87 %conv_i_i_i15161326_i_out_load = load i16 %conv_i_i_i15161326_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i15161326_i_out_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:88 %conv_i_i_i14831330_i_out_load = load i16 %conv_i_i_i14831330_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831330_i_out_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:89 %conv_i_i_i14831334_i_out_load = load i16 %conv_i_i_i14831334_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831334_i_out_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:90 %conv_i_i_i14831338_i_out_load = load i16 %conv_i_i_i14831338_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831338_i_out_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:91 %conv_i_i_i14831342_i_out_load = load i16 %conv_i_i_i14831342_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831342_i_out_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:92 %conv_i_i_i14831346_i_out_load = load i16 %conv_i_i_i14831346_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831346_i_out_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:93 %conv_i_i_i14831350_i_out_load = load i16 %conv_i_i_i14831350_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831350_i_out_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:94 %conv_i_i_i14831354_i_out_load = load i16 %conv_i_i_i14831354_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831354_i_out_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:95 %conv_i_i_i14831358_i_out_load = load i16 %conv_i_i_i14831358_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14831358_i_out_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:96 %conv_i_i_i14501362_i_out_load = load i16 %conv_i_i_i14501362_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501362_i_out_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:97 %conv_i_i_i14501366_i_out_load = load i16 %conv_i_i_i14501366_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501366_i_out_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:98 %conv_i_i_i14501370_i_out_load = load i16 %conv_i_i_i14501370_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501370_i_out_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:99 %conv_i_i_i14501374_i_out_load = load i16 %conv_i_i_i14501374_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501374_i_out_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:100 %conv_i_i_i14501378_i_out_load = load i16 %conv_i_i_i14501378_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501378_i_out_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:101 %conv_i_i_i14501382_i_out_load = load i16 %conv_i_i_i14501382_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501382_i_out_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:102 %conv_i_i_i14501386_i_out_load = load i16 %conv_i_i_i14501386_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501386_i_out_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:103 %conv_i_i_i14501390_i_out_load = load i16 %conv_i_i_i14501390_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14501390_i_out_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:104 %conv_i_i_i14171394_i_out_load = load i16 %conv_i_i_i14171394_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171394_i_out_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:105 %conv_i_i_i14171398_i_out_load = load i16 %conv_i_i_i14171398_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171398_i_out_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:106 %conv_i_i_i14171402_i_out_load = load i16 %conv_i_i_i14171402_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171402_i_out_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:107 %conv_i_i_i14171406_i_out_load = load i16 %conv_i_i_i14171406_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171406_i_out_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:108 %conv_i_i_i14171410_i_out_load = load i16 %conv_i_i_i14171410_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171410_i_out_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:109 %conv_i_i_i14171414_i_out_load = load i16 %conv_i_i_i14171414_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171414_i_out_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:110 %conv_i_i_i14171418_i_out_load = load i16 %conv_i_i_i14171418_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171418_i_out_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:111 %conv_i_i_i14171422_i_out_load = load i16 %conv_i_i_i14171422_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i14171422_i_out_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:112 %conv_i_i_i13841426_i_out_load = load i16 %conv_i_i_i13841426_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841426_i_out_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:113 %conv_i_i_i13841430_i_out_load = load i16 %conv_i_i_i13841430_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841430_i_out_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:114 %conv_i_i_i13841434_i_out_load = load i16 %conv_i_i_i13841434_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841434_i_out_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:115 %conv_i_i_i13841438_i_out_load = load i16 %conv_i_i_i13841438_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841438_i_out_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:116 %conv_i_i_i13841442_i_out_load = load i16 %conv_i_i_i13841442_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841442_i_out_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:117 %conv_i_i_i13841446_i_out_load = load i16 %conv_i_i_i13841446_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841446_i_out_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:118 %conv_i_i_i13841450_i_out_load = load i16 %conv_i_i_i13841450_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841450_i_out_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:119 %conv_i_i_i13841454_i_out_load = load i16 %conv_i_i_i13841454_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13841454_i_out_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:120 %conv_i_i_i13511458_i_out_load = load i16 %conv_i_i_i13511458_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511458_i_out_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:121 %conv_i_i_i13511462_i_out_load = load i16 %conv_i_i_i13511462_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511462_i_out_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:122 %conv_i_i_i13511466_i_out_load = load i16 %conv_i_i_i13511466_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511466_i_out_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:123 %conv_i_i_i13511470_i_out_load = load i16 %conv_i_i_i13511470_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511470_i_out_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:124 %conv_i_i_i13511474_i_out_load = load i16 %conv_i_i_i13511474_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511474_i_out_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:125 %conv_i_i_i13511478_i_out_load = load i16 %conv_i_i_i13511478_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511478_i_out_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:126 %conv_i_i_i13511482_i_out_load = load i16 %conv_i_i_i13511482_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511482_i_out_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
.split311.i:127 %conv_i_i_i13511486_i_out_load = load i16 %conv_i_i_i13511486_i_out

]]></Node>
<StgValue><ssdm name="conv_i_i_i13511486_i_out_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split311.i:128 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split311.i:129 %icmp_ln278 = icmp_eq  i64 %j_1, i64 %zext_ln276_cast

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:130 %t = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i1582978_i_out_load, i16 %conv_i_i_i1582982_i_out_load, i16 %conv_i_i_i1582986_i_out_load, i16 %conv_i_i_i1582990_i_out_load, i16 %conv_i_i_i1582994_i_out_load, i16 %conv_i_i_i1582998_i_out_load, i16 %conv_i_i_i15821002_i_out_load, i16 %conv_i_i_i15821006_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:131 %tmp_56_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181010_i_out_load, i16 %conv_i_i_i12851014_i_out_load, i16 %conv_i_i_i12521018_i_out_load, i16 %conv_i_i_i12191022_i_out_load, i16 %conv_i_i_i11861026_i_out_load, i16 %conv_i_i_i11531030_i_out_load, i16 %conv_i_i_i11201034_i_out_load, i16 %conv_i_i_i3621038_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:132 %tmp_57_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181042_i_out_load, i16 %conv_i_i_i12851046_i_out_load, i16 %conv_i_i_i12521050_i_out_load, i16 %conv_i_i_i12191054_i_out_load, i16 %conv_i_i_i11861058_i_out_load, i16 %conv_i_i_i11531062_i_out_load, i16 %conv_i_i_i11201066_i_out_load, i16 %conv_i_i_i3621070_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:133 %tmp_58_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181074_i_out_load, i16 %conv_i_i_i12851078_i_out_load, i16 %conv_i_i_i12521082_i_out_load, i16 %conv_i_i_i12191086_i_out_load, i16 %conv_i_i_i11861090_i_out_load, i16 %conv_i_i_i11531094_i_out_load, i16 %conv_i_i_i11201098_i_out_load, i16 %conv_i_i_i3621102_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:134 %tmp_59_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181106_i_out_load, i16 %conv_i_i_i12851110_i_out_load, i16 %conv_i_i_i12521114_i_out_load, i16 %conv_i_i_i12191118_i_out_load, i16 %conv_i_i_i11861122_i_out_load, i16 %conv_i_i_i11531126_i_out_load, i16 %conv_i_i_i11201130_i_out_load, i16 %conv_i_i_i3621134_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:135 %tmp_60_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181138_i_out_load, i16 %conv_i_i_i12851142_i_out_load, i16 %conv_i_i_i12521146_i_out_load, i16 %conv_i_i_i12191150_i_out_load, i16 %conv_i_i_i11861154_i_out_load, i16 %conv_i_i_i11531158_i_out_load, i16 %conv_i_i_i11201162_i_out_load, i16 %conv_i_i_i3621166_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:136 %tmp_61_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181170_i_out_load, i16 %conv_i_i_i12851174_i_out_load, i16 %conv_i_i_i12521178_i_out_load, i16 %conv_i_i_i12191182_i_out_load, i16 %conv_i_i_i11861186_i_out_load, i16 %conv_i_i_i11531190_i_out_load, i16 %conv_i_i_i11201194_i_out_load, i16 %conv_i_i_i3621198_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:137 %tmp_62_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181202_i_out_load, i16 %conv_i_i_i12851206_i_out_load, i16 %conv_i_i_i12521210_i_out_load, i16 %conv_i_i_i12191214_i_out_load, i16 %conv_i_i_i11861218_i_out_load, i16 %conv_i_i_i11531222_i_out_load, i16 %conv_i_i_i11201226_i_out_load, i16 %conv_i_i_i3621230_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:138 %tmp_63_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181234_i_out_load, i16 %conv_i_i_i12851238_i_out_load, i16 %conv_i_i_i12521242_i_out_load, i16 %conv_i_i_i12191246_i_out_load, i16 %conv_i_i_i11861250_i_out_load, i16 %conv_i_i_i11531254_i_out_load, i16 %conv_i_i_i11201258_i_out_load, i16 %conv_i_i_i3621262_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:139 %r_V_2 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i15491266_i_out_load, i16 %conv_i_i_i15491270_i_out_load, i16 %conv_i_i_i15491274_i_out_load, i16 %conv_i_i_i15491278_i_out_load, i16 %conv_i_i_i15491282_i_out_load, i16 %conv_i_i_i15491286_i_out_load, i16 %conv_i_i_i15491290_i_out_load, i16 %conv_i_i_i15491294_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:140 %r_V_3 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i15161298_i_out_load, i16 %conv_i_i_i15161302_i_out_load, i16 %conv_i_i_i15161306_i_out_load, i16 %conv_i_i_i15161310_i_out_load, i16 %conv_i_i_i15161314_i_out_load, i16 %conv_i_i_i15161318_i_out_load, i16 %conv_i_i_i15161322_i_out_load, i16 %conv_i_i_i15161326_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:141 %r_V_4 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i14831330_i_out_load, i16 %conv_i_i_i14831334_i_out_load, i16 %conv_i_i_i14831338_i_out_load, i16 %conv_i_i_i14831342_i_out_load, i16 %conv_i_i_i14831346_i_out_load, i16 %conv_i_i_i14831350_i_out_load, i16 %conv_i_i_i14831354_i_out_load, i16 %conv_i_i_i14831358_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:142 %r_V_5 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i14501362_i_out_load, i16 %conv_i_i_i14501366_i_out_load, i16 %conv_i_i_i14501370_i_out_load, i16 %conv_i_i_i14501374_i_out_load, i16 %conv_i_i_i14501378_i_out_load, i16 %conv_i_i_i14501382_i_out_load, i16 %conv_i_i_i14501386_i_out_load, i16 %conv_i_i_i14501390_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:143 %r_V_6 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i14171394_i_out_load, i16 %conv_i_i_i14171398_i_out_load, i16 %conv_i_i_i14171402_i_out_load, i16 %conv_i_i_i14171406_i_out_load, i16 %conv_i_i_i14171410_i_out_load, i16 %conv_i_i_i14171414_i_out_load, i16 %conv_i_i_i14171418_i_out_load, i16 %conv_i_i_i14171422_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:144 %r_V_7 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13841426_i_out_load, i16 %conv_i_i_i13841430_i_out_load, i16 %conv_i_i_i13841434_i_out_load, i16 %conv_i_i_i13841438_i_out_load, i16 %conv_i_i_i13841442_i_out_load, i16 %conv_i_i_i13841446_i_out_load, i16 %conv_i_i_i13841450_i_out_load, i16 %conv_i_i_i13841454_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:145 %r_V_8 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13511458_i_out_load, i16 %conv_i_i_i13511462_i_out_load, i16 %conv_i_i_i13511466_i_out_load, i16 %conv_i_i_i13511470_i_out_load, i16 %conv_i_i_i13511474_i_out_load, i16 %conv_i_i_i13511478_i_out_load, i16 %conv_i_i_i13511482_i_out_load, i16 %conv_i_i_i13511486_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:146 %r_V_9 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i13181010_i_out_load, i16 %conv_i_i_i13181042_i_out_load, i16 %conv_i_i_i13181074_i_out_load, i16 %conv_i_i_i13181106_i_out_load, i16 %conv_i_i_i13181138_i_out_load, i16 %conv_i_i_i13181170_i_out_load, i16 %conv_i_i_i13181202_i_out_load, i16 %conv_i_i_i13181234_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:147 %r_V_10 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i12851014_i_out_load, i16 %conv_i_i_i12851046_i_out_load, i16 %conv_i_i_i12851078_i_out_load, i16 %conv_i_i_i12851110_i_out_load, i16 %conv_i_i_i12851142_i_out_load, i16 %conv_i_i_i12851174_i_out_load, i16 %conv_i_i_i12851206_i_out_load, i16 %conv_i_i_i12851238_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:148 %r_V_11 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i12521018_i_out_load, i16 %conv_i_i_i12521050_i_out_load, i16 %conv_i_i_i12521082_i_out_load, i16 %conv_i_i_i12521114_i_out_load, i16 %conv_i_i_i12521146_i_out_load, i16 %conv_i_i_i12521178_i_out_load, i16 %conv_i_i_i12521210_i_out_load, i16 %conv_i_i_i12521242_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:149 %r_V_12 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i12191022_i_out_load, i16 %conv_i_i_i12191054_i_out_load, i16 %conv_i_i_i12191086_i_out_load, i16 %conv_i_i_i12191118_i_out_load, i16 %conv_i_i_i12191150_i_out_load, i16 %conv_i_i_i12191182_i_out_load, i16 %conv_i_i_i12191214_i_out_load, i16 %conv_i_i_i12191246_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:150 %r_V_13 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i11861026_i_out_load, i16 %conv_i_i_i11861058_i_out_load, i16 %conv_i_i_i11861090_i_out_load, i16 %conv_i_i_i11861122_i_out_load, i16 %conv_i_i_i11861154_i_out_load, i16 %conv_i_i_i11861186_i_out_load, i16 %conv_i_i_i11861218_i_out_load, i16 %conv_i_i_i11861250_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:151 %r_V_14 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i11531030_i_out_load, i16 %conv_i_i_i11531062_i_out_load, i16 %conv_i_i_i11531094_i_out_load, i16 %conv_i_i_i11531126_i_out_load, i16 %conv_i_i_i11531158_i_out_load, i16 %conv_i_i_i11531190_i_out_load, i16 %conv_i_i_i11531222_i_out_load, i16 %conv_i_i_i11531254_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:152 %r_V_15 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i11201034_i_out_load, i16 %conv_i_i_i11201066_i_out_load, i16 %conv_i_i_i11201098_i_out_load, i16 %conv_i_i_i11201130_i_out_load, i16 %conv_i_i_i11201162_i_out_load, i16 %conv_i_i_i11201194_i_out_load, i16 %conv_i_i_i11201226_i_out_load, i16 %conv_i_i_i11201258_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
.split311.i:153 %r_V_16 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %conv_i_i_i3621038_i_out_load, i16 %conv_i_i_i3621070_i_out_load, i16 %conv_i_i_i3621102_i_out_load, i16 %conv_i_i_i3621134_i_out_load, i16 %conv_i_i_i3621166_i_out_load, i16 %conv_i_i_i3621198_i_out_load, i16 %conv_i_i_i3621230_i_out_load, i16 %conv_i_i_i3621262_i_out_load, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split311.i:154 %br_ln278 = br i1 %icmp_ln278, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:0 %temp_V_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %tmp_56_i, i16 %tmp_57_i, i16 %tmp_58_i, i16 %tmp_59_i, i16 %tmp_60_i, i16 %tmp_61_i, i16 %tmp_62_i, i16 %tmp_63_i, i64 %j_1

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:1 %sext_ln1171 = sext i16 %temp_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:2 %sext_ln1171_143 = sext i16 %t

]]></Node>
<StgValue><ssdm name="sext_ln1171_143"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:3 %lhs_V = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i1582978_i_out_load, i16 %conv_i_i_i1582982_i_out_load, i16 %conv_i_i_i1582986_i_out_load, i16 %conv_i_i_i1582990_i_out_load, i16 %conv_i_i_i1582994_i_out_load, i16 %conv_i_i_i1582998_i_out_load, i16 %conv_i_i_i15821002_i_out_load, i16 %conv_i_i_i15821006_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:5 %mul_ln1246 = mul i24 %sext_ln1171, i24 %sext_ln1171_143

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:8 %trunc_ln300 = trunc i64 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:9 %lhs_V_7 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i15491266_i_out_load, i16 %conv_i_i_i15491270_i_out_load, i16 %conv_i_i_i15491274_i_out_load, i16 %conv_i_i_i15491278_i_out_load, i16 %conv_i_i_i15491282_i_out_load, i16 %conv_i_i_i15491286_i_out_load, i16 %conv_i_i_i15491290_i_out_load, i16 %conv_i_i_i15491294_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:10 %lhs_V_9 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i15161298_i_out_load, i16 %conv_i_i_i15161302_i_out_load, i16 %conv_i_i_i15161306_i_out_load, i16 %conv_i_i_i15161310_i_out_load, i16 %conv_i_i_i15161314_i_out_load, i16 %conv_i_i_i15161318_i_out_load, i16 %conv_i_i_i15161322_i_out_load, i16 %conv_i_i_i15161326_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:11 %lhs_V_31 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i14831330_i_out_load, i16 %conv_i_i_i14831334_i_out_load, i16 %conv_i_i_i14831338_i_out_load, i16 %conv_i_i_i14831342_i_out_load, i16 %conv_i_i_i14831346_i_out_load, i16 %conv_i_i_i14831350_i_out_load, i16 %conv_i_i_i14831354_i_out_load, i16 %conv_i_i_i14831358_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_31"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:12 %lhs_V_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i14501362_i_out_load, i16 %conv_i_i_i14501366_i_out_load, i16 %conv_i_i_i14501370_i_out_load, i16 %conv_i_i_i14501374_i_out_load, i16 %conv_i_i_i14501378_i_out_load, i16 %conv_i_i_i14501382_i_out_load, i16 %conv_i_i_i14501386_i_out_load, i16 %conv_i_i_i14501390_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:13 %lhs_V_2 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i14171394_i_out_load, i16 %conv_i_i_i14171398_i_out_load, i16 %conv_i_i_i14171402_i_out_load, i16 %conv_i_i_i14171406_i_out_load, i16 %conv_i_i_i14171410_i_out_load, i16 %conv_i_i_i14171414_i_out_load, i16 %conv_i_i_i14171418_i_out_load, i16 %conv_i_i_i14171422_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:14 %lhs_V_3 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i13841426_i_out_load, i16 %conv_i_i_i13841430_i_out_load, i16 %conv_i_i_i13841434_i_out_load, i16 %conv_i_i_i13841438_i_out_load, i16 %conv_i_i_i13841442_i_out_load, i16 %conv_i_i_i13841446_i_out_load, i16 %conv_i_i_i13841450_i_out_load, i16 %conv_i_i_i13841454_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:15 %lhs_V_4 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i13511458_i_out_load, i16 %conv_i_i_i13511462_i_out_load, i16 %conv_i_i_i13511466_i_out_load, i16 %conv_i_i_i13511470_i_out_load, i16 %conv_i_i_i13511474_i_out_load, i16 %conv_i_i_i13511478_i_out_load, i16 %conv_i_i_i13511482_i_out_load, i16 %conv_i_i_i13511486_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:16 %lhs_V_5 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i13181010_i_out_load, i16 %conv_i_i_i13181042_i_out_load, i16 %conv_i_i_i13181074_i_out_load, i16 %conv_i_i_i13181106_i_out_load, i16 %conv_i_i_i13181138_i_out_load, i16 %conv_i_i_i13181170_i_out_load, i16 %conv_i_i_i13181202_i_out_load, i16 %conv_i_i_i13181234_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:17 %lhs_V_32 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i12851014_i_out_load, i16 %conv_i_i_i12851046_i_out_load, i16 %conv_i_i_i12851078_i_out_load, i16 %conv_i_i_i12851110_i_out_load, i16 %conv_i_i_i12851142_i_out_load, i16 %conv_i_i_i12851174_i_out_load, i16 %conv_i_i_i12851206_i_out_load, i16 %conv_i_i_i12851238_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_32"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:18 %lhs_V_33 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i12521018_i_out_load, i16 %conv_i_i_i12521050_i_out_load, i16 %conv_i_i_i12521082_i_out_load, i16 %conv_i_i_i12521114_i_out_load, i16 %conv_i_i_i12521146_i_out_load, i16 %conv_i_i_i12521178_i_out_load, i16 %conv_i_i_i12521210_i_out_load, i16 %conv_i_i_i12521242_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_33"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:19 %lhs_V_34 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i12191022_i_out_load, i16 %conv_i_i_i12191054_i_out_load, i16 %conv_i_i_i12191086_i_out_load, i16 %conv_i_i_i12191118_i_out_load, i16 %conv_i_i_i12191150_i_out_load, i16 %conv_i_i_i12191182_i_out_load, i16 %conv_i_i_i12191214_i_out_load, i16 %conv_i_i_i12191246_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_34"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:20 %lhs_V_35 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i11861026_i_out_load, i16 %conv_i_i_i11861058_i_out_load, i16 %conv_i_i_i11861090_i_out_load, i16 %conv_i_i_i11861122_i_out_load, i16 %conv_i_i_i11861154_i_out_load, i16 %conv_i_i_i11861186_i_out_load, i16 %conv_i_i_i11861218_i_out_load, i16 %conv_i_i_i11861250_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_35"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:21 %lhs_V_36 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i11531030_i_out_load, i16 %conv_i_i_i11531062_i_out_load, i16 %conv_i_i_i11531094_i_out_load, i16 %conv_i_i_i11531126_i_out_load, i16 %conv_i_i_i11531158_i_out_load, i16 %conv_i_i_i11531190_i_out_load, i16 %conv_i_i_i11531222_i_out_load, i16 %conv_i_i_i11531254_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_36"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:89 %lhs_V_49 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i11201034_i_out_load, i16 %conv_i_i_i11201066_i_out_load, i16 %conv_i_i_i11201098_i_out_load, i16 %conv_i_i_i11201130_i_out_load, i16 %conv_i_i_i11201162_i_out_load, i16 %conv_i_i_i11201194_i_out_load, i16 %conv_i_i_i11201226_i_out_load, i16 %conv_i_i_i11201258_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_49"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:95 %lhs_V_51 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %conv_i_i_i3621038_i_out_load, i16 %conv_i_i_i3621070_i_out_load, i16 %conv_i_i_i3621102_i_out_load, i16 %conv_i_i_i3621134_i_out_load, i16 %conv_i_i_i3621166_i_out_load, i16 %conv_i_i_i3621198_i_out_load, i16 %conv_i_i_i3621230_i_out_load, i16 %conv_i_i_i3621262_i_out_load, i64 %j_1

]]></Node>
<StgValue><ssdm name="lhs_V_51"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:99 %switch_ln300 = switch i3 %trunc_ln300, void %V32.i.i.i3742979.case.7.i, i3 0, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge, i3 1, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148, i3 2, void %V32.i.i.i3742979.case.2.i, i3 3, void %V32.i.i.i3742979.case.3.i, i3 4, void %V32.i.i.i3742979.case.4.i, i3 5, void %V32.i.i.i3742979.case.5.i, i3 6, void %V32.i.i.i3742979.case.6.i

]]></Node>
<StgValue><ssdm name="switch_ln300"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:16 %br_ln300 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:16 %br_ln300 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:16 %br_ln317 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:0 %t_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %t, i8 0

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:1 %temp_V = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %tmp_56_i, i16 %tmp_57_i, i16 %tmp_58_i, i16 %tmp_59_i, i16 %tmp_60_i, i16 %tmp_61_i, i16 %tmp_62_i, i16 %tmp_63_i, i3 %i_22_read

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:2 %sext_ln1201 = sext i16 %temp_V

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:5 %t_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_2, i8 0

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:8 %t_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_3, i8 0

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:11 %t_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_4, i8 0

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:14 %t_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_5, i8 0

]]></Node>
<StgValue><ssdm name="t_9"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:17 %t_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_6, i8 0

]]></Node>
<StgValue><ssdm name="t_42"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:20 %t_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_7, i8 0

]]></Node>
<StgValue><ssdm name="t_43"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:23 %t_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_8, i8 0

]]></Node>
<StgValue><ssdm name="t_44"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:26 %t_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_9, i8 0

]]></Node>
<StgValue><ssdm name="t_45"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:29 %t_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_10, i8 0

]]></Node>
<StgValue><ssdm name="t_46"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:32 %t_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_11, i8 0

]]></Node>
<StgValue><ssdm name="t_47"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:35 %t_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_12, i8 0

]]></Node>
<StgValue><ssdm name="t_48"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:38 %t_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_13, i8 0

]]></Node>
<StgValue><ssdm name="t_49"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:41 %t_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_14, i8 0

]]></Node>
<StgValue><ssdm name="t_50"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:44 %t_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_15, i8 0

]]></Node>
<StgValue><ssdm name="t_51"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:47 %t_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %r_V_16, i8 0

]]></Node>
<StgValue><ssdm name="t_52"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:50 %switch_ln280 = switch i3 %i_23_cast_i_read, void %V1.i3922975.case.7.i, i3 0, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge, i3 1, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147, i3 2, void %V1.i3922975.case.2.i, i3 3, void %V1.i3922975.case.3.i, i3 4, void %V1.i3922975.case.4.i, i3 5, void %V1.i3922975.case.5.i, i3 6, void %V1.i3922975.case.6.i

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.6.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.5.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.4.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.3.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.2.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:16 %br_ln280 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:16 %br_ln280 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.case.7.i:16 %br_ln297 = br void %V1.i3922975.exit.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="271" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:5 %mul_ln1246 = mul i24 %sext_ln1171, i24 %sext_ln1171_143

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:22 %sext_ln1171_144 = sext i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_144"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:24 %mul_ln1246_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_144

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
V1.i3922975.exit.i:0 %add_ln277 = add i64 %j_1, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i3922975.exit.i:1 %store_ln277 = store i64 %add_ln277, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
V1.i3922975.exit.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:4 %lhs_V_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:5 %mul_ln1246 = mul i24 %sext_ln1171, i24 %sext_ln1171_143

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:6 %ret_V = sub i24 %lhs_V_6, i24 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:24 %mul_ln1246_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_144

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:27 %sext_ln1171_145 = sext i16 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_145"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:29 %mul_ln1246_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_145

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="315" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:6 %ret_V = sub i24 %lhs_V_6, i24 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:7 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:23 %lhs_V_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_7, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:24 %mul_ln1246_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_144

]]></Node>
<StgValue><ssdm name="mul_ln1246_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:25 %ret_V_1 = sub i24 %lhs_V_8, i24 %mul_ln1246_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:29 %mul_ln1246_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_145

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:32 %sext_ln1171_146 = sext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_146"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:34 %mul_ln1246_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_146

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i15821002_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i1582998_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i1582994_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i1582990_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i1582986_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:15 %store_ln300 = store i16 %trunc_ln, i16 %conv_i_i_i1582982_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:15 %store_ln300 = store i16 %trunc_ln, i16 %conv_i_i_i1582978_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:15 %store_ln317 = store i16 %trunc_ln, i16 %conv_i_i_i15821006_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="347" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:25 %ret_V_1 = sub i24 %lhs_V_8, i24 %mul_ln1246_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:26 %trunc_ln717_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:28 %lhs_V_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_9, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_37"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:29 %mul_ln1246_2 = mul i24 %sext_ln1171, i24 %sext_ln1171_145

]]></Node>
<StgValue><ssdm name="mul_ln1246_2"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:30 %ret_V_2 = sub i24 %lhs_V_37, i24 %mul_ln1246_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:34 %mul_ln1246_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_146

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:37 %sext_ln1171_147 = sext i16 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_147"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:39 %mul_ln1246_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_147

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491290_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491286_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491282_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491278_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491274_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:6 %store_ln300 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491270_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:6 %store_ln300 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491266_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:6 %store_ln317 = store i16 %trunc_ln717_5, i16 %conv_i_i_i15491294_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="379" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:30 %ret_V_2 = sub i24 %lhs_V_37, i24 %mul_ln1246_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:31 %trunc_ln717_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:33 %lhs_V_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_31, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_38"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:34 %mul_ln1246_3 = mul i24 %sext_ln1171, i24 %sext_ln1171_146

]]></Node>
<StgValue><ssdm name="mul_ln1246_3"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:35 %ret_V_3 = sub i24 %lhs_V_38, i24 %mul_ln1246_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:39 %mul_ln1246_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_147

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:42 %sext_ln1171_148 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_148"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:44 %mul_ln1246_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_148

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161322_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161318_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161314_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161310_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161306_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:5 %store_ln300 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161302_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:5 %store_ln300 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161298_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:5 %store_ln317 = store i16 %trunc_ln717_6, i16 %conv_i_i_i15161326_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="411" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:35 %ret_V_3 = sub i24 %lhs_V_38, i24 %mul_ln1246_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:36 %trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:38 %lhs_V_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_1, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_39"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:39 %mul_ln1246_4 = mul i24 %sext_ln1171, i24 %sext_ln1171_147

]]></Node>
<StgValue><ssdm name="mul_ln1246_4"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:40 %ret_V_4 = sub i24 %lhs_V_39, i24 %mul_ln1246_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:44 %mul_ln1246_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_148

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:47 %sext_ln1171_149 = sext i16 %r_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_149"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:49 %mul_ln1246_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_149

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831354_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831350_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831346_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831342_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831338_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:4 %store_ln300 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831334_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:4 %store_ln300 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831330_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:4 %store_ln317 = store i16 %trunc_ln717_7, i16 %conv_i_i_i14831358_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="443" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:40 %ret_V_4 = sub i24 %lhs_V_39, i24 %mul_ln1246_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:41 %trunc_ln717_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:43 %lhs_V_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_2, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_40"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:44 %mul_ln1246_5 = mul i24 %sext_ln1171, i24 %sext_ln1171_148

]]></Node>
<StgValue><ssdm name="mul_ln1246_5"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:45 %ret_V_5 = sub i24 %lhs_V_40, i24 %mul_ln1246_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:49 %mul_ln1246_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_149

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:52 %sext_ln1171_150 = sext i16 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_150"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:54 %mul_ln1246_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_150

]]></Node>
<StgValue><ssdm name="mul_ln1246_7"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501386_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501382_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501378_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501374_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501370_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:3 %store_ln300 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501366_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:3 %store_ln300 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501362_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:3 %store_ln317 = store i16 %trunc_ln717_8, i16 %conv_i_i_i14501390_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="475" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:45 %ret_V_5 = sub i24 %lhs_V_40, i24 %mul_ln1246_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:46 %trunc_ln717_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:48 %lhs_V_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_3, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_41"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:49 %mul_ln1246_6 = mul i24 %sext_ln1171, i24 %sext_ln1171_149

]]></Node>
<StgValue><ssdm name="mul_ln1246_6"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:50 %ret_V_6 = sub i24 %lhs_V_41, i24 %mul_ln1246_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:54 %mul_ln1246_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_150

]]></Node>
<StgValue><ssdm name="mul_ln1246_7"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:57 %sext_ln1171_151 = sext i16 %r_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_151"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:59 %mul_ln1246_8 = mul i24 %sext_ln1171, i24 %sext_ln1171_151

]]></Node>
<StgValue><ssdm name="mul_ln1246_8"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171418_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171414_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171410_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171406_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171402_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:2 %store_ln300 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171398_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:2 %store_ln300 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171394_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:2 %store_ln317 = store i16 %trunc_ln717_9, i16 %conv_i_i_i14171422_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="507" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:50 %ret_V_6 = sub i24 %lhs_V_41, i24 %mul_ln1246_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:51 %trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:53 %lhs_V_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_4, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_42"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:54 %mul_ln1246_7 = mul i24 %sext_ln1171, i24 %sext_ln1171_150

]]></Node>
<StgValue><ssdm name="mul_ln1246_7"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:55 %ret_V_7 = sub i24 %lhs_V_42, i24 %mul_ln1246_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:59 %mul_ln1246_8 = mul i24 %sext_ln1171, i24 %sext_ln1171_151

]]></Node>
<StgValue><ssdm name="mul_ln1246_8"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:62 %sext_ln1171_152 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_152"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:64 %mul_ln1246_9 = mul i24 %sext_ln1171, i24 %sext_ln1171_152

]]></Node>
<StgValue><ssdm name="mul_ln1246_9"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841450_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841446_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841442_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841438_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841434_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:1 %store_ln300 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841430_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:1 %store_ln300 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841426_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:1 %store_ln317 = store i16 %trunc_ln717_s, i16 %conv_i_i_i13841454_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="539" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:55 %ret_V_7 = sub i24 %lhs_V_42, i24 %mul_ln1246_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:56 %trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:58 %lhs_V_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_5, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_43"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:59 %mul_ln1246_8 = mul i24 %sext_ln1171, i24 %sext_ln1171_151

]]></Node>
<StgValue><ssdm name="mul_ln1246_8"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:60 %ret_V_8 = sub i24 %lhs_V_43, i24 %mul_ln1246_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:64 %mul_ln1246_9 = mul i24 %sext_ln1171, i24 %sext_ln1171_152

]]></Node>
<StgValue><ssdm name="mul_ln1246_9"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:67 %sext_ln1171_153 = sext i16 %r_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_153"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:69 %mul_ln1246_10 = mul i24 %sext_ln1171, i24 %sext_ln1171_153

]]></Node>
<StgValue><ssdm name="mul_ln1246_10"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511482_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511478_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511474_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511470_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511466_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:0 %store_ln300 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511462_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:0 %store_ln300 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511458_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:0 %store_ln317 = store i16 %trunc_ln717_1, i16 %conv_i_i_i13511486_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="571" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:60 %ret_V_8 = sub i24 %lhs_V_43, i24 %mul_ln1246_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:61 %trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:63 %lhs_V_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_32, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_44"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:64 %mul_ln1246_9 = mul i24 %sext_ln1171, i24 %sext_ln1171_152

]]></Node>
<StgValue><ssdm name="mul_ln1246_9"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:65 %ret_V_9 = sub i24 %lhs_V_44, i24 %mul_ln1246_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:69 %mul_ln1246_10 = mul i24 %sext_ln1171, i24 %sext_ln1171_153

]]></Node>
<StgValue><ssdm name="mul_ln1246_10"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:72 %sext_ln1171_154 = sext i16 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_154"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:74 %mul_ln1246_11 = mul i24 %sext_ln1171, i24 %sext_ln1171_154

]]></Node>
<StgValue><ssdm name="mul_ln1246_11"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181202_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181170_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181138_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181106_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181074_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:14 %store_ln300 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181042_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:14 %store_ln300 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181010_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:14 %store_ln317 = store i16 %trunc_ln717_2, i16 %conv_i_i_i13181234_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="603" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:65 %ret_V_9 = sub i24 %lhs_V_44, i24 %mul_ln1246_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:66 %trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:68 %lhs_V_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_33, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_45"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:69 %mul_ln1246_10 = mul i24 %sext_ln1171, i24 %sext_ln1171_153

]]></Node>
<StgValue><ssdm name="mul_ln1246_10"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:70 %ret_V_10 = sub i24 %lhs_V_45, i24 %mul_ln1246_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:74 %mul_ln1246_11 = mul i24 %sext_ln1171, i24 %sext_ln1171_154

]]></Node>
<StgValue><ssdm name="mul_ln1246_11"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:77 %sext_ln1171_155 = sext i16 %r_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_155"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:79 %mul_ln1246_12 = mul i24 %sext_ln1171, i24 %sext_ln1171_155

]]></Node>
<StgValue><ssdm name="mul_ln1246_12"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851206_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851174_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851142_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851110_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851078_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:13 %store_ln300 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851046_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:13 %store_ln300 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851014_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:13 %store_ln317 = store i16 %trunc_ln717_3, i16 %conv_i_i_i12851238_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="635" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:70 %ret_V_10 = sub i24 %lhs_V_45, i24 %mul_ln1246_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:71 %trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:73 %lhs_V_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_34, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_46"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:74 %mul_ln1246_11 = mul i24 %sext_ln1171, i24 %sext_ln1171_154

]]></Node>
<StgValue><ssdm name="mul_ln1246_11"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:75 %ret_V_11 = sub i24 %lhs_V_46, i24 %mul_ln1246_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:79 %mul_ln1246_12 = mul i24 %sext_ln1171, i24 %sext_ln1171_155

]]></Node>
<StgValue><ssdm name="mul_ln1246_12"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:82 %sext_ln1171_156 = sext i16 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_156"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:84 %mul_ln1246_13 = mul i24 %sext_ln1171, i24 %sext_ln1171_156

]]></Node>
<StgValue><ssdm name="mul_ln1246_13"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521210_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521178_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521146_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521114_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521082_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:12 %store_ln300 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521050_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:12 %store_ln300 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521018_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:12 %store_ln317 = store i16 %trunc_ln717_4, i16 %conv_i_i_i12521242_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="667" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:75 %ret_V_11 = sub i24 %lhs_V_46, i24 %mul_ln1246_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:76 %trunc_ln717_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_10"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:78 %lhs_V_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_35, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_47"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:79 %mul_ln1246_12 = mul i24 %sext_ln1171, i24 %sext_ln1171_155

]]></Node>
<StgValue><ssdm name="mul_ln1246_12"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:80 %ret_V_12 = sub i24 %lhs_V_47, i24 %mul_ln1246_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:84 %mul_ln1246_13 = mul i24 %sext_ln1171, i24 %sext_ln1171_156

]]></Node>
<StgValue><ssdm name="mul_ln1246_13"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:87 %sext_ln1171_157 = sext i16 %r_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_157"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:88 %mul_ln736 = mul i24 %sext_ln1171, i24 %sext_ln1171_157

]]></Node>
<StgValue><ssdm name="mul_ln736"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191214_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191182_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191150_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191118_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191086_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:11 %store_ln300 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191054_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:11 %store_ln300 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191022_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:11 %store_ln317 = store i16 %trunc_ln717_10, i16 %conv_i_i_i12191246_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="699" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:80 %ret_V_12 = sub i24 %lhs_V_47, i24 %mul_ln1246_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:81 %trunc_ln717_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_11"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:83 %lhs_V_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_36, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_48"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:84 %mul_ln1246_13 = mul i24 %sext_ln1171, i24 %sext_ln1171_156

]]></Node>
<StgValue><ssdm name="mul_ln1246_13"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:85 %ret_V_13 = sub i24 %lhs_V_48, i24 %mul_ln1246_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:88 %mul_ln736 = mul i24 %sext_ln1171, i24 %sext_ln1171_157

]]></Node>
<StgValue><ssdm name="mul_ln736"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:93 %sext_ln1171_158 = sext i16 %r_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_158"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:94 %mul_ln736_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_158

]]></Node>
<StgValue><ssdm name="mul_ln736_1"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861218_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861186_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861154_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861122_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861090_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:10 %store_ln300 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861058_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:10 %store_ln300 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861026_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:10 %store_ln317 = store i16 %trunc_ln717_11, i16 %conv_i_i_i11861250_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="731" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:85 %ret_V_13 = sub i24 %lhs_V_48, i24 %mul_ln1246_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="732" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:86 %trunc_ln717_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_12"/></StgValue>
</operation>

<operation id="733" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:88 %mul_ln736 = mul i24 %sext_ln1171, i24 %sext_ln1171_157

]]></Node>
<StgValue><ssdm name="mul_ln736"/></StgValue>
</operation>

<operation id="734" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:90 %lhs_V_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_49, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_50"/></StgValue>
</operation>

<operation id="735" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:91 %ret_V_14 = sub i24 %lhs_V_50, i24 %mul_ln736

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="736" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:94 %mul_ln736_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_158

]]></Node>
<StgValue><ssdm name="mul_ln736_1"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531222_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531190_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531158_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531126_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531094_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:9 %store_ln300 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531062_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:9 %store_ln300 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531030_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:9 %store_ln317 = store i16 %trunc_ln717_12, i16 %conv_i_i_i11531254_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="761" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:91 %ret_V_14 = sub i24 %lhs_V_50, i24 %mul_ln736

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:92 %trunc_ln717_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_13"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:94 %mul_ln736_1 = mul i24 %sext_ln1171, i24 %sext_ln1171_158

]]></Node>
<StgValue><ssdm name="mul_ln736_1"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:96 %lhs_V_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_V_51, i8 0

]]></Node>
<StgValue><ssdm name="lhs_V_52"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:97 %ret_V_15 = sub i24 %lhs_V_52, i24 %mul_ln736_1

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201226_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201194_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201162_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201130_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201098_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:8 %store_ln300 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201066_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:8 %store_ln300 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201034_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:8 %store_ln317 = store i16 %trunc_ln717_13, i16 %conv_i_i_i11201258_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="790" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:97 %ret_V_15 = sub i24 %lhs_V_52, i24 %mul_ln736_1

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i:98 %trunc_ln717_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_14"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.6.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621230_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.5.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621198_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.4.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621166_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.3.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621134_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.2.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621102_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge148:7 %store_ln300 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621070_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i1069.i.V1.i3922975.exit.i_crit_edge:7 %store_ln300 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621038_i_out

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln300" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V32.i.i.i3742979.case.7.i:7 %store_ln317 = store i16 %trunc_ln717_14, i16 %conv_i_i_i3621262_i_out

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="816" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="832" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="833" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="834" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="835" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="836" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="837" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="838" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="839" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="840" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="841" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="842" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="843" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="844" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="845" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="846" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="847" st_id="22" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="848" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="849" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="850" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="851" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="864" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="868" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="872" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="873" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="874" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="876" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="880" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="888" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="893" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="894" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="895" st_id="25" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="896" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="897" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="898" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="899" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="912" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="913" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="914" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="915" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="916" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="917" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="918" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="919" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="920" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="921" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="922" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="923" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="924" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="925" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="926" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="927" st_id="27" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="928" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="929" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="930" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="931" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="932" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="933" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="934" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="935" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="936" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="937" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="938" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="939" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="940" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="941" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="942" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="943" st_id="28" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="944" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:3 %sdiv_ln1201 = sdiv i24 %t_2, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:4 %trunc_ln712 = trunc i16 %sdiv_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:6 %sdiv_ln1201_1 = sdiv i24 %t_3, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:7 %trunc_ln712_1 = trunc i16 %sdiv_ln1201_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:9 %sdiv_ln1201_2 = sdiv i24 %t_5, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_2"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:10 %trunc_ln712_2 = trunc i16 %sdiv_ln1201_2

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:12 %sdiv_ln1201_3 = sdiv i24 %t_7, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_3"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:13 %trunc_ln712_3 = trunc i16 %sdiv_ln1201_3

]]></Node>
<StgValue><ssdm name="trunc_ln712_3"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:15 %sdiv_ln1201_4 = sdiv i24 %t_9, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_4"/></StgValue>
</operation>

<operation id="953" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:16 %trunc_ln712_4 = trunc i16 %sdiv_ln1201_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_4"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:18 %sdiv_ln1201_5 = sdiv i24 %t_42, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_5"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:19 %trunc_ln712_5 = trunc i16 %sdiv_ln1201_5

]]></Node>
<StgValue><ssdm name="trunc_ln712_5"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:21 %sdiv_ln1201_6 = sdiv i24 %t_43, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_6"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:22 %trunc_ln712_6 = trunc i16 %sdiv_ln1201_6

]]></Node>
<StgValue><ssdm name="trunc_ln712_6"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:24 %sdiv_ln1201_7 = sdiv i24 %t_44, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_7"/></StgValue>
</operation>

<operation id="959" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:25 %trunc_ln712_7 = trunc i16 %sdiv_ln1201_7

]]></Node>
<StgValue><ssdm name="trunc_ln712_7"/></StgValue>
</operation>

<operation id="960" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:27 %sdiv_ln1201_8 = sdiv i24 %t_45, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_8"/></StgValue>
</operation>

<operation id="961" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:28 %trunc_ln712_8 = trunc i16 %sdiv_ln1201_8

]]></Node>
<StgValue><ssdm name="trunc_ln712_8"/></StgValue>
</operation>

<operation id="962" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:30 %sdiv_ln1201_9 = sdiv i24 %t_46, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_9"/></StgValue>
</operation>

<operation id="963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:31 %trunc_ln712_9 = trunc i16 %sdiv_ln1201_9

]]></Node>
<StgValue><ssdm name="trunc_ln712_9"/></StgValue>
</operation>

<operation id="964" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:33 %sdiv_ln1201_10 = sdiv i24 %t_47, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_10"/></StgValue>
</operation>

<operation id="965" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:34 %trunc_ln712_10 = trunc i16 %sdiv_ln1201_10

]]></Node>
<StgValue><ssdm name="trunc_ln712_10"/></StgValue>
</operation>

<operation id="966" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:36 %sdiv_ln1201_11 = sdiv i24 %t_48, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_11"/></StgValue>
</operation>

<operation id="967" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:37 %trunc_ln712_11 = trunc i16 %sdiv_ln1201_11

]]></Node>
<StgValue><ssdm name="trunc_ln712_11"/></StgValue>
</operation>

<operation id="968" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:39 %sdiv_ln1201_12 = sdiv i24 %t_49, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_12"/></StgValue>
</operation>

<operation id="969" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:40 %trunc_ln712_12 = trunc i16 %sdiv_ln1201_12

]]></Node>
<StgValue><ssdm name="trunc_ln712_12"/></StgValue>
</operation>

<operation id="970" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:42 %sdiv_ln1201_13 = sdiv i24 %t_50, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_13"/></StgValue>
</operation>

<operation id="971" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:43 %trunc_ln712_13 = trunc i16 %sdiv_ln1201_13

]]></Node>
<StgValue><ssdm name="trunc_ln712_13"/></StgValue>
</operation>

<operation id="972" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:45 %sdiv_ln1201_14 = sdiv i24 %t_51, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_14"/></StgValue>
</operation>

<operation id="973" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:46 %trunc_ln712_14 = trunc i16 %sdiv_ln1201_14

]]></Node>
<StgValue><ssdm name="trunc_ln712_14"/></StgValue>
</operation>

<operation id="974" st_id="29" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:48 %sdiv_ln1201_15 = sdiv i24 %t_52, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_15"/></StgValue>
</operation>

<operation id="975" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i:49 %trunc_ln712_15 = trunc i16 %sdiv_ln1201_15

]]></Node>
<StgValue><ssdm name="trunc_ln712_15"/></StgValue>
</operation>

<operation id="976" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511482_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="977" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841450_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="978" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171418_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="979" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501386_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="980" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831354_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="981" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161322_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="982" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491290_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="983" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621230_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="984" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201226_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="985" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531222_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="986" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861218_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="987" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191214_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="988" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521210_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="989" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851206_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="990" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181202_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="991" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.6.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i15821002_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="992" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511478_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="993" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841446_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="994" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171414_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="995" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501382_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="996" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831350_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="997" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161318_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491286_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="999" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621198_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1000" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201194_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531190_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861186_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191182_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521178_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1005" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851174_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181170_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.5.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i1582998_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511474_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841442_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171410_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501378_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831346_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161314_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491282_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621166_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1016" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201162_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1017" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531158_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1018" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861154_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1019" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191150_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1020" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521146_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1021" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851142_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181138_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.4.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i1582994_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511470_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841438_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171406_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501374_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831342_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161310_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491278_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621134_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201130_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1033" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531126_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1034" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861122_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1035" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191118_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1036" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521114_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1037" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851110_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1038" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181106_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1039" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.3.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i1582990_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1040" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511466_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1041" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841434_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1042" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171402_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1043" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501370_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1044" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831338_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1045" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161306_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1046" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491274_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1047" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621102_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1048" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201098_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531094_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1050" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861090_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1051" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191086_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1052" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521082_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1053" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851078_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1054" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181074_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1055" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.2.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i1582986_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1056" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:0 %store_ln280 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511462_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1057" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:1 %store_ln280 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841430_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1058" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:2 %store_ln280 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171398_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1059" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:3 %store_ln280 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501366_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1060" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:4 %store_ln280 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831334_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1061" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:5 %store_ln280 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161302_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1062" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:6 %store_ln280 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491270_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1063" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:7 %store_ln280 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621070_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1064" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:8 %store_ln280 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201066_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1065" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:9 %store_ln280 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531062_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1066" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:10 %store_ln280 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861058_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1067" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:11 %store_ln280 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191054_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1068" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:12 %store_ln280 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521050_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1069" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:13 %store_ln280 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851046_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1070" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:14 %store_ln280 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181042_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1071" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge147:15 %store_ln280 = store i16 %trunc_ln712, i16 %conv_i_i_i1582982_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1072" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:0 %store_ln280 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511458_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1073" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:1 %store_ln280 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841426_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1074" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:2 %store_ln280 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171394_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1075" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:3 %store_ln280 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501362_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1076" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:4 %store_ln280 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831330_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1077" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:5 %store_ln280 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161298_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1078" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:6 %store_ln280 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491266_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1079" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:7 %store_ln280 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621038_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1080" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:8 %store_ln280 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201034_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:9 %store_ln280 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531030_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1082" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:10 %store_ln280 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861026_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1083" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:11 %store_ln280 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191022_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1084" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:12 %store_ln280 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521018_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1085" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:13 %store_ln280 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851014_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1086" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:14 %store_ln280 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181010_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1087" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1607.i.V1.i3922975.exit.i_crit_edge:15 %store_ln280 = store i16 %trunc_ln712, i16 %conv_i_i_i1582978_i_out

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1088" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:0 %store_ln297 = store i16 %trunc_ln712_7, i16 %conv_i_i_i13511486_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1089" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:1 %store_ln297 = store i16 %trunc_ln712_6, i16 %conv_i_i_i13841454_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1090" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:2 %store_ln297 = store i16 %trunc_ln712_5, i16 %conv_i_i_i14171422_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1091" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:3 %store_ln297 = store i16 %trunc_ln712_4, i16 %conv_i_i_i14501390_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1092" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:4 %store_ln297 = store i16 %trunc_ln712_3, i16 %conv_i_i_i14831358_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1093" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:5 %store_ln297 = store i16 %trunc_ln712_2, i16 %conv_i_i_i15161326_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1094" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:6 %store_ln297 = store i16 %trunc_ln712_1, i16 %conv_i_i_i15491294_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1095" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:7 %store_ln297 = store i16 %trunc_ln712_15, i16 %conv_i_i_i3621262_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1096" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:8 %store_ln297 = store i16 %trunc_ln712_14, i16 %conv_i_i_i11201258_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1097" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:9 %store_ln297 = store i16 %trunc_ln712_13, i16 %conv_i_i_i11531254_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1098" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:10 %store_ln297 = store i16 %trunc_ln712_12, i16 %conv_i_i_i11861250_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1099" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:11 %store_ln297 = store i16 %trunc_ln712_11, i16 %conv_i_i_i12191246_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:12 %store_ln297 = store i16 %trunc_ln712_10, i16 %conv_i_i_i12521242_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:13 %store_ln297 = store i16 %trunc_ln712_9, i16 %conv_i_i_i12851238_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1102" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:14 %store_ln297 = store i16 %trunc_ln712_8, i16 %conv_i_i_i13181234_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="1103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
<literal name="i_23_cast_i_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V1.i3922975.case.7.i:15 %store_ln297 = store i16 %trunc_ln712, i16 %conv_i_i_i15821006_i_out

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
