# compile vhdl design source files
vhdl xil_defaultlib  "../../../proyectoFinal.srcs/sources_1/new/package_dsed.vhd"
vhdl xil_defaultlib  "../../../proyectoFinal.srcs/sources_1/new/FSMD_microphone.vhd"
vhdl xil_defaultlib  "../../../proyectoFinal.srcs/sources_1/new/en_4_cycles.vhd"
vhdl xil_defaultlib  "../../../proyectoFinal.srcs/sim_1/new/tb_FSMD_microphone.vhd"

# Do not sort compile order
nosort
