# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/guille/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:46 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:38:46 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:46 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv 
# -- Compiling module imem_tb
# 
# Top level modules:
# 	imem_tb
# End time: 12:38:46 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  imem_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" imem_tb 
# Start time: 12:38:46 on Sep 01,2023
# Loading sv_std.std
# Loading work.imem_tb
# Loading work.imem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# q:          0
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv(10)
#    Time: 2 ps  Iteration: 0  Instance: /imem_tb
# Break in Module imem_tb at /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv line 10
# 
# stdin: <EOF>
do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:16 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:39:16 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:16 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv 
# -- Compiling module imem_tb
# 
# Top level modules:
# 	imem_tb
# End time: 12:39:16 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  imem_tb
# End time: 12:39:17 on Sep 01,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" imem_tb 
# Start time: 12:39:17 on Sep 01,2023
# Loading sv_std.std
# Loading work.imem_tb
# Loading work.imem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# q:          1
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv(10)
#    Time: 2 ps  Iteration: 0  Instance: /imem_tb
# Break in Module imem_tb at /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv line 10
do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:41 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv 
# -- Compiling module imem
# ** Error: /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv(9): (vlog-2730) Undefined variable: 'rom'.
# End time: 12:42:41 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/guille/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./SingleCycleProcessor_run_msim_rtl_verilog.do line 8
# /home/guille/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}"
do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:56 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:42:56 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:56 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv 
# -- Compiling module imem_tb
# 
# Top level modules:
# 	imem_tb
# End time: 12:42:56 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  imem_tb
# End time: 12:42:59 on Sep 01,2023, Elapsed time: 0:03:42
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" imem_tb 
# Start time: 12:42:59 on Sep 01,2023
# Loading sv_std.std
# Loading work.imem_tb
# Loading work.imem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# q: f8000001
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv(10)
#    Time: 2 ps  Iteration: 0  Instance: /imem_tb
# Break in Module imem_tb at /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv line 10
do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:26 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:43:26 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/guille/famaf/arqui/SingleCycleProcessor {/home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:26 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/guille/famaf/arqui/SingleCycleProcessor" /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv 
# -- Compiling module imem_tb
# 
# Top level modules:
# 	imem_tb
# End time: 12:43:26 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  imem_tb
# End time: 12:43:27 on Sep 01,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" imem_tb 
# Start time: 12:43:27 on Sep 01,2023
# Loading sv_std.std
# Loading work.imem_tb
# Loading work.imem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# q: f8008002
# ** Note: $stop    : /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv(10)
#    Time: 2 ps  Iteration: 0  Instance: /imem_tb
# Break in Module imem_tb at /home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv line 10
# End time: 12:51:37 on Sep 01,2023, Elapsed time: 0:08:10
# Errors: 0, Warnings: 0
