IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2022-04-20 15:11
Instance: ddr3_core (F:\pds_project\ConvKing\ipcore\ddr3_core\ddr3_core.idf)
Model: Logos HMIC_H (1.1)
Part: Logos-PGL22G-MBG324--6
Create directory 'example_design' ...
Create directory 'pnr' ...
Create directory 'pnr\ctrl_phy_22' ...
Create directory 'rtl' ...
Create directory 'sim' ...
Copy 'example_design\bench' to 'example_design' ...
Copy 'example_design\rtl' to 'example_design' ...
Copy 'pnr\ctrl_phy_22\ip_filelist.f' to 'pnr\ctrl_phy_22' ...
Copy 'pnr\ctrl_phy_22\prj_filelist.f' to 'pnr\ctrl_phy_22' ...
Copy 'rtl\ipsl_hmic_h_ddrc_apb_reset_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrc_top_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_phy_io_v1_1.v' to 'rtl' ...
Copy 'rtl\ipsl_hmic_h_phy_top_v1_1.v' to 'rtl' ...
Copy 'rtl\pll' to 'rtl' ...
Copy 'ipsl_hmic_h_top_v1_1_wrapper.v.xml' ...
Copy 'readme.txt' ...
Compile file 'ipsl_hmic_h_top_v1_1_wrapper.v.xml' to 'ddr3_core.v' ...
Found top module 'ddr3_core' in file 'ddr3_core.v'.
Compile file 'rtl\pll\pll_50_400_v1_1.v.xml' to 'rtl\pll\pll_50_400_v1_1.v' ...
Compile file 'example_design\rtl\ipsl_hmic_h_top_test.v.xml' to 'example_design\rtl\ipsl_hmic_h_top_test.v' ...
Compile file 'example_design\bench\ddr_test_top_tb.v.xml' to 'example_design\bench\ddr_test_top_tb.v' ...
Run file 'createFiles.tcl' ...
Create template file 'ddr3_core_tmpl.v' ...
Create template file 'ddr3_core_tmpl.vhdl' ...
Done: 0 error(s), 0 warning(s)
