<stg><name>runge_kutta_45_Pipeline_13</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index2729_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index2729_t"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_in_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %r_in_V_1_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_1_21"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %r_in_V_1_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_1_22"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:5 %r_in_V_0_3_150_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_0_3_150

]]></Node>
<StgValue><ssdm name="r_in_V_0_3_150_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:6 %r_in_V_1_3_148_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_1_3_148

]]></Node>
<StgValue><ssdm name="r_in_V_1_3_148_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:7 %r_in_V_2_3_146_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_2_3_146

]]></Node>
<StgValue><ssdm name="r_in_V_2_3_146_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i85 %r_in_V_2_3_146_read, i85 %r_in_V_1_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i85 %r_in_V_1_3_148_read, i85 %r_in_V_1_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i85 %r_in_V_0_3_150_read, i85 %r_in_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i2 0, i2 %loop_index2729_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %load-store-loop2728

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop2728:0 %loop_index2729_t_load = load i2 %loop_index2729_t

]]></Node>
<StgValue><ssdm name="loop_index2729_t_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2728:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2728:2 %exitcond516823 = icmp_eq  i2 %loop_index2729_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond516823"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2728:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2728:4 %empty_76 = add i2 %loop_index2729_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2728:5 %br_ln0 = br i1 %exitcond516823, void %load-store-loop2728.split, void %load-store-loop2725.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="2">
<![CDATA[
load-store-loop2728.split:0 %loop_index2729_t_cast1 = zext i2 %loop_index2729_t_load

]]></Node>
<StgValue><ssdm name="loop_index2729_t_cast1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
load-store-loop2728.split:1 %empty_77 = add i15 %tmp, i15 %loop_index2729_t_cast1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="15">
<![CDATA[
load-store-loop2728.split:2 %p_cast = zext i15 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2728.split:3 %yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="yy_loc_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="85" op_0_bw="15">
<![CDATA[
load-store-loop2728.split:4 %r_in_V_1_24 = load i15 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="r_in_V_1_24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop2728.split:5 %switch_ln0 = switch i2 %loop_index2729_t_load, void %branch26, i2 0, void %load-store-loop2728.split.load-store-loop2728.split286_crit_edge, i2 1, void %load-store-loop2728.split.load-store-loop2728.split286_crit_edge6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2728.split286:0 %store_ln0 = store i2 %empty_76, i2 %loop_index2729_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2728.split286:1 %br_ln0 = br void %load-store-loop2728

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2725.preheader.exitStub:0 %r_in_V_1_load = load i85 %r_in_V_1

]]></Node>
<StgValue><ssdm name="r_in_V_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2725.preheader.exitStub:1 %r_in_V_1_21_load = load i85 %r_in_V_1_21

]]></Node>
<StgValue><ssdm name="r_in_V_1_21_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2725.preheader.exitStub:2 %r_in_V_1_22_load = load i85 %r_in_V_1_22

]]></Node>
<StgValue><ssdm name="r_in_V_1_22_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2725.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_2_3_2_out, i85 %r_in_V_1_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2725.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_1_3_2_out, i85 %r_in_V_1_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2725.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %r_in_V_0_3_2_out, i85 %r_in_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond516823" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
load-store-loop2725.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="85" op_0_bw="15">
<![CDATA[
load-store-loop2728.split:4 %r_in_V_1_24 = load i15 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="r_in_V_1_24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2728.split.load-store-loop2728.split286_crit_edge6:0 %store_ln0 = store i85 %r_in_V_1_24, i85 %r_in_V_1_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2728.split.load-store-loop2728.split286_crit_edge6:1 %br_ln0 = br void %load-store-loop2728.split286

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2728.split.load-store-loop2728.split286_crit_edge:0 %store_ln0 = store i85 %r_in_V_1_24, i85 %r_in_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2728.split.load-store-loop2728.split286_crit_edge:1 %br_ln0 = br void %load-store-loop2728.split286

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="!0"/>
<literal name="loop_index2729_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
branch26:0 %store_ln0 = store i85 %r_in_V_1_24, i85 %r_in_V_1_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2729_t_load" val="!0"/>
<literal name="loop_index2729_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln0 = br void %load-store-loop2728.split286

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
