
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004224  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011bc  080043ac  080043ac  000053ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005568  08005568  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005568  08005568  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005568  08005568  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005568  08005568  00006568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800556c  0800556c  0000656c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005570  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000158  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000016c  2000016c  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bcf9  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021a5  00000000  00000000  00012d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a48  00000000  00000000  00014ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007c9  00000000  00000000  00015930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ad8f  00000000  00000000  000160f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ee3f  00000000  00000000  00030e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099a3c  00000000  00000000  0003fcc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d9703  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000027a0  00000000  00000000  000d9748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000dbee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004394 	.word	0x08004394

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004394 	.word	0x08004394

080001c8 <ILI9341_DrawHollowRectangleCoord>:
		}
	}
}

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4604      	mov	r4, r0
 80001d0:	4608      	mov	r0, r1
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	4623      	mov	r3, r4
 80001d8:	80fb      	strh	r3, [r7, #6]
 80001da:	4603      	mov	r3, r0
 80001dc:	80bb      	strh	r3, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	807b      	strh	r3, [r7, #2]
 80001e2:	4613      	mov	r3, r2
 80001e4:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 80001ee:	2300      	movs	r3, #0
 80001f0:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 80001f6:	f04f 0300 	mov.w	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 80001fc:	887a      	ldrh	r2, [r7, #2]
 80001fe:	88fb      	ldrh	r3, [r7, #6]
 8000200:	1ad3      	subs	r3, r2, r3
 8000202:	ee07 3a90 	vmov	s15, r3
 8000206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800020a:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negX = 1;
 800020e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000212:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800021a:	d501      	bpl.n	8000220 <ILI9341_DrawHollowRectangleCoord+0x58>
 800021c:	2301      	movs	r3, #1
 800021e:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000220:	f04f 0300 	mov.w	r3, #0
 8000224:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 8000226:	883a      	ldrh	r2, [r7, #0]
 8000228:	88bb      	ldrh	r3, [r7, #4]
 800022a:	1ad3      	subs	r3, r2, r3
 800022c:	ee07 3a90 	vmov	s15, r3
 8000230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000234:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negY = 1;
 8000238:	edd7 7a03 	vldr	s15, [r7, #12]
 800023c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000244:	d501      	bpl.n	800024a <ILI9341_DrawHollowRectangleCoord+0x82>
 8000246:	2301      	movs	r3, #1
 8000248:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 800024a:	7cfb      	ldrb	r3, [r7, #19]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d104      	bne.n	800025a <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 8000250:	887a      	ldrh	r2, [r7, #2]
 8000252:	88fb      	ldrh	r3, [r7, #6]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	82fb      	strh	r3, [r7, #22]
 8000258:	e003      	b.n	8000262 <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 800025a:	88fa      	ldrh	r2, [r7, #6]
 800025c:	887b      	ldrh	r3, [r7, #2]
 800025e:	1ad3      	subs	r3, r2, r3
 8000260:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 8000262:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000264:	8afa      	ldrh	r2, [r7, #22]
 8000266:	88b9      	ldrh	r1, [r7, #4]
 8000268:	88f8      	ldrh	r0, [r7, #6]
 800026a:	f000 fceb 	bl	8000c44 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 800026e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000270:	8afa      	ldrh	r2, [r7, #22]
 8000272:	8839      	ldrh	r1, [r7, #0]
 8000274:	88f8      	ldrh	r0, [r7, #6]
 8000276:	f000 fce5 	bl	8000c44 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 800027a:	7cbb      	ldrb	r3, [r7, #18]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 8000280:	883a      	ldrh	r2, [r7, #0]
 8000282:	88bb      	ldrh	r3, [r7, #4]
 8000284:	1ad3      	subs	r3, r2, r3
 8000286:	82bb      	strh	r3, [r7, #20]
 8000288:	e003      	b.n	8000292 <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 800028a:	88ba      	ldrh	r2, [r7, #4]
 800028c:	883b      	ldrh	r3, [r7, #0]
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 8000292:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000294:	8aba      	ldrh	r2, [r7, #20]
 8000296:	88b9      	ldrh	r1, [r7, #4]
 8000298:	88f8      	ldrh	r0, [r7, #6]
 800029a:	f000 fd17 	bl	8000ccc <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 800029e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80002a0:	8aba      	ldrh	r2, [r7, #20]
 80002a2:	88b9      	ldrh	r1, [r7, #4]
 80002a4:	8878      	ldrh	r0, [r7, #2]
 80002a6:	f000 fd11 	bl	8000ccc <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 80002aa:	8afb      	ldrh	r3, [r7, #22]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d102      	bne.n	80002b6 <ILI9341_DrawHollowRectangleCoord+0xee>
 80002b0:	8abb      	ldrh	r3, [r7, #20]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d005      	beq.n	80002c2 <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 80002b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80002b8:	8839      	ldrh	r1, [r7, #0]
 80002ba:	887b      	ldrh	r3, [r7, #2]
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 fbff 	bl	8000ac0 <ILI9341_DrawPixel>
	}
}
 80002c2:	bf00      	nop
 80002c4:	371c      	adds	r7, #28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd90      	pop	{r4, r7, pc}

080002ca <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80002ca:	b590      	push	{r4, r7, lr}
 80002cc:	b08d      	sub	sp, #52	@ 0x34
 80002ce:	af02      	add	r7, sp, #8
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	4611      	mov	r1, r2
 80002d4:	461a      	mov	r2, r3
 80002d6:	4603      	mov	r3, r0
 80002d8:	73fb      	strb	r3, [r7, #15]
 80002da:	460b      	mov	r3, r1
 80002dc:	81bb      	strh	r3, [r7, #12]
 80002de:	4613      	mov	r3, r2
 80002e0:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80002e2:	7bfb      	ldrb	r3, [r7, #15]
 80002e4:	2b1e      	cmp	r3, #30
 80002e6:	d964      	bls.n	80003b2 <ILI9341_DrawChar+0xe8>
 80002e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	db60      	blt.n	80003b2 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	3301      	adds	r3, #1
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80002fe:	68bb      	ldr	r3, [r7, #8]
 8000300:	3302      	adds	r3, #2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	3303      	adds	r3, #3
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800030e:	7bfb      	ldrb	r3, [r7, #15]
 8000310:	3b20      	subs	r3, #32
 8000312:	7ffa      	ldrb	r2, [r7, #31]
 8000314:	fb02 f303 	mul.w	r3, r2, r3
 8000318:	3304      	adds	r3, #4
 800031a:	68ba      	ldr	r2, [r7, #8]
 800031c:	4413      	add	r3, r2
 800031e:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000320:	7fbb      	ldrb	r3, [r7, #30]
 8000322:	b29a      	uxth	r2, r3
 8000324:	7f7b      	ldrb	r3, [r7, #29]
 8000326:	b29c      	uxth	r4, r3
 8000328:	88f9      	ldrh	r1, [r7, #6]
 800032a:	89b8      	ldrh	r0, [r7, #12]
 800032c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	4623      	mov	r3, r4
 8000332:	f000 fc2b 	bl	8000b8c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	@ 0x24
 800033a:	e035      	b.n	80003a8 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 800033c:	2300      	movs	r3, #0
 800033e:	623b      	str	r3, [r7, #32]
 8000340:	e02b      	b.n	800039a <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000342:	7f3b      	ldrb	r3, [r7, #28]
 8000344:	6a3a      	ldr	r2, [r7, #32]
 8000346:	fb03 f202 	mul.w	r2, r3, r2
 800034a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800034c:	10db      	asrs	r3, r3, #3
 800034e:	f003 031f 	and.w	r3, r3, #31
 8000352:	4413      	add	r3, r2
 8000354:	3301      	adds	r3, #1
 8000356:	69ba      	ldr	r2, [r7, #24]
 8000358:	4413      	add	r3, r2
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 800035e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000360:	f003 0307 	and.w	r3, r3, #7
 8000364:	2201      	movs	r2, #1
 8000366:	fa02 f303 	lsl.w	r3, r2, r3
 800036a:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 800036c:	7dfa      	ldrb	r2, [r7, #23]
 800036e:	7dbb      	ldrb	r3, [r7, #22]
 8000370:	4013      	ands	r3, r2
 8000372:	b2db      	uxtb	r3, r3
 8000374:	2b00      	cmp	r3, #0
 8000376:	d00d      	beq.n	8000394 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000378:	6a3b      	ldr	r3, [r7, #32]
 800037a:	b29a      	uxth	r2, r3
 800037c:	89bb      	ldrh	r3, [r7, #12]
 800037e:	4413      	add	r3, r2
 8000380:	b298      	uxth	r0, r3
 8000382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000384:	b29a      	uxth	r2, r3
 8000386:	88fb      	ldrh	r3, [r7, #6]
 8000388:	4413      	add	r3, r2
 800038a:	b29b      	uxth	r3, r3
 800038c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800038e:	4619      	mov	r1, r3
 8000390:	f000 fb96 	bl	8000ac0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000394:	6a3b      	ldr	r3, [r7, #32]
 8000396:	3301      	adds	r3, #1
 8000398:	623b      	str	r3, [r7, #32]
 800039a:	7fbb      	ldrb	r3, [r7, #30]
 800039c:	6a3a      	ldr	r2, [r7, #32]
 800039e:	429a      	cmp	r2, r3
 80003a0:	dbcf      	blt.n	8000342 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80003a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003a4:	3301      	adds	r3, #1
 80003a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80003a8:	7f7b      	ldrb	r3, [r7, #29]
 80003aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80003ac:	429a      	cmp	r2, r3
 80003ae:	dbc5      	blt.n	800033c <ILI9341_DrawChar+0x72>
 80003b0:	e000      	b.n	80003b4 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80003b2:	bf00      	nop
			}
		}
	}
}
 80003b4:	372c      	adds	r7, #44	@ 0x2c
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd90      	pop	{r4, r7, pc}

080003ba <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b08a      	sub	sp, #40	@ 0x28
 80003be:	af02      	add	r7, sp, #8
 80003c0:	60f8      	str	r0, [r7, #12]
 80003c2:	60b9      	str	r1, [r7, #8]
 80003c4:	4611      	mov	r1, r2
 80003c6:	461a      	mov	r2, r3
 80003c8:	460b      	mov	r3, r1
 80003ca:	80fb      	strh	r3, [r7, #6]
 80003cc:	4613      	mov	r3, r2
 80003ce:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	3301      	adds	r3, #1
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80003de:	e02d      	b.n	800043c <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	7818      	ldrb	r0, [r3, #0]
 80003e4:	88b9      	ldrh	r1, [r7, #4]
 80003e6:	88fa      	ldrh	r2, [r7, #6]
 80003e8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80003ea:	9301      	str	r3, [sp, #4]
 80003ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80003ee:	9300      	str	r3, [sp, #0]
 80003f0:	460b      	mov	r3, r1
 80003f2:	68b9      	ldr	r1, [r7, #8]
 80003f4:	f7ff ff69 	bl	80002ca <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	3b20      	subs	r3, #32
 80003fe:	7ffa      	ldrb	r2, [r7, #31]
 8000400:	fb02 f303 	mul.w	r3, r2, r3
 8000404:	3304      	adds	r3, #4
 8000406:	68ba      	ldr	r2, [r7, #8]
 8000408:	4413      	add	r3, r2
 800040a:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800040c:	69bb      	ldr	r3, [r7, #24]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000412:	7dfb      	ldrb	r3, [r7, #23]
 8000414:	1c9a      	adds	r2, r3, #2
 8000416:	7fbb      	ldrb	r3, [r7, #30]
 8000418:	429a      	cmp	r2, r3
 800041a:	da07      	bge.n	800042c <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800041c:	7dfb      	ldrb	r3, [r7, #23]
 800041e:	b29a      	uxth	r2, r3
 8000420:	88fb      	ldrh	r3, [r7, #6]
 8000422:	4413      	add	r3, r2
 8000424:	b29b      	uxth	r3, r3
 8000426:	3302      	adds	r3, #2
 8000428:	80fb      	strh	r3, [r7, #6]
 800042a:	e004      	b.n	8000436 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800042c:	7fbb      	ldrb	r3, [r7, #30]
 800042e:	b29a      	uxth	r2, r3
 8000430:	88fb      	ldrh	r3, [r7, #6]
 8000432:	4413      	add	r3, r2
 8000434:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3301      	adds	r3, #1
 800043a:	60fb      	str	r3, [r7, #12]
	while (*str)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d1cd      	bne.n	80003e0 <ILI9341_DrawText+0x26>
	}
}
 8000444:	bf00      	nop
 8000446:	bf00      	nop
 8000448:	3720      	adds	r7, #32
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a07      	ldr	r2, [pc, #28]	@ (8000478 <HAL_SPI_TxCpltCallback+0x28>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800046a:	f001 fc8d 	bl	8001d88 <HAL_GPIO_WritePin>
  }
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000038 	.word	0x20000038

0800047c <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000486:	bf00      	nop
 8000488:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f003 0302 	and.w	r3, r3, #2
 8000492:	2b02      	cmp	r3, #2
 8000494:	d1f8      	bne.n	8000488 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000496:	1dfb      	adds	r3, r7, #7
 8000498:	2201      	movs	r2, #1
 800049a:	4619      	mov	r1, r3
 800049c:	4803      	ldr	r0, [pc, #12]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800049e:	f003 f8c3 	bl	8003628 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80004a2:	bf00      	nop
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000038 	.word	0x20000038

080004b0 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80004bc:	bf00      	nop
 80004be:	4b08      	ldr	r3, [pc, #32]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f003 0302 	and.w	r3, r3, #2
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d1f8      	bne.n	80004be <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80004cc:	887b      	ldrh	r3, [r7, #2]
 80004ce:	461a      	mov	r2, r3
 80004d0:	6879      	ldr	r1, [r7, #4]
 80004d2:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004d4:	f003 f8a8 	bl	8003628 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000038 	.word	0x20000038

080004e4 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f8:	f001 fc46 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000506:	f001 fc3f 	bl	8001d88 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff ffb5 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	b082      	sub	sp, #8
 800051e:	af00      	add	r7, sp, #0
 8000520:	4603      	mov	r3, r0
 8000522:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800052a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800052e:	f001 fc2b 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800053c:	f001 fc24 	bl	8001d88 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff9a 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	460b      	mov	r3, r1
 800055a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000566:	f001 fc0f 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000574:	f001 fc08 	bl	8001d88 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	4619      	mov	r1, r3
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f7ff ff97 	bl	80004b0 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800058a:	b590      	push	{r4, r7, lr}
 800058c:	b085      	sub	sp, #20
 800058e:	af00      	add	r7, sp, #0
 8000590:	4604      	mov	r4, r0
 8000592:	4608      	mov	r0, r1
 8000594:	4611      	mov	r1, r2
 8000596:	461a      	mov	r2, r3
 8000598:	4623      	mov	r3, r4
 800059a:	80fb      	strh	r3, [r7, #6]
 800059c:	4603      	mov	r3, r0
 800059e:	80bb      	strh	r3, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	807b      	strh	r3, [r7, #2]
 80005a4:	4613      	mov	r3, r2
 80005a6:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80005b8:	887b      	ldrh	r3, [r7, #2]
 80005ba:	0a1b      	lsrs	r3, r3, #8
 80005bc:	b29b      	uxth	r3, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80005c8:	202a      	movs	r0, #42	@ 0x2a
 80005ca:	f7ff ff8b 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	2104      	movs	r1, #4
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff ffbb 	bl	8000550 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80005da:	88bb      	ldrh	r3, [r7, #4]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	b29b      	uxth	r3, r3
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80005e4:	88bb      	ldrh	r3, [r7, #4]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80005ea:	883b      	ldrh	r3, [r7, #0]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80005f4:	883b      	ldrh	r3, [r7, #0]
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 80005fa:	202b      	movs	r0, #43	@ 0x2b
 80005fc:	f7ff ff72 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2104      	movs	r1, #4
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff ffa2 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800060c:	202c      	movs	r0, #44	@ 0x2c
 800060e:	f7ff ff69 	bl	80004e4 <ILI9341_WriteCommand>
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	bd90      	pop	{r4, r7, pc}

0800061a <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000628:	f001 fbae 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800062c:	200a      	movs	r0, #10
 800062e:	f000 ff6d 	bl	800150c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800063c:	f001 fba4 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f000 ff63 	bl	800150c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800064c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000650:	f001 fb9a 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800065a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065e:	f001 fb93 	bl	8001d88 <HAL_GPIO_WritePin>
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}

08000666 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000674:	f001 fb88 	bl	8001d88 <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}

0800067c <ILI9341_Init>:

void ILI9341_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000680:	f7ff fff1 	bl	8000666 <ILI9341_Enable>
	HAL_Delay(10);
 8000684:	200a      	movs	r0, #10
 8000686:	f000 ff41 	bl	800150c <HAL_Delay>
	ILI9341_Reset();
 800068a:	f7ff ffc6 	bl	800061a <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800068e:	2001      	movs	r0, #1
 8000690:	f7ff ff28 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000694:	200a      	movs	r0, #10
 8000696:	f000 ff39 	bl	800150c <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 800069a:	20cb      	movs	r0, #203	@ 0xcb
 800069c:	f7ff ff22 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80006a0:	2039      	movs	r0, #57	@ 0x39
 80006a2:	f7ff ff3a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80006a6:	202c      	movs	r0, #44	@ 0x2c
 80006a8:	f7ff ff37 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff ff34 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80006b2:	2034      	movs	r0, #52	@ 0x34
 80006b4:	f7ff ff31 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80006b8:	2002      	movs	r0, #2
 80006ba:	f7ff ff2e 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80006be:	20cf      	movs	r0, #207	@ 0xcf
 80006c0:	f7ff ff10 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ff28 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80006ca:	20c1      	movs	r0, #193	@ 0xc1
 80006cc:	f7ff ff25 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80006d0:	2030      	movs	r0, #48	@ 0x30
 80006d2:	f7ff ff22 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80006d6:	20e8      	movs	r0, #232	@ 0xe8
 80006d8:	f7ff ff04 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80006dc:	2085      	movs	r0, #133	@ 0x85
 80006de:	f7ff ff1c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f7ff ff19 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80006e8:	2078      	movs	r0, #120	@ 0x78
 80006ea:	f7ff ff16 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80006ee:	20ea      	movs	r0, #234	@ 0xea
 80006f0:	f7ff fef8 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006f4:	2000      	movs	r0, #0
 80006f6:	f7ff ff10 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006fa:	2000      	movs	r0, #0
 80006fc:	f7ff ff0d 	bl	800051a <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000700:	20ed      	movs	r0, #237	@ 0xed
 8000702:	f7ff feef 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000706:	2064      	movs	r0, #100	@ 0x64
 8000708:	f7ff ff07 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800070c:	2003      	movs	r0, #3
 800070e:	f7ff ff04 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000712:	2012      	movs	r0, #18
 8000714:	f7ff ff01 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000718:	2081      	movs	r0, #129	@ 0x81
 800071a:	f7ff fefe 	bl	800051a <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 800071e:	20f7      	movs	r0, #247	@ 0xf7
 8000720:	f7ff fee0 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000724:	2020      	movs	r0, #32
 8000726:	f7ff fef8 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 800072a:	20c0      	movs	r0, #192	@ 0xc0
 800072c:	f7ff feda 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000730:	2023      	movs	r0, #35	@ 0x23
 8000732:	f7ff fef2 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000736:	20c1      	movs	r0, #193	@ 0xc1
 8000738:	f7ff fed4 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 800073c:	2010      	movs	r0, #16
 800073e:	f7ff feec 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000742:	20c5      	movs	r0, #197	@ 0xc5
 8000744:	f7ff fece 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000748:	203e      	movs	r0, #62	@ 0x3e
 800074a:	f7ff fee6 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 800074e:	2028      	movs	r0, #40	@ 0x28
 8000750:	f7ff fee3 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000754:	20c7      	movs	r0, #199	@ 0xc7
 8000756:	f7ff fec5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 800075a:	2086      	movs	r0, #134	@ 0x86
 800075c:	f7ff fedd 	bl	800051a <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000760:	2036      	movs	r0, #54	@ 0x36
 8000762:	f7ff febf 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000766:	2048      	movs	r0, #72	@ 0x48
 8000768:	f7ff fed7 	bl	800051a <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 800076c:	203a      	movs	r0, #58	@ 0x3a
 800076e:	f7ff feb9 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000772:	2055      	movs	r0, #85	@ 0x55
 8000774:	f7ff fed1 	bl	800051a <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000778:	20b1      	movs	r0, #177	@ 0xb1
 800077a:	f7ff feb3 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fecb 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000784:	2018      	movs	r0, #24
 8000786:	f7ff fec8 	bl	800051a <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 800078a:	20b6      	movs	r0, #182	@ 0xb6
 800078c:	f7ff feaa 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000790:	2008      	movs	r0, #8
 8000792:	f7ff fec2 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000796:	2082      	movs	r0, #130	@ 0x82
 8000798:	f7ff febf 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 800079c:	2027      	movs	r0, #39	@ 0x27
 800079e:	f7ff febc 	bl	800051a <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80007a2:	20f2      	movs	r0, #242	@ 0xf2
 80007a4:	f7ff fe9e 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80007a8:	2000      	movs	r0, #0
 80007aa:	f7ff feb6 	bl	800051a <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80007ae:	2026      	movs	r0, #38	@ 0x26
 80007b0:	f7ff fe98 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f7ff feb0 	bl	800051a <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80007ba:	20e0      	movs	r0, #224	@ 0xe0
 80007bc:	f7ff fe92 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80007c0:	200f      	movs	r0, #15
 80007c2:	f7ff feaa 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80007c6:	2031      	movs	r0, #49	@ 0x31
 80007c8:	f7ff fea7 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80007cc:	202b      	movs	r0, #43	@ 0x2b
 80007ce:	f7ff fea4 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80007d2:	200c      	movs	r0, #12
 80007d4:	f7ff fea1 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80007d8:	200e      	movs	r0, #14
 80007da:	f7ff fe9e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80007de:	2008      	movs	r0, #8
 80007e0:	f7ff fe9b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80007e4:	204e      	movs	r0, #78	@ 0x4e
 80007e6:	f7ff fe98 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80007ea:	20f1      	movs	r0, #241	@ 0xf1
 80007ec:	f7ff fe95 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80007f0:	2037      	movs	r0, #55	@ 0x37
 80007f2:	f7ff fe92 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80007f6:	2007      	movs	r0, #7
 80007f8:	f7ff fe8f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80007fc:	2010      	movs	r0, #16
 80007fe:	f7ff fe8c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff fe89 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000808:	200e      	movs	r0, #14
 800080a:	f7ff fe86 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 800080e:	2009      	movs	r0, #9
 8000810:	f7ff fe83 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fe80 	bl	800051a <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 800081a:	20e1      	movs	r0, #225	@ 0xe1
 800081c:	f7ff fe62 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff fe7a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000826:	200e      	movs	r0, #14
 8000828:	f7ff fe77 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 800082c:	2014      	movs	r0, #20
 800082e:	f7ff fe74 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000832:	2003      	movs	r0, #3
 8000834:	f7ff fe71 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000838:	2011      	movs	r0, #17
 800083a:	f7ff fe6e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800083e:	2007      	movs	r0, #7
 8000840:	f7ff fe6b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000844:	2031      	movs	r0, #49	@ 0x31
 8000846:	f7ff fe68 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 800084a:	20c1      	movs	r0, #193	@ 0xc1
 800084c:	f7ff fe65 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000850:	2048      	movs	r0, #72	@ 0x48
 8000852:	f7ff fe62 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000856:	2008      	movs	r0, #8
 8000858:	f7ff fe5f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800085c:	200f      	movs	r0, #15
 800085e:	f7ff fe5c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000862:	200c      	movs	r0, #12
 8000864:	f7ff fe59 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000868:	2031      	movs	r0, #49	@ 0x31
 800086a:	f7ff fe56 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 800086e:	2036      	movs	r0, #54	@ 0x36
 8000870:	f7ff fe53 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000874:	200f      	movs	r0, #15
 8000876:	f7ff fe50 	bl	800051a <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 800087a:	2011      	movs	r0, #17
 800087c:	f7ff fe32 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000880:	2064      	movs	r0, #100	@ 0x64
 8000882:	f000 fe43 	bl	800150c <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000886:	2029      	movs	r0, #41	@ 0x29
 8000888:	f7ff fe2c 	bl	80004e4 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 800088c:	2003      	movs	r0, #3
 800088e:	f000 f803 	bl	8000898 <ILI9341_SetRotation>
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80008a2:	2036      	movs	r0, #54	@ 0x36
 80008a4:	f7ff fe1e 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f000 fe2f 	bl	800150c <HAL_Delay>

	switch(rotation)
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d837      	bhi.n	8000924 <ILI9341_SetRotation+0x8c>
 80008b4:	a201      	add	r2, pc, #4	@ (adr r2, 80008bc <ILI9341_SetRotation+0x24>)
 80008b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ba:	bf00      	nop
 80008bc:	080008cd 	.word	0x080008cd
 80008c0:	080008e3 	.word	0x080008e3
 80008c4:	080008f9 	.word	0x080008f9
 80008c8:	0800090f 	.word	0x0800090f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 80008cc:	2048      	movs	r0, #72	@ 0x48
 80008ce:	f7ff fe24 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008d4:	22f0      	movs	r2, #240	@ 0xf0
 80008d6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008da:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008de:	801a      	strh	r2, [r3, #0]
		break;
 80008e0:	e021      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 80008e2:	2028      	movs	r0, #40	@ 0x28
 80008e4:	f7ff fe19 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008ea:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008ee:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80008f0:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008f2:	22f0      	movs	r2, #240	@ 0xf0
 80008f4:	801a      	strh	r2, [r3, #0]
		break;
 80008f6:	e016      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 80008f8:	2088      	movs	r0, #136	@ 0x88
 80008fa:	f7ff fe0e 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80008fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000900:	22f0      	movs	r2, #240	@ 0xf0
 8000902:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 8000906:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800090a:	801a      	strh	r2, [r3, #0]
		break;
 800090c:	e00b      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 800090e:	20e8      	movs	r0, #232	@ 0xe8
 8000910:	f7ff fe03 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000916:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800091a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800091c:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 800091e:	22f0      	movs	r2, #240	@ 0xf0
 8000920:	801a      	strh	r2, [r3, #0]
		break;
 8000922:	e000      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000924:	bf00      	nop
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000002 	.word	0x20000002
 8000934:	20000000 	.word	0x20000000

08000938 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800093c:	b08d      	sub	sp, #52	@ 0x34
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	6039      	str	r1, [r7, #0]
 8000944:	80fb      	strh	r3, [r7, #6]
 8000946:	466b      	mov	r3, sp
 8000948:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000956:	d202      	bcs.n	800095e <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800095c:	e002      	b.n	8000964 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 800095e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800096a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800096e:	f001 fa0b 	bl	8001d88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800097c:	f001 fa04 	bl	8001d88 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 800098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800098c:	460b      	mov	r3, r1
 800098e:	3b01      	subs	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
 8000992:	2300      	movs	r3, #0
 8000994:	4688      	mov	r8, r1
 8000996:	4699      	mov	r9, r3
 8000998:	f04f 0200 	mov.w	r2, #0
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009ac:	2300      	movs	r3, #0
 80009ae:	460c      	mov	r4, r1
 80009b0:	461d      	mov	r5, r3
 80009b2:	f04f 0200 	mov.w	r2, #0
 80009b6:	f04f 0300 	mov.w	r3, #0
 80009ba:	00eb      	lsls	r3, r5, #3
 80009bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009c0:	00e2      	lsls	r2, r4, #3
 80009c2:	1dcb      	adds	r3, r1, #7
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	ebad 0d03 	sub.w	sp, sp, r3
 80009cc:	466b      	mov	r3, sp
 80009ce:	3300      	adds	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009d6:	e00e      	b.n	80009f6 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009dc:	4413      	add	r3, r2
 80009de:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80009e2:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 80009e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009e6:	3301      	adds	r3, #1
 80009e8:	88fa      	ldrh	r2, [r7, #6]
 80009ea:	b2d1      	uxtb	r1, r2
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f2:	3302      	adds	r3, #2
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d3ec      	bcc.n	80009d8 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a0c:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a12:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a18:	fb01 f202 	mul.w	r2, r1, r2
 8000a1c:	1a9b      	subs	r3, r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d010      	beq.n	8000a48 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a2a:	e009      	b.n	8000a40 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	230a      	movs	r3, #10
 8000a32:	69b9      	ldr	r1, [r7, #24]
 8000a34:	480e      	ldr	r0, [pc, #56]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a36:	f002 fc82 	bl	800333e <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d3f1      	bcc.n	8000a2c <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	69b9      	ldr	r1, [r7, #24]
 8000a50:	4807      	ldr	r0, [pc, #28]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a52:	f002 fc74 	bl	800333e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a60:	f001 f992 	bl	8001d88 <HAL_GPIO_WritePin>
 8000a64:	46b5      	mov	sp, r6
}
 8000a66:	bf00      	nop
 8000a68:	3734      	adds	r7, #52	@ 0x34
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a70:	20000038 	.word	0x20000038

08000a74 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff fd7c 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	fb02 f303 	mul.w	r3, r2, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	88fb      	ldrh	r3, [r7, #6]
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff44 	bl	8000938 <ILI9341_DrawColorBurst>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000002 	.word	0x20000002
 8000abc:	20000000 	.word	0x20000000

08000ac0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	80fb      	strh	r3, [r7, #6]
 8000aca:	460b      	mov	r3, r1
 8000acc:	80bb      	strh	r3, [r7, #4]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b84 <ILI9341_DrawPixel+0xc4>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	88fa      	ldrh	r2, [r7, #6]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d24d      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>
 8000ade:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <ILI9341_DrawPixel+0xc8>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	88ba      	ldrh	r2, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d247      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	753b      	strb	r3, [r7, #20]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	757b      	strb	r3, [r7, #21]
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	3301      	adds	r3, #1
 8000afe:	121b      	asrs	r3, r3, #8
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	75bb      	strb	r3, [r7, #22]
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	3301      	adds	r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000b0e:	88bb      	ldrh	r3, [r7, #4]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	743b      	strb	r3, [r7, #16]
 8000b18:	88bb      	ldrh	r3, [r7, #4]
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	747b      	strb	r3, [r7, #17]
 8000b1e:	88bb      	ldrh	r3, [r7, #4]
 8000b20:	3301      	adds	r3, #1
 8000b22:	121b      	asrs	r3, r3, #8
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	74bb      	strb	r3, [r7, #18]
 8000b28:	88bb      	ldrh	r3, [r7, #4]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	733b      	strb	r3, [r7, #12]
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000b42:	202a      	movs	r0, #42	@ 0x2a
 8000b44:	f7ff fcce 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fcfe 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000b54:	202b      	movs	r0, #43	@ 0x2b
 8000b56:	f7ff fcc5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	2104      	movs	r1, #4
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fcf5 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000b66:	202c      	movs	r0, #44	@ 0x2c
 8000b68:	f7ff fcbc 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000b6c:	f107 030c 	add.w	r3, r7, #12
 8000b70:	2102      	movs	r1, #2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fcec 	bl	8000550 <ILI9341_WriteBuffer>
 8000b78:	e000      	b.n	8000b7c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000b7a:	bf00      	nop
}
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000002 	.word	0x20000002
 8000b88:	20000000 	.word	0x20000000

08000b8c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4604      	mov	r4, r0
 8000b94:	4608      	mov	r0, r1
 8000b96:	4611      	mov	r1, r2
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4623      	mov	r3, r4
 8000b9c:	80fb      	strh	r3, [r7, #6]
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	80bb      	strh	r3, [r7, #4]
 8000ba2:	460b      	mov	r3, r1
 8000ba4:	807b      	strh	r3, [r7, #2]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000baa:	4b24      	ldr	r3, [pc, #144]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	88fa      	ldrh	r2, [r7, #6]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d23d      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bb8:	881b      	ldrh	r3, [r3, #0]
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	88ba      	ldrh	r2, [r7, #4]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d237      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000bc2:	88fa      	ldrh	r2, [r7, #6]
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bca:	8812      	ldrh	r2, [r2, #0]
 8000bcc:	b292      	uxth	r2, r2
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	dd05      	ble.n	8000bde <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000bde:	88ba      	ldrh	r2, [r7, #4]
 8000be0:	883b      	ldrh	r3, [r7, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a16      	ldr	r2, [pc, #88]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000be6:	8812      	ldrh	r2, [r2, #0]
 8000be8:	b292      	uxth	r2, r2
 8000bea:	4293      	cmp	r3, r2
 8000bec:	dd05      	ble.n	8000bfa <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000bee:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	88bb      	ldrh	r3, [r7, #4]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000bfa:	88fa      	ldrh	r2, [r7, #6]
 8000bfc:	887b      	ldrh	r3, [r7, #2]
 8000bfe:	4413      	add	r3, r2
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	3b01      	subs	r3, #1
 8000c04:	b29c      	uxth	r4, r3
 8000c06:	88ba      	ldrh	r2, [r7, #4]
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	88b9      	ldrh	r1, [r7, #4]
 8000c14:	88f8      	ldrh	r0, [r7, #6]
 8000c16:	4622      	mov	r2, r4
 8000c18:	f7ff fcb7 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000c1c:	883b      	ldrh	r3, [r7, #0]
 8000c1e:	887a      	ldrh	r2, [r7, #2]
 8000c20:	fb02 f303 	mul.w	r3, r2, r3
 8000c24:	461a      	mov	r2, r3
 8000c26:	8b3b      	ldrh	r3, [r7, #24]
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fe84 	bl	8000938 <ILI9341_DrawColorBurst>
 8000c30:	e000      	b.n	8000c34 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c32:	bf00      	nop
}
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000002 	.word	0x20000002
 8000c40:	20000000 	.word	0x20000000

08000c44 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	4608      	mov	r0, r1
 8000c4e:	4611      	mov	r1, r2
 8000c50:	461a      	mov	r2, r3
 8000c52:	4623      	mov	r3, r4
 8000c54:	80fb      	strh	r3, [r7, #6]
 8000c56:	4603      	mov	r3, r0
 8000c58:	80bb      	strh	r3, [r7, #4]
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	807b      	strh	r3, [r7, #2]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	88fa      	ldrh	r2, [r7, #6]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d225      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>
 8000c6e:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <ILI9341_DrawHLine+0x84>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	88ba      	ldrh	r2, [r7, #4]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d21f      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	b292      	uxth	r2, r2
 8000c86:	4293      	cmp	r3, r2
 8000c88:	dd05      	ble.n	8000c96 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8000c96:	88fa      	ldrh	r2, [r7, #6]
 8000c98:	887b      	ldrh	r3, [r7, #2]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	b29a      	uxth	r2, r3
 8000ca2:	88bb      	ldrh	r3, [r7, #4]
 8000ca4:	88b9      	ldrh	r1, [r7, #4]
 8000ca6:	88f8      	ldrh	r0, [r7, #6]
 8000ca8:	f7ff fc6f 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8000cac:	887a      	ldrh	r2, [r7, #2]
 8000cae:	883b      	ldrh	r3, [r7, #0]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fe40 	bl	8000938 <ILI9341_DrawColorBurst>
 8000cb8:	e000      	b.n	8000cbc <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cba:	bf00      	nop
}
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd90      	pop	{r4, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000002 	.word	0x20000002
 8000cc8:	20000000 	.word	0x20000000

08000ccc <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4623      	mov	r3, r4
 8000cdc:	80fb      	strh	r3, [r7, #6]
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80bb      	strh	r3, [r7, #4]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	807b      	strh	r3, [r7, #2]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <ILI9341_DrawVLine+0x80>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	88fa      	ldrh	r2, [r7, #6]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d225      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	88ba      	ldrh	r2, [r7, #4]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d21f      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8000d02:	88ba      	ldrh	r2, [r7, #4]
 8000d04:	887b      	ldrh	r3, [r7, #2]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a11      	ldr	r2, [pc, #68]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d0a:	8812      	ldrh	r2, [r2, #0]
 8000d0c:	b292      	uxth	r2, r2
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	dd05      	ble.n	8000d1e <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	88bb      	ldrh	r3, [r7, #4]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8000d1e:	88ba      	ldrh	r2, [r7, #4]
 8000d20:	887b      	ldrh	r3, [r7, #2]
 8000d22:	4413      	add	r3, r2
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	3b01      	subs	r3, #1
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	88b9      	ldrh	r1, [r7, #4]
 8000d2e:	88f8      	ldrh	r0, [r7, #6]
 8000d30:	f7ff fc2b 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8000d34:	887a      	ldrh	r2, [r7, #2]
 8000d36:	883b      	ldrh	r3, [r7, #0]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fdfc 	bl	8000938 <ILI9341_DrawColorBurst>
 8000d40:	e000      	b.n	8000d44 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000d42:	bf00      	nop
}
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd90      	pop	{r4, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000002 	.word	0x20000002
 8000d50:	20000000 	.word	0x20000000

08000d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <MX_DMA_Init+0x38>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d8c <MX_DMA_Init+0x38>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6153      	str	r3, [r2, #20]
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <MX_DMA_Init+0x38>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200d      	movs	r0, #13
 8000d78:	f000 fcc7 	bl	800170a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d7c:	200d      	movs	r0, #13
 8000d7e:	f000 fce0 	bl	8001742 <HAL_NVIC_EnableIRQ>

}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40021000 	.word	0x40021000

08000d90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b088      	sub	sp, #32
 8000d94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d96:	f107 030c 	add.w	r3, r7, #12
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
 8000da4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000da6:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	4a18      	ldr	r2, [pc, #96]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000dac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000db0:	6153      	str	r3, [r2, #20]
 8000db2:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dba:	60bb      	str	r3, [r7, #8]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc8:	6153      	str	r3, [r2, #20]
 8000dca:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <MX_GPIO_Init+0x7c>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de0:	f000 ffd2 	bl	8001d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8000de4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000de8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	f107 030c 	add.w	r3, r7, #12
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e00:	f000 fe50 	bl	8001aa4 <HAL_GPIO_Init>

}
 8000e04:	bf00      	nop
 8000e06:	3720      	adds	r7, #32
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40021000 	.word	0x40021000

08000e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e16:	f000 fb13 	bl	8001440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e1a:	f000 f887 	bl	8000f2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1e:	f7ff ffb7 	bl	8000d90 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e22:	f7ff ff97 	bl	8000d54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e26:	f000 fa6d 	bl	8001304 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000e2a:	f000 f8c1 	bl	8000fb0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 8000e2e:	200a      	movs	r0, #10
 8000e30:	f000 fb6c 	bl	800150c <HAL_Delay>
  ILI9341_Init();
 8000e34:	f7ff fc22 	bl	800067c <ILI9341_Init>
  HAL_Delay(50);
 8000e38:	2032      	movs	r0, #50	@ 0x32
 8000e3a:	f000 fb67 	bl	800150c <HAL_Delay>

  ILI9341_FillScreen(BLACK); //fill whole screen with black color
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f7ff fe18 	bl	8000a74 <ILI9341_FillScreen>


  //test printout
  ILI9341_DrawRectangle(0, 0, 320, 30, BLUE);
 8000e44:	231f      	movs	r3, #31
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	231e      	movs	r3, #30
 8000e4a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff fe9b 	bl	8000b8c <ILI9341_DrawRectangle>
  ILI9341_DrawText("WEATHER STATION", FONT4, 60, 8, WHITE, BLUE);
 8000e56:	231f      	movs	r3, #31
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2308      	movs	r3, #8
 8000e62:	223c      	movs	r2, #60	@ 0x3c
 8000e64:	492a      	ldr	r1, [pc, #168]	@ (8000f10 <main+0x100>)
 8000e66:	482b      	ldr	r0, [pc, #172]	@ (8000f14 <main+0x104>)
 8000e68:	f7ff faa7 	bl	80003ba <ILI9341_DrawText>

    ILI9341_DrawHollowRectangleCoord(10, 40, 310, 75, WHITE);
 8000e6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	234b      	movs	r3, #75	@ 0x4b
 8000e74:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8000e78:	2128      	movs	r1, #40	@ 0x28
 8000e7a:	200a      	movs	r0, #10
 8000e7c:	f7ff f9a4 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Temperature:        *C", FONT4, 50, 50, WHITE, BLACK);
 8000e80:	2300      	movs	r3, #0
 8000e82:	9301      	str	r3, [sp, #4]
 8000e84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	2332      	movs	r3, #50	@ 0x32
 8000e8c:	2232      	movs	r2, #50	@ 0x32
 8000e8e:	4920      	ldr	r1, [pc, #128]	@ (8000f10 <main+0x100>)
 8000e90:	4821      	ldr	r0, [pc, #132]	@ (8000f18 <main+0x108>)
 8000e92:	f7ff fa92 	bl	80003ba <ILI9341_DrawText>
  	digit_to_ascii_XX_X(temperature, string_buf);
 8000e96:	4b21      	ldr	r3, [pc, #132]	@ (8000f1c <main+0x10c>)
 8000e98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	4920      	ldr	r1, [pc, #128]	@ (8000f20 <main+0x110>)
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f000 f9e5 	bl	8001270 <digit_to_ascii_XX_X>
  	ILI9341_DrawText(string_buf, FONT4, 190, 50, WHITE, BLACK);
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	9301      	str	r3, [sp, #4]
 8000eaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2332      	movs	r3, #50	@ 0x32
 8000eb2:	22be      	movs	r2, #190	@ 0xbe
 8000eb4:	4916      	ldr	r1, [pc, #88]	@ (8000f10 <main+0x100>)
 8000eb6:	481a      	ldr	r0, [pc, #104]	@ (8000f20 <main+0x110>)
 8000eb8:	f7ff fa7f 	bl	80003ba <ILI9341_DrawText>

  	ILI9341_DrawHollowRectangleCoord(10, 85, 310, 120, WHITE);
 8000ebc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	2378      	movs	r3, #120	@ 0x78
 8000ec4:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8000ec8:	2155      	movs	r1, #85	@ 0x55
 8000eca:	200a      	movs	r0, #10
 8000ecc:	f7ff f97c 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Pressure:           kPa", FONT4, 50, 95, WHITE, BLACK);
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	235f      	movs	r3, #95	@ 0x5f
 8000edc:	2232      	movs	r2, #50	@ 0x32
 8000ede:	490c      	ldr	r1, [pc, #48]	@ (8000f10 <main+0x100>)
 8000ee0:	4810      	ldr	r0, [pc, #64]	@ (8000f24 <main+0x114>)
 8000ee2:	f7ff fa6a 	bl	80003ba <ILI9341_DrawText>
  	digit3_to_ascii(pressure, string_buf);
 8000ee6:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <main+0x118>)
 8000ee8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	490c      	ldr	r1, [pc, #48]	@ (8000f20 <main+0x110>)
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f000 f977 	bl	80011e4 <digit3_to_ascii>
  	ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	9301      	str	r3, [sp, #4]
 8000efa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	235f      	movs	r3, #95	@ 0x5f
 8000f02:	22be      	movs	r2, #190	@ 0xbe
 8000f04:	4902      	ldr	r1, [pc, #8]	@ (8000f10 <main+0x100>)
 8000f06:	4806      	ldr	r0, [pc, #24]	@ (8000f20 <main+0x110>)
 8000f08:	f7ff fa57 	bl	80003ba <ILI9341_DrawText>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <main+0xfc>
 8000f10:	080043ec 	.word	0x080043ec
 8000f14:	080043ac 	.word	0x080043ac
 8000f18:	080043bc 	.word	0x080043bc
 8000f1c:	20000004 	.word	0x20000004
 8000f20:	20000030 	.word	0x20000030
 8000f24:	080043d4 	.word	0x080043d4
 8000f28:	20000006 	.word	0x20000006

08000f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b090      	sub	sp, #64	@ 0x40
 8000f30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f32:	f107 0318 	add.w	r3, r7, #24
 8000f36:	2228      	movs	r2, #40	@ 0x28
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f003 f9fd 	bl	800433a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f52:	2301      	movs	r3, #1
 8000f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f56:	2310      	movs	r3, #16
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5e:	f107 0318 	add.w	r3, r7, #24
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 ff28 	bl	8001db8 <HAL_RCC_OscConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f6e:	f000 f818 	bl	8000fa2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f72:	230f      	movs	r3, #15
 8000f74:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f001 ff22 	bl	8002dd4 <HAL_RCC_ClockConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f96:	f000 f804 	bl	8000fa2 <Error_Handler>
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	3740      	adds	r7, #64	@ 0x40
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa6:	b672      	cpsid	i
}
 8000fa8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000faa:	bf00      	nop
 8000fac:	e7fd      	b.n	8000faa <Error_Handler+0x8>
	...

08000fb0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8001028 <MX_SPI1_Init+0x78>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fba:	4b1a      	ldr	r3, [pc, #104]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fe2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ffc:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <MX_SPI1_Init+0x74>)
 8000ffe:	2207      	movs	r2, #7
 8001000:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001002:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <MX_SPI1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <MX_SPI1_Init+0x74>)
 800100a:	2208      	movs	r2, #8
 800100c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800100e:	4805      	ldr	r0, [pc, #20]	@ (8001024 <MX_SPI1_Init+0x74>)
 8001010:	f002 f8f2 	bl	80031f8 <HAL_SPI_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800101a:	f7ff ffc2 	bl	8000fa2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000038 	.word	0x20000038
 8001028:	40013000 	.word	0x40013000

0800102c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	@ 0x28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a2a      	ldr	r2, [pc, #168]	@ (80010f4 <HAL_SPI_MspInit+0xc8>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d14e      	bne.n	80010ec <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800104e:	4b2a      	ldr	r3, [pc, #168]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	4a29      	ldr	r2, [pc, #164]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 8001054:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001058:	6193      	str	r3, [r2, #24]
 800105a:	4b27      	ldr	r3, [pc, #156]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b24      	ldr	r3, [pc, #144]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a23      	ldr	r2, [pc, #140]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 800106c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b21      	ldr	r3, [pc, #132]	@ (80010f8 <HAL_SPI_MspInit+0xcc>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800107e:	23a0      	movs	r3, #160	@ 0xa0
 8001080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800108a:	2303      	movs	r3, #3
 800108c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800108e:	2305      	movs	r3, #5
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109c:	f000 fd02 	bl	8001aa4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80010a0:	4b16      	ldr	r3, [pc, #88]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010a2:	4a17      	ldr	r2, [pc, #92]	@ (8001100 <HAL_SPI_MspInit+0xd4>)
 80010a4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010a8:	2210      	movs	r2, #16
 80010aa:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ac:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b2:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010b4:	2280      	movs	r2, #128	@ 0x80
 80010b6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b8:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010be:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80010c4:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010ca:	4b0c      	ldr	r3, [pc, #48]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80010d0:	480a      	ldr	r0, [pc, #40]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010d2:	f000 fb50 	bl	8001776 <HAL_DMA_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 80010dc:	f7ff ff61 	bl	8000fa2 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a06      	ldr	r2, [pc, #24]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010e4:	655a      	str	r2, [r3, #84]	@ 0x54
 80010e6:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <HAL_SPI_MspInit+0xd0>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	@ 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40013000 	.word	0x40013000
 80010f8:	40021000 	.word	0x40021000
 80010fc:	2000009c 	.word	0x2000009c
 8001100:	40020030 	.word	0x40020030

08001104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110a:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <HAL_MspInit+0x44>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	4a0e      	ldr	r2, [pc, #56]	@ (8001148 <HAL_MspInit+0x44>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6193      	str	r3, [r2, #24]
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <HAL_MspInit+0x44>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <HAL_MspInit+0x44>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	4a08      	ldr	r2, [pc, #32]	@ (8001148 <HAL_MspInit+0x44>)
 8001128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112c:	61d3      	str	r3, [r2, #28]
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_MspInit+0x44>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001136:	603b      	str	r3, [r7, #0]
 8001138:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000

0800114c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <NMI_Handler+0x4>

08001154 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <HardFault_Handler+0x4>

0800115c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <MemManage_Handler+0x4>

08001164 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <UsageFault_Handler+0x4>

08001174 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a2:	f000 f993 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <DMA1_Channel3_IRQHandler+0x10>)
 80011b2:	f000 fb86 	bl	80018c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000009c 	.word	0x2000009c

080011c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <SystemInit+0x20>)
 80011c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011ca:	4a05      	ldr	r2, [pc, #20]	@ (80011e0 <SystemInit+0x20>)
 80011cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	6039      	str	r1, [r7, #0]
 80011ee:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001268 <digit3_to_ascii+0x84>)
 80011f4:	fba2 2303 	umull	r2, r3, r2, r3
 80011f8:	095b      	lsrs	r3, r3, #5
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	3330      	adds	r3, #48	@ 0x30
 8001200:	b2da      	uxtb	r2, r3
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	4a17      	ldr	r2, [pc, #92]	@ (8001268 <digit3_to_ascii+0x84>)
 800120a:	fba2 1203 	umull	r1, r2, r2, r3
 800120e:	0952      	lsrs	r2, r2, #5
 8001210:	2164      	movs	r1, #100	@ 0x64
 8001212:	fb01 f202 	mul.w	r2, r1, r2
 8001216:	1a9b      	subs	r3, r3, r2
 8001218:	b29b      	uxth	r3, r3
 800121a:	4a14      	ldr	r2, [pc, #80]	@ (800126c <digit3_to_ascii+0x88>)
 800121c:	fba2 2303 	umull	r2, r3, r2, r3
 8001220:	08db      	lsrs	r3, r3, #3
 8001222:	b29b      	uxth	r3, r3
 8001224:	b2da      	uxtb	r2, r3
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	3301      	adds	r3, #1
 800122a:	3230      	adds	r2, #48	@ 0x30
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <digit3_to_ascii+0x88>)
 8001234:	fba3 1302 	umull	r1, r3, r3, r2
 8001238:	08d9      	lsrs	r1, r3, #3
 800123a:	460b      	mov	r3, r1
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	440b      	add	r3, r1
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2da      	uxtb	r2, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	3302      	adds	r3, #2
 800124c:	3230      	adds	r2, #48	@ 0x30
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	3303      	adds	r3, #3
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	51eb851f 	.word	0x51eb851f
 800126c:	cccccccd 	.word	0xcccccccd

08001270 <digit_to_ascii_XX_X>:
	buffer[4] = (value % 10) + '0';
	buffer[5] = '\0';
}

void digit_to_ascii_XX_X(uint16_t value, char *buffer)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	6039      	str	r1, [r7, #0]
 800127a:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	4a1f      	ldr	r2, [pc, #124]	@ (80012fc <digit_to_ascii_XX_X+0x8c>)
 8001280:	fba2 2303 	umull	r2, r3, r2, r3
 8001284:	095b      	lsrs	r3, r3, #5
 8001286:	b29b      	uxth	r3, r3
 8001288:	b2db      	uxtb	r3, r3
 800128a:	3330      	adds	r3, #48	@ 0x30
 800128c:	b2da      	uxtb	r2, r3
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4a19      	ldr	r2, [pc, #100]	@ (80012fc <digit_to_ascii_XX_X+0x8c>)
 8001296:	fba2 1203 	umull	r1, r2, r2, r3
 800129a:	0952      	lsrs	r2, r2, #5
 800129c:	2164      	movs	r1, #100	@ 0x64
 800129e:	fb01 f202 	mul.w	r2, r1, r2
 80012a2:	1a9b      	subs	r3, r3, r2
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	4a16      	ldr	r2, [pc, #88]	@ (8001300 <digit_to_ascii_XX_X+0x90>)
 80012a8:	fba2 2303 	umull	r2, r3, r2, r3
 80012ac:	08db      	lsrs	r3, r3, #3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	3230      	adds	r2, #48	@ 0x30
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	701a      	strb	r2, [r3, #0]
	buffer[2] = '.';
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	3302      	adds	r3, #2
 80012c0:	222e      	movs	r2, #46	@ 0x2e
 80012c2:	701a      	strb	r2, [r3, #0]
	buffer[3] = (value % 10) + '0';
 80012c4:	88fa      	ldrh	r2, [r7, #6]
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <digit_to_ascii_XX_X+0x90>)
 80012c8:	fba3 1302 	umull	r1, r3, r3, r2
 80012cc:	08d9      	lsrs	r1, r3, #3
 80012ce:	460b      	mov	r3, r1
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	3303      	adds	r3, #3
 80012e0:	3230      	adds	r2, #48	@ 0x30
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	701a      	strb	r2, [r3, #0]
	buffer[4] = '\0';
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	3304      	adds	r3, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	51eb851f 	.word	0x51eb851f
 8001300:	cccccccd 	.word	0xcccccccd

08001304 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_USART2_UART_Init+0x58>)
 800130a:	4a15      	ldr	r2, [pc, #84]	@ (8001360 <MX_USART2_UART_Init+0x5c>)
 800130c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800130e:	4b13      	ldr	r3, [pc, #76]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001310:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_USART2_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_USART2_UART_Init+0x58>)
 800132a:	220c      	movs	r2, #12
 800132c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001334:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_USART2_UART_Init+0x58>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001342:	2200      	movs	r2, #0
 8001344:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_USART2_UART_Init+0x58>)
 8001348:	f002 fc58 	bl	8003bfc <HAL_UART_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001352:	f7ff fe26 	bl	8000fa2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200000e0 	.word	0x200000e0
 8001360:	40004400 	.word	0x40004400

08001364 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	@ 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a18      	ldr	r2, [pc, #96]	@ (80013e4 <HAL_UART_MspInit+0x80>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d129      	bne.n	80013da <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	4a17      	ldr	r2, [pc, #92]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 800138c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001390:	61d3      	str	r3, [r2, #28]
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	4a11      	ldr	r2, [pc, #68]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 80013a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a8:	6153      	str	r3, [r2, #20]
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <HAL_UART_MspInit+0x84>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80013b6:	f248 0304 	movw	r3, #32772	@ 0x8004
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c4:	2303      	movs	r3, #3
 80013c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c8:	2307      	movs	r3, #7
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d6:	f000 fb65 	bl	8001aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013da:	bf00      	nop
 80013dc:	3728      	adds	r7, #40	@ 0x28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40004400 	.word	0x40004400
 80013e8:	40021000 	.word	0x40021000

080013ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001424 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f0:	f7ff fee6 	bl	80011c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f4:	480c      	ldr	r0, [pc, #48]	@ (8001428 <LoopForever+0x6>)
  ldr r1, =_edata
 80013f6:	490d      	ldr	r1, [pc, #52]	@ (800142c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001430 <LoopForever+0xe>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013fc:	e002      	b.n	8001404 <LoopCopyDataInit>

080013fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001402:	3304      	adds	r3, #4

08001404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001408:	d3f9      	bcc.n	80013fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140a:	4a0a      	ldr	r2, [pc, #40]	@ (8001434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800140c:	4c0a      	ldr	r4, [pc, #40]	@ (8001438 <LoopForever+0x16>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001410:	e001      	b.n	8001416 <LoopFillZerobss>

08001412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001414:	3204      	adds	r2, #4

08001416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001418:	d3fb      	bcc.n	8001412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141a:	f002 ff97 	bl	800434c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800141e:	f7ff fcf7 	bl	8000e10 <main>

08001422 <LoopForever>:

LoopForever:
    b LoopForever
 8001422:	e7fe      	b.n	8001422 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001424:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001430:	08005570 	.word	0x08005570
  ldr r2, =_sbss
 8001434:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001438:	2000016c 	.word	0x2000016c

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>
	...

08001440 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <HAL_Init+0x28>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <HAL_Init+0x28>)
 800144a:	f043 0310 	orr.w	r3, r3, #16
 800144e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f000 f94f 	bl	80016f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	2000      	movs	r0, #0
 8001458:	f000 f808 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800145c:	f7ff fe52 	bl	8001104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40022000 	.word	0x40022000

0800146c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f967 	bl	800175e <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 f92f 	bl	800170a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	@ (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000008 	.word	0x20000008
 80014c4:	20000010 	.word	0x20000010
 80014c8:	2000000c 	.word	0x2000000c

080014cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x20>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_IncTick+0x24>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <HAL_IncTick+0x24>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000010 	.word	0x20000010
 80014f0:	20000168 	.word	0x20000168

080014f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <HAL_GetTick+0x14>)
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000168 	.word	0x20000168

0800150c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001514:	f7ff ffee 	bl	80014f4 <HAL_GetTick>
 8001518:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001524:	d005      	beq.n	8001532 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <HAL_Delay+0x44>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001532:	bf00      	nop
 8001534:	f7ff ffde 	bl	80014f4 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	429a      	cmp	r2, r3
 8001542:	d8f7      	bhi.n	8001534 <HAL_Delay+0x28>
  {
  }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000010 	.word	0x20000010

08001554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0c      	ldr	r3, [pc, #48]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800157c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001586:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	60d3      	str	r3, [r2, #12]
}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	db0b      	blt.n	80015e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	f003 021f 	and.w	r2, r3, #31
 80015d0:	4907      	ldr	r1, [pc, #28]	@ (80015f0 <__NVIC_EnableIRQ+0x38>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	095b      	lsrs	r3, r3, #5
 80015d8:	2001      	movs	r0, #1
 80015da:	fa00 f202 	lsl.w	r2, r0, r2
 80015de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000e100 	.word	0xe000e100

080015f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	6039      	str	r1, [r7, #0]
 80015fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	2b00      	cmp	r3, #0
 8001606:	db0a      	blt.n	800161e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	b2da      	uxtb	r2, r3
 800160c:	490c      	ldr	r1, [pc, #48]	@ (8001640 <__NVIC_SetPriority+0x4c>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	0112      	lsls	r2, r2, #4
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	440b      	add	r3, r1
 8001618:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800161c:	e00a      	b.n	8001634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	b2da      	uxtb	r2, r3
 8001622:	4908      	ldr	r1, [pc, #32]	@ (8001644 <__NVIC_SetPriority+0x50>)
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	3b04      	subs	r3, #4
 800162c:	0112      	lsls	r2, r2, #4
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	440b      	add	r3, r1
 8001632:	761a      	strb	r2, [r3, #24]
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	e000e100 	.word	0xe000e100
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f1c3 0307 	rsb	r3, r3, #7
 8001662:	2b04      	cmp	r3, #4
 8001664:	bf28      	it	cs
 8001666:	2304      	movcs	r3, #4
 8001668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3304      	adds	r3, #4
 800166e:	2b06      	cmp	r3, #6
 8001670:	d902      	bls.n	8001678 <NVIC_EncodePriority+0x30>
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3b03      	subs	r3, #3
 8001676:	e000      	b.n	800167a <NVIC_EncodePriority+0x32>
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	f04f 32ff 	mov.w	r2, #4294967295
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43da      	mvns	r2, r3
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	401a      	ands	r2, r3
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001690:	f04f 31ff 	mov.w	r1, #4294967295
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	43d9      	mvns	r1, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a0:	4313      	orrs	r3, r2
         );
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3724      	adds	r7, #36	@ 0x24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016c0:	d301      	bcc.n	80016c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016c2:	2301      	movs	r3, #1
 80016c4:	e00f      	b.n	80016e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <SysTick_Config+0x40>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ce:	210f      	movs	r1, #15
 80016d0:	f04f 30ff 	mov.w	r0, #4294967295
 80016d4:	f7ff ff8e 	bl	80015f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d8:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <SysTick_Config+0x40>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016de:	4b04      	ldr	r3, [pc, #16]	@ (80016f0 <SysTick_Config+0x40>)
 80016e0:	2207      	movs	r2, #7
 80016e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	e000e010 	.word	0xe000e010

080016f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff ff29 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b086      	sub	sp, #24
 800170e:	af00      	add	r7, sp, #0
 8001710:	4603      	mov	r3, r0
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
 8001716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800171c:	f7ff ff3e 	bl	800159c <__NVIC_GetPriorityGrouping>
 8001720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	6978      	ldr	r0, [r7, #20]
 8001728:	f7ff ff8e 	bl	8001648 <NVIC_EncodePriority>
 800172c:	4602      	mov	r2, r0
 800172e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff5d 	bl	80015f4 <__NVIC_SetPriority>
}
 800173a:	bf00      	nop
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800174c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff31 	bl	80015b8 <__NVIC_EnableIRQ>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ffa2 	bl	80016b0 <SysTick_Config>
 800176c:	4603      	mov	r3, r0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b084      	sub	sp, #16
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e037      	b.n	80017fc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2202      	movs	r2, #2
 8001790:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017a2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80017b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f940 	bl	8001a64 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3710      	adds	r7, #16
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
 8001810:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f893 3020 	ldrb.w	r3, [r3, #32]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d101      	bne.n	8001824 <HAL_DMA_Start_IT+0x20>
 8001820:	2302      	movs	r3, #2
 8001822:	e04a      	b.n	80018ba <HAL_DMA_Start_IT+0xb6>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001832:	2b01      	cmp	r3, #1
 8001834:	d13a      	bne.n	80018ac <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2202      	movs	r2, #2
 800183a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0201 	bic.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	68b9      	ldr	r1, [r7, #8]
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f000 f8d4 	bl	8001a08 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001864:	2b00      	cmp	r3, #0
 8001866:	d008      	beq.n	800187a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 020e 	orr.w	r2, r2, #14
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	e00f      	b.n	800189a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f042 020a 	orr.w	r2, r2, #10
 8001888:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0204 	bic.w	r2, r2, #4
 8001898:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0201 	orr.w	r2, r2, #1
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	e005      	b.n	80018b8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80018b4:	2302      	movs	r3, #2
 80018b6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b084      	sub	sp, #16
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	2204      	movs	r2, #4
 80018e0:	409a      	lsls	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4013      	ands	r3, r2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d024      	beq.n	8001934 <HAL_DMA_IRQHandler+0x72>
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d01f      	beq.n	8001934 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0320 	and.w	r3, r3, #32
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d107      	bne.n	8001912 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 0204 	bic.w	r2, r2, #4
 8001910:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800191a:	2104      	movs	r1, #4
 800191c:	fa01 f202 	lsl.w	r2, r1, r2
 8001920:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001926:	2b00      	cmp	r3, #0
 8001928:	d06a      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001932:	e065      	b.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001938:	2202      	movs	r2, #2
 800193a:	409a      	lsls	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	4013      	ands	r3, r2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d02c      	beq.n	800199e <HAL_DMA_IRQHandler+0xdc>
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d027      	beq.n	800199e <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0320 	and.w	r3, r3, #32
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10b      	bne.n	8001974 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f022 020a 	bic.w	r2, r2, #10
 800196a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800197c:	2102      	movs	r1, #2
 800197e:	fa01 f202 	lsl.w	r2, r1, r2
 8001982:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001990:	2b00      	cmp	r3, #0
 8001992:	d035      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800199c:	e030      	b.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	2208      	movs	r2, #8
 80019a4:	409a      	lsls	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4013      	ands	r3, r2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d028      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d023      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 020e 	bic.w	r2, r2, #14
 80019c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d0:	2101      	movs	r1, #1
 80019d2:	fa01 f202 	lsl.w	r2, r1, r2
 80019d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d004      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	4798      	blx	r3
    }
  }
}
 80019fe:	e7ff      	b.n	8001a00 <HAL_DMA_IRQHandler+0x13e>
 8001a00:	bf00      	nop
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
 8001a14:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a1e:	2101      	movs	r1, #1
 8001a20:	fa01 f202 	lsl.w	r2, r1, r2
 8001a24:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b10      	cmp	r3, #16
 8001a34:	d108      	bne.n	8001a48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a46:	e007      	b.n	8001a58 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	60da      	str	r2, [r3, #12]
}
 8001a58:	bf00      	nop
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <DMA_CalcBaseAndBitshift+0x34>)
 8001a74:	4413      	add	r3, r2
 8001a76:	4a09      	ldr	r2, [pc, #36]	@ (8001a9c <DMA_CalcBaseAndBitshift+0x38>)
 8001a78:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7c:	091b      	lsrs	r3, r3, #4
 8001a7e:	009a      	lsls	r2, r3, #2
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a06      	ldr	r2, [pc, #24]	@ (8001aa0 <DMA_CalcBaseAndBitshift+0x3c>)
 8001a88:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	bffdfff8 	.word	0xbffdfff8
 8001a9c:	cccccccd 	.word	0xcccccccd
 8001aa0:	40020000 	.word	0x40020000

08001aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab2:	e14e      	b.n	8001d52 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2101      	movs	r1, #1
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8140 	beq.w	8001d4c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d005      	beq.n	8001ae4 <HAL_GPIO_Init+0x40>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d130      	bne.n	8001b46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	2203      	movs	r2, #3
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4013      	ands	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43db      	mvns	r3, r3
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4013      	ands	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	091b      	lsrs	r3, r3, #4
 8001b30:	f003 0201 	and.w	r2, r3, #1
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d017      	beq.n	8001b82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43db      	mvns	r3, r3
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4013      	ands	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d123      	bne.n	8001bd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	08da      	lsrs	r2, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3208      	adds	r2, #8
 8001b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	220f      	movs	r2, #15
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43db      	mvns	r3, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	691a      	ldr	r2, [r3, #16]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	08da      	lsrs	r2, r3, #3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3208      	adds	r2, #8
 8001bd0:	6939      	ldr	r1, [r7, #16]
 8001bd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	2203      	movs	r2, #3
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43db      	mvns	r3, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 0203 	and.w	r2, r3, #3
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f000 809a 	beq.w	8001d4c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c18:	4b55      	ldr	r3, [pc, #340]	@ (8001d70 <HAL_GPIO_Init+0x2cc>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a54      	ldr	r2, [pc, #336]	@ (8001d70 <HAL_GPIO_Init+0x2cc>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b52      	ldr	r3, [pc, #328]	@ (8001d70 <HAL_GPIO_Init+0x2cc>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c30:	4a50      	ldr	r2, [pc, #320]	@ (8001d74 <HAL_GPIO_Init+0x2d0>)
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	089b      	lsrs	r3, r3, #2
 8001c36:	3302      	adds	r3, #2
 8001c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	220f      	movs	r2, #15
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c5a:	d013      	beq.n	8001c84 <HAL_GPIO_Init+0x1e0>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a46      	ldr	r2, [pc, #280]	@ (8001d78 <HAL_GPIO_Init+0x2d4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d00d      	beq.n	8001c80 <HAL_GPIO_Init+0x1dc>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a45      	ldr	r2, [pc, #276]	@ (8001d7c <HAL_GPIO_Init+0x2d8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d007      	beq.n	8001c7c <HAL_GPIO_Init+0x1d8>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a44      	ldr	r2, [pc, #272]	@ (8001d80 <HAL_GPIO_Init+0x2dc>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d101      	bne.n	8001c78 <HAL_GPIO_Init+0x1d4>
 8001c74:	2303      	movs	r3, #3
 8001c76:	e006      	b.n	8001c86 <HAL_GPIO_Init+0x1e2>
 8001c78:	2305      	movs	r3, #5
 8001c7a:	e004      	b.n	8001c86 <HAL_GPIO_Init+0x1e2>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e002      	b.n	8001c86 <HAL_GPIO_Init+0x1e2>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_GPIO_Init+0x1e2>
 8001c84:	2300      	movs	r3, #0
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	f002 0203 	and.w	r2, r2, #3
 8001c8c:	0092      	lsls	r2, r2, #2
 8001c8e:	4093      	lsls	r3, r2
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c96:	4937      	ldr	r1, [pc, #220]	@ (8001d74 <HAL_GPIO_Init+0x2d0>)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ca4:	4b37      	ldr	r3, [pc, #220]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cce:	4b2d      	ldr	r3, [pc, #180]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cf2:	4a24      	ldr	r2, [pc, #144]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cf8:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d1c:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d22:	4b18      	ldr	r3, [pc, #96]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d46:	4a0f      	ldr	r2, [pc, #60]	@ (8001d84 <HAL_GPIO_Init+0x2e0>)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f47f aea9 	bne.w	8001ab4 <HAL_GPIO_Init+0x10>
  }
}
 8001d62:	bf00      	nop
 8001d64:	bf00      	nop
 8001d66:	371c      	adds	r7, #28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010000 	.word	0x40010000
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	48000800 	.word	0x48000800
 8001d80:	48000c00 	.word	0x48000c00
 8001d84:	40010400 	.word	0x40010400

08001d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	460b      	mov	r3, r1
 8001d92:	807b      	strh	r3, [r7, #2]
 8001d94:	4613      	mov	r3, r2
 8001d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d98:	787b      	ldrb	r3, [r7, #1]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d9e:	887a      	ldrh	r2, [r7, #2]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001da4:	e002      	b.n	8001dac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001da6:	887a      	ldrh	r2, [r7, #2]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dc8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f000 bff4 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 816d 	beq.w	80020ce <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001df4:	4bb4      	ldr	r3, [pc, #720]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 030c 	and.w	r3, r3, #12
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d00c      	beq.n	8001e1a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e00:	4bb1      	ldr	r3, [pc, #708]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 030c 	and.w	r3, r3, #12
 8001e08:	2b08      	cmp	r3, #8
 8001e0a:	d157      	bne.n	8001ebc <HAL_RCC_OscConfig+0x104>
 8001e0c:	4bae      	ldr	r3, [pc, #696]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e18:	d150      	bne.n	8001ebc <HAL_RCC_OscConfig+0x104>
 8001e1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e1e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001e26:	fa93 f3a3 	rbit	r3, r3
 8001e2a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e2e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e32:	fab3 f383 	clz	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e3a:	d802      	bhi.n	8001e42 <HAL_RCC_OscConfig+0x8a>
 8001e3c:	4ba2      	ldr	r3, [pc, #648]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	e015      	b.n	8001e6e <HAL_RCC_OscConfig+0xb6>
 8001e42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e46:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001e56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e5a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001e5e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001e62:	fa93 f3a3 	rbit	r3, r3
 8001e66:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001e6a:	4b97      	ldr	r3, [pc, #604]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e72:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001e76:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001e7a:	fa92 f2a2 	rbit	r2, r2
 8001e7e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001e82:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001e86:	fab2 f282 	clz	r2, r2
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	f042 0220 	orr.w	r2, r2, #32
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	f002 021f 	and.w	r2, r2, #31
 8001e96:	2101      	movs	r1, #1
 8001e98:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8114 	beq.w	80020cc <HAL_RCC_OscConfig+0x314>
 8001ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f040 810b 	bne.w	80020cc <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	f000 bf85 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ebc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ecc:	d106      	bne.n	8001edc <HAL_RCC_OscConfig+0x124>
 8001ece:	4b7e      	ldr	r3, [pc, #504]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a7d      	ldr	r2, [pc, #500]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e036      	b.n	8001f4a <HAL_RCC_OscConfig+0x192>
 8001edc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10c      	bne.n	8001f06 <HAL_RCC_OscConfig+0x14e>
 8001eec:	4b76      	ldr	r3, [pc, #472]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a75      	ldr	r2, [pc, #468]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	4b73      	ldr	r3, [pc, #460]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a72      	ldr	r2, [pc, #456]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	e021      	b.n	8001f4a <HAL_RCC_OscConfig+0x192>
 8001f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f16:	d10c      	bne.n	8001f32 <HAL_RCC_OscConfig+0x17a>
 8001f18:	4b6b      	ldr	r3, [pc, #428]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a6a      	ldr	r2, [pc, #424]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b68      	ldr	r3, [pc, #416]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a67      	ldr	r2, [pc, #412]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	e00b      	b.n	8001f4a <HAL_RCC_OscConfig+0x192>
 8001f32:	4b65      	ldr	r3, [pc, #404]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a64      	ldr	r2, [pc, #400]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	4b62      	ldr	r3, [pc, #392]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a61      	ldr	r2, [pc, #388]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f48:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4e:	f023 020f 	bic.w	r2, r3, #15
 8001f52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	495a      	ldr	r1, [pc, #360]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d054      	beq.n	800201e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff fabe 	bl	80014f4 <HAL_GetTick>
 8001f78:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7c:	e00a      	b.n	8001f94 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f7e:	f7ff fab9 	bl	80014f4 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b64      	cmp	r3, #100	@ 0x64
 8001f8c:	d902      	bls.n	8001f94 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	f000 bf19 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8001f94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f98:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001fa0:	fa93 f3a3 	rbit	r3, r3
 8001fa4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001fa8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fac:	fab3 f383 	clz	r3, r3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fb4:	d802      	bhi.n	8001fbc <HAL_RCC_OscConfig+0x204>
 8001fb6:	4b44      	ldr	r3, [pc, #272]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	e015      	b.n	8001fe8 <HAL_RCC_OscConfig+0x230>
 8001fbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fc0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001fc8:	fa93 f3a3 	rbit	r3, r3
 8001fcc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001fd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fd4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001fd8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001fdc:	fa93 f3a3 	rbit	r3, r3
 8001fe0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001fe4:	4b38      	ldr	r3, [pc, #224]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fec:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001ff0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001ff4:	fa92 f2a2 	rbit	r2, r2
 8001ff8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001ffc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002000:	fab2 f282 	clz	r2, r2
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	f042 0220 	orr.w	r2, r2, #32
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	f002 021f 	and.w	r2, r2, #31
 8002010:	2101      	movs	r1, #1
 8002012:	fa01 f202 	lsl.w	r2, r1, r2
 8002016:	4013      	ands	r3, r2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0b0      	beq.n	8001f7e <HAL_RCC_OscConfig+0x1c6>
 800201c:	e057      	b.n	80020ce <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201e:	f7ff fa69 	bl	80014f4 <HAL_GetTick>
 8002022:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002026:	e00a      	b.n	800203e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002028:	f7ff fa64 	bl	80014f4 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b64      	cmp	r3, #100	@ 0x64
 8002036:	d902      	bls.n	800203e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	f000 bec4 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 800203e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002042:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002046:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800204a:	fa93 f3a3 	rbit	r3, r3
 800204e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002052:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002056:	fab3 f383 	clz	r3, r3
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b3f      	cmp	r3, #63	@ 0x3f
 800205e:	d802      	bhi.n	8002066 <HAL_RCC_OscConfig+0x2ae>
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	e015      	b.n	8002092 <HAL_RCC_OscConfig+0x2da>
 8002066:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800206a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002072:	fa93 f3a3 	rbit	r3, r3
 8002076:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800207a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800207e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002082:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800208e:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <HAL_RCC_OscConfig+0x310>)
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002096:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800209a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800209e:	fa92 f2a2 	rbit	r2, r2
 80020a2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80020a6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80020aa:	fab2 f282 	clz	r2, r2
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	f042 0220 	orr.w	r2, r2, #32
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	f002 021f 	and.w	r2, r2, #31
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1b0      	bne.n	8002028 <HAL_RCC_OscConfig+0x270>
 80020c6:	e002      	b.n	80020ce <HAL_RCC_OscConfig+0x316>
 80020c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 816c 	beq.w	80023bc <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020e4:	4bcc      	ldr	r3, [pc, #816]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 030c 	and.w	r3, r3, #12
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00b      	beq.n	8002108 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020f0:	4bc9      	ldr	r3, [pc, #804]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 030c 	and.w	r3, r3, #12
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d16d      	bne.n	80021d8 <HAL_RCC_OscConfig+0x420>
 80020fc:	4bc6      	ldr	r3, [pc, #792]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d167      	bne.n	80021d8 <HAL_RCC_OscConfig+0x420>
 8002108:	2302      	movs	r3, #2
 800210a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800211a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	fab3 f383 	clz	r3, r3
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b3f      	cmp	r3, #63	@ 0x3f
 8002126:	d802      	bhi.n	800212e <HAL_RCC_OscConfig+0x376>
 8002128:	4bbb      	ldr	r3, [pc, #748]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	e013      	b.n	8002156 <HAL_RCC_OscConfig+0x39e>
 800212e:	2302      	movs	r3, #2
 8002130:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002134:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002138:	fa93 f3a3 	rbit	r3, r3
 800213c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002140:	2302      	movs	r3, #2
 8002142:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002146:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800214a:	fa93 f3a3 	rbit	r3, r3
 800214e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002152:	4bb1      	ldr	r3, [pc, #708]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 8002154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002156:	2202      	movs	r2, #2
 8002158:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800215c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002160:	fa92 f2a2 	rbit	r2, r2
 8002164:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002168:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800216c:	fab2 f282 	clz	r2, r2
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	f042 0220 	orr.w	r2, r2, #32
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	f002 021f 	and.w	r2, r2, #31
 800217c:	2101      	movs	r1, #1
 800217e:	fa01 f202 	lsl.w	r2, r1, r2
 8002182:	4013      	ands	r3, r2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCC_OscConfig+0x3e6>
 8002188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800218c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d002      	beq.n	800219e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	f000 be14 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219e:	4b9e      	ldr	r3, [pc, #632]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	21f8      	movs	r1, #248	@ 0xf8
 80021b4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80021bc:	fa91 f1a1 	rbit	r1, r1
 80021c0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80021c4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80021c8:	fab1 f181 	clz	r1, r1
 80021cc:	b2c9      	uxtb	r1, r1
 80021ce:	408b      	lsls	r3, r1
 80021d0:	4991      	ldr	r1, [pc, #580]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021d6:	e0f1      	b.n	80023bc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 8083 	beq.w	80022f0 <HAL_RCC_OscConfig+0x538>
 80021ea:	2301      	movs	r3, #1
 80021ec:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80021fc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002200:	fab3 f383 	clz	r3, r3
 8002204:	b2db      	uxtb	r3, r3
 8002206:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800220a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	461a      	mov	r2, r3
 8002212:	2301      	movs	r3, #1
 8002214:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002216:	f7ff f96d 	bl	80014f4 <HAL_GetTick>
 800221a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221e:	e00a      	b.n	8002236 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002220:	f7ff f968 	bl	80014f4 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d902      	bls.n	8002236 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	f000 bdc8 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002236:	2302      	movs	r3, #2
 8002238:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002248:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224c:	fab3 f383 	clz	r3, r3
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b3f      	cmp	r3, #63	@ 0x3f
 8002254:	d802      	bhi.n	800225c <HAL_RCC_OscConfig+0x4a4>
 8002256:	4b70      	ldr	r3, [pc, #448]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	e013      	b.n	8002284 <HAL_RCC_OscConfig+0x4cc>
 800225c:	2302      	movs	r3, #2
 800225e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002262:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002266:	fa93 f3a3 	rbit	r3, r3
 800226a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800226e:	2302      	movs	r3, #2
 8002270:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002274:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002280:	4b65      	ldr	r3, [pc, #404]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 8002282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002284:	2202      	movs	r2, #2
 8002286:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800228a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800228e:	fa92 f2a2 	rbit	r2, r2
 8002292:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002296:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800229a:	fab2 f282 	clz	r2, r2
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	f042 0220 	orr.w	r2, r2, #32
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	f002 021f 	and.w	r2, r2, #31
 80022aa:	2101      	movs	r1, #1
 80022ac:	fa01 f202 	lsl.w	r2, r1, r2
 80022b0:	4013      	ands	r3, r2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0b4      	beq.n	8002220 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b6:	4b58      	ldr	r3, [pc, #352]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	21f8      	movs	r1, #248	@ 0xf8
 80022cc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80022d4:	fa91 f1a1 	rbit	r1, r1
 80022d8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80022dc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80022e0:	fab1 f181 	clz	r1, r1
 80022e4:	b2c9      	uxtb	r1, r1
 80022e6:	408b      	lsls	r3, r1
 80022e8:	494b      	ldr	r1, [pc, #300]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	600b      	str	r3, [r1, #0]
 80022ee:	e065      	b.n	80023bc <HAL_RCC_OscConfig+0x604>
 80022f0:	2301      	movs	r3, #1
 80022f2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80022fa:	fa93 f3a3 	rbit	r3, r3
 80022fe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002302:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002310:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	461a      	mov	r2, r3
 8002318:	2300      	movs	r3, #0
 800231a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231c:	f7ff f8ea 	bl	80014f4 <HAL_GetTick>
 8002320:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002324:	e00a      	b.n	800233c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002326:	f7ff f8e5 	bl	80014f4 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d902      	bls.n	800233c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	f000 bd45 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 800233c:	2302      	movs	r3, #2
 800233e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002342:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002346:	fa93 f3a3 	rbit	r3, r3
 800234a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800234e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	fab3 f383 	clz	r3, r3
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b3f      	cmp	r3, #63	@ 0x3f
 800235a:	d802      	bhi.n	8002362 <HAL_RCC_OscConfig+0x5aa>
 800235c:	4b2e      	ldr	r3, [pc, #184]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	e013      	b.n	800238a <HAL_RCC_OscConfig+0x5d2>
 8002362:	2302      	movs	r3, #2
 8002364:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002368:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800236c:	fa93 f3a3 	rbit	r3, r3
 8002370:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002374:	2302      	movs	r3, #2
 8002376:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800237a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800237e:	fa93 f3a3 	rbit	r3, r3
 8002382:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002386:	4b24      	ldr	r3, [pc, #144]	@ (8002418 <HAL_RCC_OscConfig+0x660>)
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	2202      	movs	r2, #2
 800238c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002390:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002394:	fa92 f2a2 	rbit	r2, r2
 8002398:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800239c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80023a0:	fab2 f282 	clz	r2, r2
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	f042 0220 	orr.w	r2, r2, #32
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f002 021f 	and.w	r2, r2, #31
 80023b0:	2101      	movs	r1, #1
 80023b2:	fa01 f202 	lsl.w	r2, r1, r2
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1b4      	bne.n	8002326 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 8115 	beq.w	80025fc <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d07e      	beq.n	80024e0 <HAL_RCC_OscConfig+0x728>
 80023e2:	2301      	movs	r3, #1
 80023e4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80023ec:	fa93 f3a3 	rbit	r3, r3
 80023f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80023f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023f8:	fab3 f383 	clz	r3, r3
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	461a      	mov	r2, r3
 8002400:	4b06      	ldr	r3, [pc, #24]	@ (800241c <HAL_RCC_OscConfig+0x664>)
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	461a      	mov	r2, r3
 8002408:	2301      	movs	r3, #1
 800240a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240c:	f7ff f872 	bl	80014f4 <HAL_GetTick>
 8002410:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002414:	e00f      	b.n	8002436 <HAL_RCC_OscConfig+0x67e>
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000
 800241c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002420:	f7ff f868 	bl	80014f4 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d902      	bls.n	8002436 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	f000 bcc8 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002436:	2302      	movs	r3, #2
 8002438:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002440:	fa93 f3a3 	rbit	r3, r3
 8002444:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002450:	2202      	movs	r2, #2
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002458:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	fa93 f2a3 	rbit	r2, r3
 8002462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002466:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002470:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002474:	2202      	movs	r2, #2
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800247c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	fa93 f2a3 	rbit	r2, r3
 8002486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800248e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002490:	4bb0      	ldr	r3, [pc, #704]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002492:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002498:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800249c:	2102      	movs	r1, #2
 800249e:	6019      	str	r1, [r3, #0]
 80024a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	fa93 f1a3 	rbit	r1, r3
 80024ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024b6:	6019      	str	r1, [r3, #0]
  return result;
 80024b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024bc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	fab3 f383 	clz	r3, r3
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	2101      	movs	r1, #1
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	4013      	ands	r3, r2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0a0      	beq.n	8002420 <HAL_RCC_OscConfig+0x668>
 80024de:	e08d      	b.n	80025fc <HAL_RCC_OscConfig+0x844>
 80024e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80024e8:	2201      	movs	r2, #1
 80024ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	fa93 f2a3 	rbit	r2, r3
 80024fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002502:	601a      	str	r2, [r3, #0]
  return result;
 8002504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002508:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800250c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800250e:	fab3 f383 	clz	r3, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	461a      	mov	r2, r3
 8002516:	4b90      	ldr	r3, [pc, #576]	@ (8002758 <HAL_RCC_OscConfig+0x9a0>)
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	461a      	mov	r2, r3
 800251e:	2300      	movs	r3, #0
 8002520:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002522:	f7fe ffe7 	bl	80014f4 <HAL_GetTick>
 8002526:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800252a:	e00a      	b.n	8002542 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800252c:	f7fe ffe2 	bl	80014f4 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d902      	bls.n	8002542 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	f000 bc42 	b.w	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002546:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800254a:	2202      	movs	r2, #2
 800254c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002552:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	fa93 f2a3 	rbit	r2, r3
 800255c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002560:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800256a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800256e:	2202      	movs	r2, #2
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002576:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	fa93 f2a3 	rbit	r2, r3
 8002580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002584:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002592:	2202      	movs	r2, #2
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	fa93 f2a3 	rbit	r2, r3
 80025a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025ac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ae:	4b69      	ldr	r3, [pc, #420]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80025b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025ba:	2102      	movs	r1, #2
 80025bc:	6019      	str	r1, [r3, #0]
 80025be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	fa93 f1a3 	rbit	r1, r3
 80025cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80025d4:	6019      	str	r1, [r3, #0]
  return result;
 80025d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025da:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	fab3 f383 	clz	r3, r3
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	2101      	movs	r1, #1
 80025f2:	fa01 f303 	lsl.w	r3, r1, r3
 80025f6:	4013      	ands	r3, r2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d197      	bne.n	800252c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002600:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 819e 	beq.w	800294e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002612:	2300      	movs	r3, #0
 8002614:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002618:	4b4e      	ldr	r3, [pc, #312]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d116      	bne.n	8002652 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002624:	4b4b      	ldr	r3, [pc, #300]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	4a4a      	ldr	r2, [pc, #296]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 800262a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800262e:	61d3      	str	r3, [r2, #28]
 8002630:	4b48      	ldr	r3, [pc, #288]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800263c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002646:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800264a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800264c:	2301      	movs	r3, #1
 800264e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002652:	4b42      	ldr	r3, [pc, #264]	@ (800275c <HAL_RCC_OscConfig+0x9a4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265a:	2b00      	cmp	r3, #0
 800265c:	d11a      	bne.n	8002694 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800265e:	4b3f      	ldr	r3, [pc, #252]	@ (800275c <HAL_RCC_OscConfig+0x9a4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a3e      	ldr	r2, [pc, #248]	@ (800275c <HAL_RCC_OscConfig+0x9a4>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002668:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800266a:	f7fe ff43 	bl	80014f4 <HAL_GetTick>
 800266e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002672:	e009      	b.n	8002688 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002674:	f7fe ff3e 	bl	80014f4 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b64      	cmp	r3, #100	@ 0x64
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e39e      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002688:	4b34      	ldr	r3, [pc, #208]	@ (800275c <HAL_RCC_OscConfig+0x9a4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ef      	beq.n	8002674 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002698:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d106      	bne.n	80026b2 <HAL_RCC_OscConfig+0x8fa>
 80026a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6213      	str	r3, [r2, #32]
 80026b0:	e035      	b.n	800271e <HAL_RCC_OscConfig+0x966>
 80026b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10c      	bne.n	80026dc <HAL_RCC_OscConfig+0x924>
 80026c2:	4b24      	ldr	r3, [pc, #144]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	4a23      	ldr	r2, [pc, #140]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	6213      	str	r3, [r2, #32]
 80026ce:	4b21      	ldr	r3, [pc, #132]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	4a20      	ldr	r2, [pc, #128]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026d4:	f023 0304 	bic.w	r3, r3, #4
 80026d8:	6213      	str	r3, [r2, #32]
 80026da:	e020      	b.n	800271e <HAL_RCC_OscConfig+0x966>
 80026dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	2b05      	cmp	r3, #5
 80026ea:	d10c      	bne.n	8002706 <HAL_RCC_OscConfig+0x94e>
 80026ec:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4a18      	ldr	r2, [pc, #96]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026f2:	f043 0304 	orr.w	r3, r3, #4
 80026f6:	6213      	str	r3, [r2, #32]
 80026f8:	4b16      	ldr	r3, [pc, #88]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	4a15      	ldr	r2, [pc, #84]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6213      	str	r3, [r2, #32]
 8002704:	e00b      	b.n	800271e <HAL_RCC_OscConfig+0x966>
 8002706:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	4a12      	ldr	r2, [pc, #72]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	6213      	str	r3, [r2, #32]
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4a0f      	ldr	r2, [pc, #60]	@ (8002754 <HAL_RCC_OscConfig+0x99c>)
 8002718:	f023 0304 	bic.w	r3, r3, #4
 800271c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800271e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002722:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8087 	beq.w	800283e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002730:	f7fe fee0 	bl	80014f4 <HAL_GetTick>
 8002734:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002738:	e012      	b.n	8002760 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800273a:	f7fe fedb 	bl	80014f4 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800274a:	4293      	cmp	r3, r2
 800274c:	d908      	bls.n	8002760 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e339      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
 8002758:	10908120 	.word	0x10908120
 800275c:	40007000 	.word	0x40007000
 8002760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002764:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002768:	2202      	movs	r2, #2
 800276a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002770:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	fa93 f2a3 	rbit	r2, r3
 800277a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002788:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800278c:	2202      	movs	r2, #2
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	fa93 f2a3 	rbit	r2, r3
 800279e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027a6:	601a      	str	r2, [r3, #0]
  return result;
 80027a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ac:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b2:	fab3 f383 	clz	r3, r3
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <HAL_RCC_OscConfig+0xa10>
 80027c2:	4b98      	ldr	r3, [pc, #608]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	e013      	b.n	80027f0 <HAL_RCC_OscConfig+0xa38>
 80027c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027cc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80027d0:	2202      	movs	r2, #2
 80027d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	fa93 f2a3 	rbit	r2, r3
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	4b8d      	ldr	r3, [pc, #564]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027f4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80027f8:	2102      	movs	r1, #2
 80027fa:	6011      	str	r1, [r2, #0]
 80027fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002800:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002804:	6812      	ldr	r2, [r2, #0]
 8002806:	fa92 f1a2 	rbit	r1, r2
 800280a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800280e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002812:	6011      	str	r1, [r2, #0]
  return result;
 8002814:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002818:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	fab2 f282 	clz	r2, r2
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	f002 021f 	and.w	r2, r2, #31
 800282e:	2101      	movs	r1, #1
 8002830:	fa01 f202 	lsl.w	r2, r1, r2
 8002834:	4013      	ands	r3, r2
 8002836:	2b00      	cmp	r3, #0
 8002838:	f43f af7f 	beq.w	800273a <HAL_RCC_OscConfig+0x982>
 800283c:	e07d      	b.n	800293a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283e:	f7fe fe59 	bl	80014f4 <HAL_GetTick>
 8002842:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002846:	e00b      	b.n	8002860 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002848:	f7fe fe54 	bl	80014f4 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002858:	4293      	cmp	r3, r2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e2b2      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002860:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002864:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002868:	2202      	movs	r2, #2
 800286a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002870:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	fa93 f2a3 	rbit	r2, r3
 800287a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002888:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800288c:	2202      	movs	r2, #2
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	fa93 f2a3 	rbit	r2, r3
 800289e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028a6:	601a      	str	r2, [r3, #0]
  return result;
 80028a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b2:	fab3 f383 	clz	r3, r3
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d102      	bne.n	80028c8 <HAL_RCC_OscConfig+0xb10>
 80028c2:	4b58      	ldr	r3, [pc, #352]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	e013      	b.n	80028f0 <HAL_RCC_OscConfig+0xb38>
 80028c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028cc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80028d0:	2202      	movs	r2, #2
 80028d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	fa93 f2a3 	rbit	r2, r3
 80028e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 80028ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028f4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80028f8:	2102      	movs	r1, #2
 80028fa:	6011      	str	r1, [r2, #0]
 80028fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002900:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	fa92 f1a2 	rbit	r1, r2
 800290a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800290e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002912:	6011      	str	r1, [r2, #0]
  return result;
 8002914:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002918:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	fab2 f282 	clz	r2, r2
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002928:	b2d2      	uxtb	r2, r2
 800292a:	f002 021f 	and.w	r2, r2, #31
 800292e:	2101      	movs	r1, #1
 8002930:	fa01 f202 	lsl.w	r2, r1, r2
 8002934:	4013      	ands	r3, r2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d186      	bne.n	8002848 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800293a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800293e:	2b01      	cmp	r3, #1
 8002940:	d105      	bne.n	800294e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002942:	4b38      	ldr	r3, [pc, #224]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	4a37      	ldr	r2, [pc, #220]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 8002948:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800294c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800294e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002952:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 8232 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002960:	4b30      	ldr	r3, [pc, #192]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 030c 	and.w	r3, r3, #12
 8002968:	2b08      	cmp	r3, #8
 800296a:	f000 8201 	beq.w	8002d70 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800296e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002972:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	2b02      	cmp	r3, #2
 800297c:	f040 8157 	bne.w	8002c2e <HAL_RCC_OscConfig+0xe76>
 8002980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002984:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002988:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800298c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002992:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	fa93 f2a3 	rbit	r2, r3
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029a4:	601a      	str	r2, [r3, #0]
  return result;
 80029a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029aa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029ae:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b0:	fab3 f383 	clz	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029ba:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	461a      	mov	r2, r3
 80029c2:	2300      	movs	r3, #0
 80029c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c6:	f7fe fd95 	bl	80014f4 <HAL_GetTick>
 80029ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ce:	e009      	b.n	80029e4 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d0:	f7fe fd90 	bl	80014f4 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1f0      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 80029e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80029ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	fa93 f2a3 	rbit	r2, r3
 8002a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a04:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a08:	601a      	str	r2, [r3, #0]
  return result;
 8002a0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a12:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a14:	fab3 f383 	clz	r3, r3
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a1c:	d804      	bhi.n	8002a28 <HAL_RCC_OscConfig+0xc70>
 8002a1e:	4b01      	ldr	r3, [pc, #4]	@ (8002a24 <HAL_RCC_OscConfig+0xc6c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	e029      	b.n	8002a78 <HAL_RCC_OscConfig+0xcc0>
 8002a24:	40021000 	.word	0x40021000
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	fa93 f2a3 	rbit	r2, r3
 8002a44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a48:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a52:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002a56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a60:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fa93 f2a3 	rbit	r2, r3
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	4bc3      	ldr	r3, [pc, #780]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a7c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002a80:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a84:	6011      	str	r1, [r2, #0]
 8002a86:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a8a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	fa92 f1a2 	rbit	r1, r2
 8002a94:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a98:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002a9c:	6011      	str	r1, [r2, #0]
  return result;
 8002a9e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	fab2 f282 	clz	r2, r2
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	f042 0220 	orr.w	r2, r2, #32
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	f002 021f 	and.w	r2, r2, #31
 8002ab8:	2101      	movs	r1, #1
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d185      	bne.n	80029d0 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ac4:	4baf      	ldr	r3, [pc, #700]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002adc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	430b      	orrs	r3, r1
 8002ae6:	49a7      	ldr	r1, [pc, #668]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
 8002aec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002af4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afe:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	fa93 f2a3 	rbit	r2, r3
 8002b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b10:	601a      	str	r2, [r3, #0]
  return result;
 8002b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b16:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b1a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b1c:	fab3 f383 	clz	r3, r3
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b26:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	2301      	movs	r3, #1
 8002b30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b32:	f7fe fcdf 	bl	80014f4 <HAL_GetTick>
 8002b36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b3a:	e009      	b.n	8002b50 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b3c:	f7fe fcda 	bl	80014f4 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e13a      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b54:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002b58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b62:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	fa93 f2a3 	rbit	r2, r3
 8002b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b70:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002b74:	601a      	str	r2, [r3, #0]
  return result;
 8002b76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002b7e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b88:	d802      	bhi.n	8002b90 <HAL_RCC_OscConfig+0xdd8>
 8002b8a:	4b7e      	ldr	r3, [pc, #504]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	e027      	b.n	8002be0 <HAL_RCC_OscConfig+0xe28>
 8002b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b94:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002b98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	fa93 f2a3 	rbit	r2, r3
 8002bac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002bbe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	fa93 f2a3 	rbit	r2, r3
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	4b69      	ldr	r3, [pc, #420]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002be4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002be8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bec:	6011      	str	r1, [r2, #0]
 8002bee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bf2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	fa92 f1a2 	rbit	r1, r2
 8002bfc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c00:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c04:	6011      	str	r1, [r2, #0]
  return result;
 8002c06:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c0a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	fab2 f282 	clz	r2, r2
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	f042 0220 	orr.w	r2, r2, #32
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	f002 021f 	and.w	r2, r2, #31
 8002c20:	2101      	movs	r1, #1
 8002c22:	fa01 f202 	lsl.w	r2, r1, r2
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d087      	beq.n	8002b3c <HAL_RCC_OscConfig+0xd84>
 8002c2c:	e0ca      	b.n	8002dc4 <HAL_RCC_OscConfig+0x100c>
 8002c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c32:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c36:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c40:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	fa93 f2a3 	rbit	r2, r3
 8002c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002c52:	601a      	str	r2, [r3, #0]
  return result;
 8002c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c58:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002c5c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	461a      	mov	r2, r3
 8002c70:	2300      	movs	r3, #0
 8002c72:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe fc3e 	bl	80014f4 <HAL_GetTick>
 8002c78:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7c:	e009      	b.n	8002c92 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7e:	f7fe fc39 	bl	80014f4 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e099      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002c92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c96:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002c9a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	fa93 f2a3 	rbit	r2, r3
 8002cae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cb2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002cb6:	601a      	str	r2, [r3, #0]
  return result;
 8002cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cbc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002cc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cca:	d802      	bhi.n	8002cd2 <HAL_RCC_OscConfig+0xf1a>
 8002ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	e027      	b.n	8002d22 <HAL_RCC_OscConfig+0xf6a>
 8002cd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002cda:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	fa93 f2a3 	rbit	r2, r3
 8002cee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cfc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d0a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	fa93 f2a3 	rbit	r2, r3
 8002d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d18:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	4b19      	ldr	r3, [pc, #100]	@ (8002d84 <HAL_RCC_OscConfig+0xfcc>)
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d26:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d2a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d2e:	6011      	str	r1, [r2, #0]
 8002d30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d34:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d38:	6812      	ldr	r2, [r2, #0]
 8002d3a:	fa92 f1a2 	rbit	r1, r2
 8002d3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d42:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002d46:	6011      	str	r1, [r2, #0]
  return result;
 8002d48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d4c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	fab2 f282 	clz	r2, r2
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	f042 0220 	orr.w	r2, r2, #32
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	f002 021f 	and.w	r2, r2, #31
 8002d62:	2101      	movs	r1, #1
 8002d64:	fa01 f202 	lsl.w	r2, r1, r2
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d187      	bne.n	8002c7e <HAL_RCC_OscConfig+0xec6>
 8002d6e:	e029      	b.n	8002dc4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d74:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d103      	bne.n	8002d88 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e020      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
 8002d84:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d88:	4b11      	ldr	r3, [pc, #68]	@ (8002dd0 <HAL_RCC_OscConfig+0x1018>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d90:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002d94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d10b      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002da8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002dac:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b09e      	sub	sp, #120	@ 0x78
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e154      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dec:	4b89      	ldr	r3, [pc, #548]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d910      	bls.n	8002e1c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dfa:	4b86      	ldr	r3, [pc, #536]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f023 0207 	bic.w	r2, r3, #7
 8002e02:	4984      	ldr	r1, [pc, #528]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0a:	4b82      	ldr	r3, [pc, #520]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d001      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e13c      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e28:	4b7b      	ldr	r3, [pc, #492]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	4978      	ldr	r1, [pc, #480]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 80cd 	beq.w	8002fe2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d137      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0xec>
 8002e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e54:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e58:	fa93 f3a3 	rbit	r3, r3
 8002e5c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002e5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e60:	fab3 f383 	clz	r3, r3
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e68:	d802      	bhi.n	8002e70 <HAL_RCC_ClockConfig+0x9c>
 8002e6a:	4b6b      	ldr	r3, [pc, #428]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	e00f      	b.n	8002e90 <HAL_RCC_ClockConfig+0xbc>
 8002e70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e82:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e8c:	4b62      	ldr	r3, [pc, #392]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e98:	fa92 f2a2 	rbit	r2, r2
 8002e9c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002e9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002ea0:	fab2 f282 	clz	r2, r2
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	f042 0220 	orr.w	r2, r2, #32
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	f002 021f 	and.w	r2, r2, #31
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d171      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0ea      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d137      	bne.n	8002f38 <HAL_RCC_ClockConfig+0x164>
 8002ec8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ecc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ed0:	fa93 f3a3 	rbit	r3, r3
 8002ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed8:	fab3 f383 	clz	r3, r3
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ee0:	d802      	bhi.n	8002ee8 <HAL_RCC_ClockConfig+0x114>
 8002ee2:	4b4d      	ldr	r3, [pc, #308]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	e00f      	b.n	8002f08 <HAL_RCC_ClockConfig+0x134>
 8002ee8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ef0:	fa93 f3a3 	rbit	r3, r3
 8002ef4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ef6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002efa:	643b      	str	r3, [r7, #64]	@ 0x40
 8002efc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f04:	4b44      	ldr	r3, [pc, #272]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f0c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002f0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f10:	fa92 f2a2 	rbit	r2, r2
 8002f14:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002f16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f18:	fab2 f282 	clz	r2, r2
 8002f1c:	b2d2      	uxtb	r2, r2
 8002f1e:	f042 0220 	orr.w	r2, r2, #32
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	f002 021f 	and.w	r2, r2, #31
 8002f28:	2101      	movs	r1, #1
 8002f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d135      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0ae      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f46:	fab3 f383 	clz	r3, r3
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f4e:	d802      	bhi.n	8002f56 <HAL_RCC_ClockConfig+0x182>
 8002f50:	4b31      	ldr	r3, [pc, #196]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	e00d      	b.n	8002f72 <HAL_RCC_ClockConfig+0x19e>
 8002f56:	2302      	movs	r3, #2
 8002f58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f62:	2302      	movs	r3, #2
 8002f64:	623b      	str	r3, [r7, #32]
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	fa93 f3a3 	rbit	r3, r3
 8002f6c:	61fb      	str	r3, [r7, #28]
 8002f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	2202      	movs	r2, #2
 8002f74:	61ba      	str	r2, [r7, #24]
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	fa92 f2a2 	rbit	r2, r2
 8002f7c:	617a      	str	r2, [r7, #20]
  return result;
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	fab2 f282 	clz	r2, r2
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	f042 0220 	orr.w	r2, r2, #32
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	f002 021f 	and.w	r2, r2, #31
 8002f90:	2101      	movs	r1, #1
 8002f92:	fa01 f202 	lsl.w	r2, r1, r2
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e07a      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f023 0203 	bic.w	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	491a      	ldr	r1, [pc, #104]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fb2:	f7fe fa9f 	bl	80014f4 <HAL_GetTick>
 8002fb6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fba:	f7fe fa9b 	bl	80014f4 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e062      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd0:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <HAL_RCC_ClockConfig+0x244>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 020c 	and.w	r2, r3, #12
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d1eb      	bne.n	8002fba <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d215      	bcs.n	800301c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f023 0207 	bic.w	r2, r3, #7
 8002ff8:	4906      	ldr	r1, [pc, #24]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003000:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <HAL_RCC_ClockConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d006      	beq.n	800301c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e041      	b.n	8003096 <HAL_RCC_ClockConfig+0x2c2>
 8003012:	bf00      	nop
 8003014:	40022000 	.word	0x40022000
 8003018:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d008      	beq.n	800303a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003028:	4b1d      	ldr	r3, [pc, #116]	@ (80030a0 <HAL_RCC_ClockConfig+0x2cc>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	491a      	ldr	r1, [pc, #104]	@ (80030a0 <HAL_RCC_ClockConfig+0x2cc>)
 8003036:	4313      	orrs	r3, r2
 8003038:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003046:	4b16      	ldr	r3, [pc, #88]	@ (80030a0 <HAL_RCC_ClockConfig+0x2cc>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4912      	ldr	r1, [pc, #72]	@ (80030a0 <HAL_RCC_ClockConfig+0x2cc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800305a:	f000 f829 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 800305e:	4601      	mov	r1, r0
 8003060:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <HAL_RCC_ClockConfig+0x2cc>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003068:	22f0      	movs	r2, #240	@ 0xf0
 800306a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	fa92 f2a2 	rbit	r2, r2
 8003072:	60fa      	str	r2, [r7, #12]
  return result;
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	fab2 f282 	clz	r2, r2
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	40d3      	lsrs	r3, r2
 800307e:	4a09      	ldr	r2, [pc, #36]	@ (80030a4 <HAL_RCC_ClockConfig+0x2d0>)
 8003080:	5cd3      	ldrb	r3, [r2, r3]
 8003082:	fa21 f303 	lsr.w	r3, r1, r3
 8003086:	4a08      	ldr	r2, [pc, #32]	@ (80030a8 <HAL_RCC_ClockConfig+0x2d4>)
 8003088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800308a:	4b08      	ldr	r3, [pc, #32]	@ (80030ac <HAL_RCC_ClockConfig+0x2d8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4618      	mov	r0, r3
 8003090:	f7fe f9ec 	bl	800146c <HAL_InitTick>
  
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3778      	adds	r7, #120	@ 0x78
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08005530 	.word	0x08005530
 80030a8:	20000008 	.word	0x20000008
 80030ac:	2000000c 	.word	0x2000000c

080030b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b087      	sub	sp, #28
 80030b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	2300      	movs	r3, #0
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	2300      	movs	r3, #0
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	2300      	movs	r3, #0
 80030c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80030ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x94>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d002      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x30>
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d003      	beq.n	80030e6 <HAL_RCC_GetSysClockFreq+0x36>
 80030de:	e026      	b.n	800312e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030e0:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 80030e2:	613b      	str	r3, [r7, #16]
      break;
 80030e4:	e026      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	0c9b      	lsrs	r3, r3, #18
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	4a17      	ldr	r2, [pc, #92]	@ (800314c <HAL_RCC_GetSysClockFreq+0x9c>)
 80030f0:	5cd3      	ldrb	r3, [r2, r3]
 80030f2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80030f4:	4b13      	ldr	r3, [pc, #76]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x94>)
 80030f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f8:	f003 030f 	and.w	r3, r3, #15
 80030fc:	4a14      	ldr	r2, [pc, #80]	@ (8003150 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030fe:	5cd3      	ldrb	r3, [r2, r3]
 8003100:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d008      	beq.n	800311e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800310c:	4a0e      	ldr	r2, [pc, #56]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	fbb2 f2f3 	udiv	r2, r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	617b      	str	r3, [r7, #20]
 800311c:	e004      	b.n	8003128 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a0c      	ldr	r2, [pc, #48]	@ (8003154 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	613b      	str	r3, [r7, #16]
      break;
 800312c:	e002      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800312e:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 8003130:	613b      	str	r3, [r7, #16]
      break;
 8003132:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003134:	693b      	ldr	r3, [r7, #16]
}
 8003136:	4618      	mov	r0, r3
 8003138:	371c      	adds	r7, #28
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40021000 	.word	0x40021000
 8003148:	007a1200 	.word	0x007a1200
 800314c:	08005548 	.word	0x08005548
 8003150:	08005558 	.word	0x08005558
 8003154:	003d0900 	.word	0x003d0900

08003158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_RCC_GetHCLKFreq+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000008 	.word	0x20000008

08003170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003176:	f7ff ffef 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 800317a:	4601      	mov	r1, r0
 800317c:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003184:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003188:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	fa92 f2a2 	rbit	r2, r2
 8003190:	603a      	str	r2, [r7, #0]
  return result;
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	fab2 f282 	clz	r2, r2
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	40d3      	lsrs	r3, r2
 800319c:	4a04      	ldr	r2, [pc, #16]	@ (80031b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40021000 	.word	0x40021000
 80031b0:	08005540 	.word	0x08005540

080031b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80031ba:	f7ff ffcd 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 80031be:	4601      	mov	r1, r0
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80031c8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80031cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	fa92 f2a2 	rbit	r2, r2
 80031d4:	603a      	str	r2, [r7, #0]
  return result;
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	fab2 f282 	clz	r2, r2
 80031dc:	b2d2      	uxtb	r2, r2
 80031de:	40d3      	lsrs	r3, r2
 80031e0:	4a04      	ldr	r2, [pc, #16]	@ (80031f4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80031e2:	5cd3      	ldrb	r3, [r2, r3]
 80031e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	08005540 	.word	0x08005540

080031f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e095      	b.n	8003336 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320e:	2b00      	cmp	r3, #0
 8003210:	d108      	bne.n	8003224 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800321a:	d009      	beq.n	8003230 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	61da      	str	r2, [r3, #28]
 8003222:	e005      	b.n	8003230 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d106      	bne.n	8003250 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7fd feee 	bl	800102c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2202      	movs	r2, #2
 8003254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003266:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003270:	d902      	bls.n	8003278 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e002      	b.n	800327e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800327c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003286:	d007      	beq.n	8003298 <HAL_SPI_Init+0xa0>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003290:	d002      	beq.n	8003298 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032c6:	431a      	orrs	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032d0:	431a      	orrs	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032da:	ea42 0103 	orr.w	r1, r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	0c1b      	lsrs	r3, r3, #16
 80032f4:	f003 0204 	and.w	r2, r3, #4
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003314:	ea42 0103 	orr.w	r1, r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b088      	sub	sp, #32
 8003342:	af00      	add	r7, sp, #0
 8003344:	60f8      	str	r0, [r7, #12]
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	603b      	str	r3, [r7, #0]
 800334a:	4613      	mov	r3, r2
 800334c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_SPI_Transmit+0x22>
 800335c:	2302      	movs	r3, #2
 800335e:	e15f      	b.n	8003620 <HAL_SPI_Transmit+0x2e2>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003368:	f7fe f8c4 	bl	80014f4 <HAL_GetTick>
 800336c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b01      	cmp	r3, #1
 800337c:	d002      	beq.n	8003384 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800337e:	2302      	movs	r3, #2
 8003380:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003382:	e148      	b.n	8003616 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <HAL_SPI_Transmit+0x52>
 800338a:	88fb      	ldrh	r3, [r7, #6]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d102      	bne.n	8003396 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003394:	e13f      	b.n	8003616 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2203      	movs	r2, #3
 800339a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	88fa      	ldrh	r2, [r7, #6]
 80033ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	88fa      	ldrh	r2, [r7, #6]
 80033b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033e0:	d10f      	bne.n	8003402 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800340c:	2b40      	cmp	r3, #64	@ 0x40
 800340e:	d007      	beq.n	8003420 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800341e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003428:	d94f      	bls.n	80034ca <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d002      	beq.n	8003438 <HAL_SPI_Transmit+0xfa>
 8003432:	8afb      	ldrh	r3, [r7, #22]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d142      	bne.n	80034be <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343c:	881a      	ldrh	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003448:	1c9a      	adds	r2, r3, #2
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800345c:	e02f      	b.n	80034be <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b02      	cmp	r3, #2
 800346a:	d112      	bne.n	8003492 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	881a      	ldrh	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800347c:	1c9a      	adds	r2, r3, #2
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003486:	b29b      	uxth	r3, r3
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003490:	e015      	b.n	80034be <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003492:	f7fe f82f 	bl	80014f4 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d803      	bhi.n	80034aa <HAL_SPI_Transmit+0x16c>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a8:	d102      	bne.n	80034b0 <HAL_SPI_Transmit+0x172>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d106      	bne.n	80034be <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80034bc:	e0ab      	b.n	8003616 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1ca      	bne.n	800345e <HAL_SPI_Transmit+0x120>
 80034c8:	e080      	b.n	80035cc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <HAL_SPI_Transmit+0x19a>
 80034d2:	8afb      	ldrh	r3, [r7, #22]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d174      	bne.n	80035c2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d912      	bls.n	8003508 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e6:	881a      	ldrh	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f2:	1c9a      	adds	r2, r3, #2
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b02      	subs	r3, #2
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003506:	e05c      	b.n	80035c2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	330c      	adds	r3, #12
 8003512:	7812      	ldrb	r2, [r2, #0]
 8003514:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800352e:	e048      	b.n	80035c2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b02      	cmp	r3, #2
 800353c:	d12b      	bne.n	8003596 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003542:	b29b      	uxth	r3, r3
 8003544:	2b01      	cmp	r3, #1
 8003546:	d912      	bls.n	800356e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354c:	881a      	ldrh	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003558:	1c9a      	adds	r2, r3, #2
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b02      	subs	r3, #2
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800356c:	e029      	b.n	80035c2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	330c      	adds	r3, #12
 8003578:	7812      	ldrb	r2, [r2, #0]
 800357a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800358a:	b29b      	uxth	r3, r3
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003594:	e015      	b.n	80035c2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003596:	f7fd ffad 	bl	80014f4 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d803      	bhi.n	80035ae <HAL_SPI_Transmit+0x270>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ac:	d102      	bne.n	80035b4 <HAL_SPI_Transmit+0x276>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d106      	bne.n	80035c2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80035c0:	e029      	b.n	8003616 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1b1      	bne.n	8003530 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	6839      	ldr	r1, [r7, #0]
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 facd 	bl	8003b70 <SPI_EndRxTxTransaction>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10a      	bne.n	8003600 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	77fb      	strb	r3, [r7, #31]
 800360c:	e003      	b.n	8003616 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800361e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3720      	adds	r7, #32
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	4613      	mov	r3, r2
 8003634:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003640:	2b01      	cmp	r3, #1
 8003642:	d101      	bne.n	8003648 <HAL_SPI_Transmit_DMA+0x20>
 8003644:	2302      	movs	r3, #2
 8003646:	e0d4      	b.n	80037f2 <HAL_SPI_Transmit_DMA+0x1ca>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b01      	cmp	r3, #1
 800365a:	d002      	beq.n	8003662 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800365c:	2302      	movs	r3, #2
 800365e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003660:	e0c2      	b.n	80037e8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <HAL_SPI_Transmit_DMA+0x46>
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d102      	bne.n	8003674 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003672:	e0b9      	b.n	80037e8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2203      	movs	r2, #3
 8003678:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	88fa      	ldrh	r2, [r7, #6]
 800368c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	88fa      	ldrh	r2, [r7, #6]
 8003692:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036be:	d10f      	bne.n	80036e0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036de:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e4:	4a45      	ldr	r2, [pc, #276]	@ (80037fc <HAL_SPI_Transmit_DMA+0x1d4>)
 80036e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ec:	4a44      	ldr	r2, [pc, #272]	@ (8003800 <HAL_SPI_Transmit_DMA+0x1d8>)
 80036ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	4a43      	ldr	r2, [pc, #268]	@ (8003804 <HAL_SPI_Transmit_DMA+0x1dc>)
 80036f6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fc:	2200      	movs	r2, #0
 80036fe:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800370e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003718:	d82d      	bhi.n	8003776 <HAL_SPI_Transmit_DMA+0x14e>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003724:	d127      	bne.n	8003776 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372a:	b29b      	uxth	r3, r3
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10f      	bne.n	8003754 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003742:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003748:	b29b      	uxth	r3, r3
 800374a:	085b      	lsrs	r3, r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003752:	e010      	b.n	8003776 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003762:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003768:	b29b      	uxth	r3, r3
 800376a:	085b      	lsrs	r3, r3, #1
 800376c:	b29b      	uxth	r3, r3
 800376e:	3301      	adds	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377e:	4619      	mov	r1, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	330c      	adds	r3, #12
 8003786:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800378c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800378e:	f7fe f839 	bl	8001804 <HAL_DMA_Start_IT>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d008      	beq.n	80037aa <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800379c:	f043 0210 	orr.w	r2, r3, #16
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	75fb      	strb	r3, [r7, #23]

    goto error;
 80037a8:	e01e      	b.n	80037e8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b4:	2b40      	cmp	r3, #64	@ 0x40
 80037b6:	d007      	beq.n	80037c8 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037c6:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0220 	orr.w	r2, r2, #32
 80037d6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0202 	orr.w	r2, r2, #2
 80037e6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80037f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	080038d7 	.word	0x080038d7
 8003800:	08003831 	.word	0x08003831
 8003804:	080038f3 	.word	0x080038f3

08003808 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800383e:	f7fd fe59 	bl	80014f4 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0320 	and.w	r3, r3, #32
 800384e:	2b20      	cmp	r3, #32
 8003850:	d03b      	beq.n	80038ca <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 0220 	bic.w	r2, r2, #32
 8003860:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0202 	bic.w	r2, r2, #2
 8003870:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	2164      	movs	r1, #100	@ 0x64
 8003876:	6978      	ldr	r0, [r7, #20]
 8003878:	f000 f97a 	bl	8003b70 <SPI_EndRxTxTransaction>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d005      	beq.n	800388e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	f043 0220 	orr.w	r2, r3, #32
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10a      	bne.n	80038ac <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003896:	2300      	movs	r3, #0
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2200      	movs	r2, #0
 80038b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80038c2:	6978      	ldr	r0, [r7, #20]
 80038c4:	f7ff ffaa 	bl	800381c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80038c8:	e002      	b.n	80038d0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80038ca:	6978      	ldr	r0, [r7, #20]
 80038cc:	f7fc fdc0 	bl	8000450 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f7ff ff8f 	bl	8003808 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038ea:	bf00      	nop
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b084      	sub	sp, #16
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0203 	bic.w	r2, r2, #3
 800390e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003914:	f043 0210 	orr.w	r2, r3, #16
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f7ff ff79 	bl	800381c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800392a:	bf00      	nop
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	4613      	mov	r3, r2
 8003942:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003944:	f7fd fdd6 	bl	80014f4 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800394c:	1a9b      	subs	r3, r3, r2
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	4413      	add	r3, r2
 8003952:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003954:	f7fd fdce 	bl	80014f4 <HAL_GetTick>
 8003958:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800395a:	4b39      	ldr	r3, [pc, #228]	@ (8003a40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	015b      	lsls	r3, r3, #5
 8003960:	0d1b      	lsrs	r3, r3, #20
 8003962:	69fa      	ldr	r2, [r7, #28]
 8003964:	fb02 f303 	mul.w	r3, r2, r3
 8003968:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800396a:	e054      	b.n	8003a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d050      	beq.n	8003a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003974:	f7fd fdbe 	bl	80014f4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	429a      	cmp	r2, r3
 8003982:	d902      	bls.n	800398a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d13d      	bne.n	8003a06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003998:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039a2:	d111      	bne.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ac:	d004      	beq.n	80039b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b6:	d107      	bne.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039d0:	d10f      	bne.n	80039f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e017      	b.n	8003a36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	bf0c      	ite	eq
 8003a26:	2301      	moveq	r3, #1
 8003a28:	2300      	movne	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d19b      	bne.n	800396c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000008 	.word	0x20000008

08003a44 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b08a      	sub	sp, #40	@ 0x28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
 8003a50:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003a56:	f7fd fd4d 	bl	80014f4 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	4413      	add	r3, r2
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003a66:	f7fd fd45 	bl	80014f4 <HAL_GetTick>
 8003a6a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	330c      	adds	r3, #12
 8003a72:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003a74:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4413      	add	r3, r2
 8003a7e:	00da      	lsls	r2, r3, #3
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	0d1b      	lsrs	r3, r3, #20
 8003a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003a8c:	e060      	b.n	8003b50 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a94:	d107      	bne.n	8003aa6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d104      	bne.n	8003aa6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003aa4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aac:	d050      	beq.n	8003b50 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003aae:	f7fd fd21 	bl	80014f4 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d902      	bls.n	8003ac4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d13d      	bne.n	8003b40 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ad2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003adc:	d111      	bne.n	8003b02 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ae6:	d004      	beq.n	8003af2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af0:	d107      	bne.n	8003b02 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b0a:	d10f      	bne.n	8003b2c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e010      	b.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d196      	bne.n	8003a8e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3728      	adds	r7, #40	@ 0x28
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	20000008 	.word	0x20000008

08003b70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af02      	add	r7, sp, #8
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f7ff ff5b 	bl	8003a44 <SPI_WaitFifoStateUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b98:	f043 0220 	orr.w	r2, r3, #32
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e027      	b.n	8003bf4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2200      	movs	r2, #0
 8003bac:	2180      	movs	r1, #128	@ 0x80
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f7ff fec0 	bl	8003934 <SPI_WaitFlagStateUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d007      	beq.n	8003bca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bbe:	f043 0220 	orr.w	r2, r3, #32
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e014      	b.n	8003bf4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f7ff ff34 	bl	8003a44 <SPI_WaitFifoStateUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d007      	beq.n	8003bf2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be6:	f043 0220 	orr.w	r2, r3, #32
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e000      	b.n	8003bf4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e040      	b.n	8003c90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd fba0 	bl	8001364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	@ 0x24
 8003c28:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0201 	bic.w	r2, r2, #1
 8003c38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f95e 	bl	8003f04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f825 	bl	8003c98 <UART_SetConfig>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d101      	bne.n	8003c58 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e01b      	b.n	8003c90 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 0201 	orr.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f9dd 	bl	8004048 <UART_CheckIdleState>
 8003c8e:	4603      	mov	r3, r0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	431a      	orrs	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	4b8a      	ldr	r3, [pc, #552]	@ (8003eec <UART_SetConfig+0x254>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6812      	ldr	r2, [r2, #0]
 8003cca:	6979      	ldr	r1, [r7, #20]
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a78      	ldr	r2, [pc, #480]	@ (8003ef0 <UART_SetConfig+0x258>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d120      	bne.n	8003d56 <UART_SetConfig+0xbe>
 8003d14:	4b77      	ldr	r3, [pc, #476]	@ (8003ef4 <UART_SetConfig+0x25c>)
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	f003 0303 	and.w	r3, r3, #3
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	d817      	bhi.n	8003d50 <UART_SetConfig+0xb8>
 8003d20:	a201      	add	r2, pc, #4	@ (adr r2, 8003d28 <UART_SetConfig+0x90>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d39 	.word	0x08003d39
 8003d2c:	08003d45 	.word	0x08003d45
 8003d30:	08003d4b 	.word	0x08003d4b
 8003d34:	08003d3f 	.word	0x08003d3f
 8003d38:	2300      	movs	r3, #0
 8003d3a:	77fb      	strb	r3, [r7, #31]
 8003d3c:	e01d      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	77fb      	strb	r3, [r7, #31]
 8003d42:	e01a      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d44:	2304      	movs	r3, #4
 8003d46:	77fb      	strb	r3, [r7, #31]
 8003d48:	e017      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d4a:	2308      	movs	r3, #8
 8003d4c:	77fb      	strb	r3, [r7, #31]
 8003d4e:	e014      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d50:	2310      	movs	r3, #16
 8003d52:	77fb      	strb	r3, [r7, #31]
 8003d54:	e011      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a67      	ldr	r2, [pc, #412]	@ (8003ef8 <UART_SetConfig+0x260>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d102      	bne.n	8003d66 <UART_SetConfig+0xce>
 8003d60:	2300      	movs	r3, #0
 8003d62:	77fb      	strb	r3, [r7, #31]
 8003d64:	e009      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a64      	ldr	r2, [pc, #400]	@ (8003efc <UART_SetConfig+0x264>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d102      	bne.n	8003d76 <UART_SetConfig+0xde>
 8003d70:	2300      	movs	r3, #0
 8003d72:	77fb      	strb	r3, [r7, #31]
 8003d74:	e001      	b.n	8003d7a <UART_SetConfig+0xe2>
 8003d76:	2310      	movs	r3, #16
 8003d78:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d82:	d15a      	bne.n	8003e3a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003d84:	7ffb      	ldrb	r3, [r7, #31]
 8003d86:	2b08      	cmp	r3, #8
 8003d88:	d827      	bhi.n	8003dda <UART_SetConfig+0x142>
 8003d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d90 <UART_SetConfig+0xf8>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003db5 	.word	0x08003db5
 8003d94:	08003dbd 	.word	0x08003dbd
 8003d98:	08003dc5 	.word	0x08003dc5
 8003d9c:	08003ddb 	.word	0x08003ddb
 8003da0:	08003dcb 	.word	0x08003dcb
 8003da4:	08003ddb 	.word	0x08003ddb
 8003da8:	08003ddb 	.word	0x08003ddb
 8003dac:	08003ddb 	.word	0x08003ddb
 8003db0:	08003dd3 	.word	0x08003dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003db4:	f7ff f9dc 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 8003db8:	61b8      	str	r0, [r7, #24]
        break;
 8003dba:	e013      	b.n	8003de4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dbc:	f7ff f9fa 	bl	80031b4 <HAL_RCC_GetPCLK2Freq>
 8003dc0:	61b8      	str	r0, [r7, #24]
        break;
 8003dc2:	e00f      	b.n	8003de4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dc4:	4b4e      	ldr	r3, [pc, #312]	@ (8003f00 <UART_SetConfig+0x268>)
 8003dc6:	61bb      	str	r3, [r7, #24]
        break;
 8003dc8:	e00c      	b.n	8003de4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dca:	f7ff f971 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 8003dce:	61b8      	str	r0, [r7, #24]
        break;
 8003dd0:	e008      	b.n	8003de4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dd6:	61bb      	str	r3, [r7, #24]
        break;
 8003dd8:	e004      	b.n	8003de4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	77bb      	strb	r3, [r7, #30]
        break;
 8003de2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d074      	beq.n	8003ed4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	005a      	lsls	r2, r3, #1
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	085b      	lsrs	r3, r3, #1
 8003df4:	441a      	add	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	2b0f      	cmp	r3, #15
 8003e04:	d916      	bls.n	8003e34 <UART_SetConfig+0x19c>
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e0c:	d212      	bcs.n	8003e34 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	f023 030f 	bic.w	r3, r3, #15
 8003e16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	89fb      	ldrh	r3, [r7, #14]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	89fa      	ldrh	r2, [r7, #14]
 8003e30:	60da      	str	r2, [r3, #12]
 8003e32:	e04f      	b.n	8003ed4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	77bb      	strb	r3, [r7, #30]
 8003e38:	e04c      	b.n	8003ed4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e3a:	7ffb      	ldrb	r3, [r7, #31]
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d828      	bhi.n	8003e92 <UART_SetConfig+0x1fa>
 8003e40:	a201      	add	r2, pc, #4	@ (adr r2, 8003e48 <UART_SetConfig+0x1b0>)
 8003e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e46:	bf00      	nop
 8003e48:	08003e6d 	.word	0x08003e6d
 8003e4c:	08003e75 	.word	0x08003e75
 8003e50:	08003e7d 	.word	0x08003e7d
 8003e54:	08003e93 	.word	0x08003e93
 8003e58:	08003e83 	.word	0x08003e83
 8003e5c:	08003e93 	.word	0x08003e93
 8003e60:	08003e93 	.word	0x08003e93
 8003e64:	08003e93 	.word	0x08003e93
 8003e68:	08003e8b 	.word	0x08003e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e6c:	f7ff f980 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 8003e70:	61b8      	str	r0, [r7, #24]
        break;
 8003e72:	e013      	b.n	8003e9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e74:	f7ff f99e 	bl	80031b4 <HAL_RCC_GetPCLK2Freq>
 8003e78:	61b8      	str	r0, [r7, #24]
        break;
 8003e7a:	e00f      	b.n	8003e9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e7c:	4b20      	ldr	r3, [pc, #128]	@ (8003f00 <UART_SetConfig+0x268>)
 8003e7e:	61bb      	str	r3, [r7, #24]
        break;
 8003e80:	e00c      	b.n	8003e9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e82:	f7ff f915 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 8003e86:	61b8      	str	r0, [r7, #24]
        break;
 8003e88:	e008      	b.n	8003e9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e8e:	61bb      	str	r3, [r7, #24]
        break;
 8003e90:	e004      	b.n	8003e9c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	77bb      	strb	r3, [r7, #30]
        break;
 8003e9a:	bf00      	nop
    }

    if (pclk != 0U)
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d018      	beq.n	8003ed4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	085a      	lsrs	r2, r3, #1
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	441a      	add	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	2b0f      	cmp	r3, #15
 8003eba:	d909      	bls.n	8003ed0 <UART_SetConfig+0x238>
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ec2:	d205      	bcs.n	8003ed0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	e001      	b.n	8003ed4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003ee0:	7fbb      	ldrb	r3, [r7, #30]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3720      	adds	r7, #32
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	efff69f3 	.word	0xefff69f3
 8003ef0:	40013800 	.word	0x40013800
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	40004400 	.word	0x40004400
 8003efc:	40004800 	.word	0x40004800
 8003f00:	007a1200 	.word	0x007a1200

08003f04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00a      	beq.n	8003f72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f98:	f003 0310 	and.w	r3, r3, #16
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00a      	beq.n	8003fb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d01a      	beq.n	800401a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004002:	d10a      	bne.n	800401a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	605a      	str	r2, [r3, #4]
  }
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b098      	sub	sp, #96	@ 0x60
 800404c:	af02      	add	r7, sp, #8
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004058:	f7fd fa4c 	bl	80014f4 <HAL_GetTick>
 800405c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b08      	cmp	r3, #8
 800406a:	d12e      	bne.n	80040ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800406c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004074:	2200      	movs	r2, #0
 8004076:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f88c 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d021      	beq.n	80040ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408e:	e853 3f00 	ldrex	r3, [r3]
 8004092:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409a:	653b      	str	r3, [r7, #80]	@ 0x50
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040ac:	e841 2300 	strex	r3, r2, [r1]
 80040b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1e6      	bne.n	8004086 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e062      	b.n	8004190 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d149      	bne.n	800416c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e0:	2200      	movs	r2, #0
 80040e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f856 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d03c      	beq.n	800416c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	e853 3f00 	ldrex	r3, [r3]
 80040fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004106:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	461a      	mov	r2, r3
 800410e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004110:	633b      	str	r3, [r7, #48]	@ 0x30
 8004112:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004118:	e841 2300 	strex	r3, r2, [r1]
 800411c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800411e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e6      	bne.n	80040f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3308      	adds	r3, #8
 800412a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	e853 3f00 	ldrex	r3, [r3]
 8004132:	60fb      	str	r3, [r7, #12]
   return(result);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f023 0301 	bic.w	r3, r3, #1
 800413a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	3308      	adds	r3, #8
 8004142:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004144:	61fa      	str	r2, [r7, #28]
 8004146:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	69b9      	ldr	r1, [r7, #24]
 800414a:	69fa      	ldr	r2, [r7, #28]
 800414c:	e841 2300 	strex	r3, r2, [r1]
 8004150:	617b      	str	r3, [r7, #20]
   return(result);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e5      	bne.n	8004124 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2220      	movs	r2, #32
 800415c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e011      	b.n	8004190 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2220      	movs	r2, #32
 8004176:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3758      	adds	r7, #88	@ 0x58
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	4613      	mov	r3, r2
 80041a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041a8:	e04f      	b.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b0:	d04b      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b2:	f7fd f99f 	bl	80014f4 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d302      	bcc.n	80041c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e04e      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0304 	and.w	r3, r3, #4
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d037      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b80      	cmp	r3, #128	@ 0x80
 80041de:	d034      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b40      	cmp	r3, #64	@ 0x40
 80041e4:	d031      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d110      	bne.n	8004216 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2208      	movs	r2, #8
 80041fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 f838 	bl	8004272 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2208      	movs	r2, #8
 8004206:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e029      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004220:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004224:	d111      	bne.n	800424a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800422e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f81e 	bl	8004272 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2220      	movs	r2, #32
 800423a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e00f      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	69da      	ldr	r2, [r3, #28]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4013      	ands	r3, r2
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	429a      	cmp	r2, r3
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	429a      	cmp	r2, r3
 8004266:	d0a0      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004272:	b480      	push	{r7}
 8004274:	b095      	sub	sp, #84	@ 0x54
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800428e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004298:	643b      	str	r3, [r7, #64]	@ 0x40
 800429a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800429e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e6      	bne.n	800427a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3308      	adds	r3, #8
 80042b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	e853 3f00 	ldrex	r3, [r3]
 80042ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f023 0301 	bic.w	r3, r3, #1
 80042c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	3308      	adds	r3, #8
 80042ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042d4:	e841 2300 	strex	r3, r2, [r1]
 80042d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1e5      	bne.n	80042ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d118      	bne.n	800431a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	f023 0310 	bic.w	r3, r3, #16
 80042fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004306:	61bb      	str	r3, [r7, #24]
 8004308:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	6979      	ldr	r1, [r7, #20]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	613b      	str	r3, [r7, #16]
   return(result);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e6      	bne.n	80042e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800432e:	bf00      	nop
 8004330:	3754      	adds	r7, #84	@ 0x54
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <memset>:
 800433a:	4402      	add	r2, r0
 800433c:	4603      	mov	r3, r0
 800433e:	4293      	cmp	r3, r2
 8004340:	d100      	bne.n	8004344 <memset+0xa>
 8004342:	4770      	bx	lr
 8004344:	f803 1b01 	strb.w	r1, [r3], #1
 8004348:	e7f9      	b.n	800433e <memset+0x4>
	...

0800434c <__libc_init_array>:
 800434c:	b570      	push	{r4, r5, r6, lr}
 800434e:	4d0d      	ldr	r5, [pc, #52]	@ (8004384 <__libc_init_array+0x38>)
 8004350:	4c0d      	ldr	r4, [pc, #52]	@ (8004388 <__libc_init_array+0x3c>)
 8004352:	1b64      	subs	r4, r4, r5
 8004354:	10a4      	asrs	r4, r4, #2
 8004356:	2600      	movs	r6, #0
 8004358:	42a6      	cmp	r6, r4
 800435a:	d109      	bne.n	8004370 <__libc_init_array+0x24>
 800435c:	4d0b      	ldr	r5, [pc, #44]	@ (800438c <__libc_init_array+0x40>)
 800435e:	4c0c      	ldr	r4, [pc, #48]	@ (8004390 <__libc_init_array+0x44>)
 8004360:	f000 f818 	bl	8004394 <_init>
 8004364:	1b64      	subs	r4, r4, r5
 8004366:	10a4      	asrs	r4, r4, #2
 8004368:	2600      	movs	r6, #0
 800436a:	42a6      	cmp	r6, r4
 800436c:	d105      	bne.n	800437a <__libc_init_array+0x2e>
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	f855 3b04 	ldr.w	r3, [r5], #4
 8004374:	4798      	blx	r3
 8004376:	3601      	adds	r6, #1
 8004378:	e7ee      	b.n	8004358 <__libc_init_array+0xc>
 800437a:	f855 3b04 	ldr.w	r3, [r5], #4
 800437e:	4798      	blx	r3
 8004380:	3601      	adds	r6, #1
 8004382:	e7f2      	b.n	800436a <__libc_init_array+0x1e>
 8004384:	08005568 	.word	0x08005568
 8004388:	08005568 	.word	0x08005568
 800438c:	08005568 	.word	0x08005568
 8004390:	0800556c 	.word	0x0800556c

08004394 <_init>:
 8004394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004396:	bf00      	nop
 8004398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800439a:	bc08      	pop	{r3}
 800439c:	469e      	mov	lr, r3
 800439e:	4770      	bx	lr

080043a0 <_fini>:
 80043a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a2:	bf00      	nop
 80043a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043a6:	bc08      	pop	{r3}
 80043a8:	469e      	mov	lr, r3
 80043aa:	4770      	bx	lr
