
*** Running vivado
    with args -log rhd_axi_tb_rhd_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhd_axi_tb_rhd_axi_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rhd_axi_tb_rhd_axi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 455.223 ; gain = 162.621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top rhd_axi_tb_rhd_axi_0_0 -part xck26-sfvc784-2LVI-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.172 ; gain = 339.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhd_axi_tb_rhd_axi_0_0' [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/synth/rhd_axi_tb_rhd_axi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhd_axi' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'rhd_S00_AXI' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:264]
INFO: [Synth 8-226] default block is never used [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:405]
INFO: [Synth 8-6157] synthesizing module 'rhd' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:6]
INFO: [Synth 8-6157] synthesizing module 'MISO_falling_edge' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1969]
INFO: [Synth 8-6155] done synthesizing module 'MISO_falling_edge' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1969]
INFO: [Synth 8-6157] synthesizing module 'MISO_rising_edge' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1996]
INFO: [Synth 8-6155] done synthesizing module 'MISO_rising_edge' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1996]
INFO: [Synth 8-6157] synthesizing module 'command_selector' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1892]
INFO: [Synth 8-6155] done synthesizing module 'command_selector' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit' [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/.Xil/Vivado-15264-GramForGram/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit_xpm_cdc_0_0' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/.Xil/Vivado-15264-GramForGram/realtime/xpm_cdc_1bit_xpm_cdc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_1bit' (0#1) [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/synth/xpm_cdc_1bit.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/.Xil/Vivado-15264-GramForGram/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/.Xil/Vivado-15264-GramForGram/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:1800]
INFO: [Synth 8-6155] done synthesizing module 'rhd' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rhd_S00_AXI' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rhd_axi' (0#1) [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rhd_axi_tb_rhd_axi_0_0' (0#1) [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/synth/rhd_axi_tb_rhd_axi_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element irq1_flag_reg was removed.  [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:445]
WARNING: [Synth 8-6014] Unused sequential element irq1_ack_reg was removed.  [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:446]
WARNING: [Synth 8-6014] Unused sequential element irq1_ack_reg was removed.  [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/src/rhd_S00_AXI.v:463]
WARNING: [Synth 8-7129] Port MISO4x[3] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[2] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[1] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[0] in module MISO_rising_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[73] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[72] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[1] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port MISO4x[0] in module MISO_falling_edge is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq1 in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module rhd_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module rhd_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1992.438 ; gain = 487.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1992.438 ; gain = 487.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1992.438 ; gain = 487.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1992.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/fifo_inst'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/fifo_inst'
Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0_in_context.xdc] for cell 'inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/rhd_axi_tb_rhd_axi_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.027 ; gain = 2.648
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/rhd_axi_tb_rhd_axi_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2057.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2058.855 ; gain = 1.828
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2058.855 ; gain = 554.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2058.855 ; gain = 554.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2058.855 ; gain = 554.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'rhd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ms_wait |                          0000000 |                          0000000
                 ms_cs_n |                          0000001 |                          0000001
               ms_clk1_a |                          0000010 |                          0000010
               ms_clk1_b |                          0000011 |                          0000011
               ms_clk1_c |                          0000100 |                          0000100
               ms_clk1_d |                          0000101 |                          0000101
               ms_clk2_a |                          0000110 |                          0000110
               ms_clk2_b |                          0000111 |                          0000111
               ms_clk2_c |                          0001000 |                          0001000
               ms_clk2_d |                          0001001 |                          0001001
               ms_clk3_a |                          0001010 |                          0001010
               ms_clk3_b |                          0001011 |                          0001011
               ms_clk3_c |                          0001100 |                          0001100
               ms_clk3_d |                          0001101 |                          0001101
               ms_clk4_a |                          0001110 |                          0001110
               ms_clk4_b |                          0001111 |                          0001111
               ms_clk4_c |                          0010000 |                          0010000
               ms_clk4_d |                          0010001 |                          0010001
               ms_clk5_a |                          0010010 |                          0010010
               ms_clk5_b |                          0010011 |                          0010011
               ms_clk5_c |                          0010100 |                          0010100
               ms_clk5_d |                          0010101 |                          0010101
               ms_clk6_a |                          0010110 |                          0010110
               ms_clk6_b |                          0010111 |                          0010111
               ms_clk6_c |                          0011000 |                          0011000
               ms_clk6_d |                          0011001 |                          0011001
               ms_clk7_a |                          0011010 |                          0011010
               ms_clk7_b |                          0011011 |                          0011011
               ms_clk7_c |                          0011100 |                          0011100
               ms_clk7_d |                          0011101 |                          0011101
               ms_clk8_a |                          0011110 |                          0011110
               ms_clk8_b |                          0011111 |                          0011111
               ms_clk8_c |                          0100000 |                          0100000
               ms_clk8_d |                          0100001 |                          0100001
               ms_clk9_a |                          0100010 |                          0100010
               ms_clk9_b |                          0100011 |                          0100011
               ms_clk9_c |                          0100100 |                          0100100
               ms_clk9_d |                          0100101 |                          0100101
              ms_clk10_a |                          0100110 |                          0100110
              ms_clk10_b |                          0100111 |                          0100111
              ms_clk10_c |                          0101000 |                          0101000
              ms_clk10_d |                          0101001 |                          0101001
              ms_clk11_a |                          0101010 |                          0101010
              ms_clk11_b |                          0101011 |                          0101011
              ms_clk11_c |                          0101100 |                          0101100
              ms_clk11_d |                          0101101 |                          0101101
              ms_clk12_a |                          0101110 |                          0101110
              ms_clk12_b |                          0101111 |                          0101111
              ms_clk12_c |                          0110000 |                          0110000
              ms_clk12_d |                          0110001 |                          0110001
              ms_clk13_a |                          0110010 |                          0110010
              ms_clk13_b |                          0110011 |                          0110011
              ms_clk13_c |                          0110100 |                          0110100
              ms_clk13_d |                          0110101 |                          0110101
              ms_clk14_a |                          0110110 |                          0110110
              ms_clk14_b |                          0110111 |                          0110111
              ms_clk14_c |                          0111000 |                          0111000
              ms_clk14_d |                          0111001 |                          0111001
              ms_clk15_a |                          0111010 |                          0111010
              ms_clk15_b |                          0111011 |                          0111011
              ms_clk15_c |                          0111100 |                          0111100
              ms_clk15_d |                          0111101 |                          0111101
              ms_clk16_a |                          0111110 |                          0111110
              ms_clk16_b |                          0111111 |                          0111111
              ms_clk16_c |                          1000000 |                          1000000
              ms_clk16_d |                          1000001 |                          1000001
              ms_clk17_a |                          1000010 |                          1000010
              ms_clk17_b |                          1000011 |                          1000011
                 ms_cs_a |                          1000100 |                          1000100
                 ms_cs_b |                          1000101 |                          1000101
                 ms_cs_c |                          1000110 |                          1000110
                 ms_cs_d |                          1000111 |                          1000111
                 ms_cs_e |                          1001000 |                          1001000
                 ms_cs_f |                          1001001 |                          1001001
                 ms_cs_g |                          1001010 |                          1001010
                 ms_cs_h |                          1001011 |                          1001011
                 ms_cs_i |                          1001100 |                          1001100
                 ms_cs_j |                          1001101 |                          1001101
                 ms_cs_k |                          1001110 |                          1001110
                 ms_cs_l |                          1001111 |                          1001111
                 ms_cs_m |                          1010000 |                          1010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'sequential' in module 'rhd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               74 Bit    Registers := 16    
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 37    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	  81 Input   74 Bit        Muxes := 17    
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	  81 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 36    
	   4 Input   16 Bit        Muxes := 1     
	  22 Input   16 Bit        Muxes := 1     
	  81 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  81 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	  81 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  81 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  22 Input    2 Bit        Muxes := 1     
	  81 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 17    
	  22 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module rhd_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq1 in module rhd_axi is either unconnected or has no load
INFO: [Synth 8-5546] ROM "out280" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:05 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:02:24 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:03:12 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:03:13 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:03:17 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:03:17 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:03:18 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:03:18 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:03:18 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:03:18 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |fifo_generator_0         |         1|
|2     |xpm_cdc_1bit_xpm_cdc_0_0 |         3|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |fifo_generator           |     1|
|2     |xpm_cdc_1bit_xpm_cdc_0   |     1|
|3     |xpm_cdc_1bit_xpm_cdc_0_0 |     2|
|5     |LUT1                     |     3|
|6     |LUT2                     |    79|
|7     |LUT3                     |    66|
|8     |LUT4                     |   176|
|9     |LUT5                     |  1401|
|10    |LUT6                     |   937|
|11    |MUXF7                    |    72|
|12    |FDRE                     |  2025|
|13    |FDSE                     |     2|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:03:18 . Memory (MB): peak = 2986.941 ; gain = 1482.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:03:10 . Memory (MB): peak = 2986.941 ; gain = 1415.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:03:19 . Memory (MB): peak = 2986.941 ; gain = 1482.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2986.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2986.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b55e63
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:03:40 . Memory (MB): peak = 2986.941 ; gain = 2458.070
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.runs/rhd_axi_tb_rhd_axi_0_0_synth_1/rhd_axi_tb_rhd_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhd_axi_tb_rhd_axi_0_0_utilization_synth.rpt -pb rhd_axi_tb_rhd_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 12:37:17 2023...
