
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b064  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  0800b224  0800b224  0000c224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4b8  0800b4b8  0000d094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b4b8  0800b4b8  0000c4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4c0  0800b4c0  0000d094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4c0  0800b4c0  0000c4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b4c4  0800b4c4  0000c4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  0800b4c8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dec  20000094  0800b55c  0000d094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e80  0800b55c  0000de80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f5fd  00000000  00000000  0000d0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d58  00000000  00000000  0002c6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a00  00000000  00000000  00030420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001454  00000000  00000000  00031e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e9d3  00000000  00000000  00033274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f39b  00000000  00000000  00061c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117aaf  00000000  00000000  00080fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00198a91  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000787c  00000000  00000000  00198ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001a0350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000094 	.word	0x20000094
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b20c 	.word	0x0800b20c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000098 	.word	0x20000098
 80001fc:	0800b20c 	.word	0x0800b20c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <transmit_char>:
/**
 * Transmission and reception macros
 */

#ifndef USE_ITM
	static void transmit_char(char ch){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000606:	1df9      	adds	r1, r7, #7
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	2201      	movs	r2, #1
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <transmit_char+0x20>)
 8000610:	f008 fd1a 	bl	8009048 <HAL_UART_Transmit>
	}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000250 	.word	0x20000250

08000620 <receive_char>:
	static char receive_char(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
		char ch;
		HAL_UART_Receive(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000626:	1df9      	adds	r1, r7, #7
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800062c:	2201      	movs	r2, #1
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <receive_char+0x20>)
 8000630:	f008 fd98 	bl	8009164 <HAL_UART_Receive>
		return ch;
 8000634:	79fb      	ldrb	r3, [r7, #7]
	}
 8000636:	4618      	mov	r0, r3
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000250 	.word	0x20000250

08000644 <__io_putchar>:
/**
 * @brief PUTCHAR_PROTOTYPE function, called from printf
 * @param ch 	: Char to be written to console
 * @return
 */
PUTCHAR_PROTOTYPE{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

	transmit_char((char) ch);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffd3 	bl	80005fc <transmit_char>

	return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <__io_getchar>:
/**
 * @brief GETCHAR_PROTOTYPE function, called from scanf
 * @return read out character
 */
GETCHAR_PROTOTYPE{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
	char ch;

	ch = receive_char();
 8000666:	f7ff ffdb 	bl	8000620 <receive_char>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	transmit_char(ch);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ffc3 	bl	80005fc <transmit_char>

	return (int)ch;
 8000676:	79fb      	ldrb	r3, [r7, #7]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <getDistance>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t getDistance(uint32_t time) {
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	float speed_of_sound = 0.0343f; // in centimeters per microsecond
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <getDistance+0x48>)
 800068a:	60fb      	str	r3, [r7, #12]
	uint16_t distance = ((float)time * speed_of_sound) / 2.0f + 0.5f; // divide by 2 due to round trip, +0.5f to round to nearest int
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	ee07 3a90 	vmov	s15, r3
 8000692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000696:	edd7 7a03 	vldr	s15, [r7, #12]
 800069a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800069e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80006a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b2:	ee17 3a90 	vmov	r3, s15
 80006b6:	817b      	strh	r3, [r7, #10]
	return distance;
 80006b8:	897b      	ldrh	r3, [r7, #10]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	3d0c7e28 	.word	0x3d0c7e28

080006cc <WIFI_Init_main>:

static void WIFI_Init_main(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

	hwifi.handle = &hspi3;
 80006d0:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <WIFI_Init_main+0x40>)
 80006d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000710 <WIFI_Init_main+0x44>)
 80006d4:	601a      	str	r2, [r3, #0]
	hwifi.ssid = ssid;
 80006d6:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <WIFI_Init_main+0x40>)
 80006d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <WIFI_Init_main+0x48>)
 80006da:	605a      	str	r2, [r3, #4]
	hwifi.passphrase = passphrase;
 80006dc:	4b0b      	ldr	r3, [pc, #44]	@ (800070c <WIFI_Init_main+0x40>)
 80006de:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <WIFI_Init_main+0x4c>)
 80006e0:	609a      	str	r2, [r3, #8]
	hwifi.securityType = WPA_MIXED;
 80006e2:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <WIFI_Init_main+0x40>)
 80006e4:	2203      	movs	r2, #3
 80006e6:	731a      	strb	r2, [r3, #12]
	hwifi.DHCP = SET;
 80006e8:	4b08      	ldr	r3, [pc, #32]	@ (800070c <WIFI_Init_main+0x40>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	735a      	strb	r2, [r3, #13]
	hwifi.ipStatus = IP_V4;
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <WIFI_Init_main+0x40>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	739a      	strb	r2, [r3, #14]
	hwifi.transportProtocol = WIFI_TCP_PROTOCOL;
 80006f4:	4b05      	ldr	r3, [pc, #20]	@ (800070c <WIFI_Init_main+0x40>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	73da      	strb	r2, [r3, #15]
	hwifi.port = 8080;
 80006fa:	4b04      	ldr	r3, [pc, #16]	@ (800070c <WIFI_Init_main+0x40>)
 80006fc:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000700:	821a      	strh	r2, [r3, #16]

	WIFI_Init(&hwifi);
 8000702:	4802      	ldr	r0, [pc, #8]	@ (800070c <WIFI_Init_main+0x40>)
 8000704:	f001 fec4 	bl	8002490 <WIFI_Init>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000330 	.word	0x20000330
 8000710:	20000154 	.word	0x20000154
 8000714:	20000008 	.word	0x20000008
 8000718:	20000010 	.word	0x20000010

0800071c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	@ 0x30
 8000720:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000722:	f002 fa09 	bl	8002b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 f93d 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072a:	f000 fba1 	bl	8000e70 <MX_GPIO_Init>
  MX_TIM3_Init();
 800072e:	f000 fadb 	bl	8000ce8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000732:	f000 fb51 	bl	8000dd8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000736:	f000 fa3d 	bl	8000bb4 <MX_TIM2_Init>
  MX_I2C2_Init();
 800073a:	f000 f985 	bl	8000a48 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800073e:	f000 f9c3 	bl	8000ac8 <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000742:	f000 f9f9 	bl	8000b38 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000746:	2100      	movs	r1, #0
 8000748:	4888      	ldr	r0, [pc, #544]	@ (800096c <main+0x250>)
 800074a:	f006 ff61 	bl	8007610 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800074e:	2104      	movs	r1, #4
 8000750:	4886      	ldr	r0, [pc, #536]	@ (800096c <main+0x250>)
 8000752:	f007 f859 	bl	8007808 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000756:	2108      	movs	r1, #8
 8000758:	4885      	ldr	r0, [pc, #532]	@ (8000970 <main+0x254>)
 800075a:	f006 fdf1 	bl	8007340 <HAL_TIM_PWM_Start>

  BSP_TSENSOR_Init();
 800075e:	f001 fab3 	bl	8001cc8 <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000762:	f000 fe67 	bl	8001434 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000766:	4983      	ldr	r1, [pc, #524]	@ (8000974 <main+0x258>)
 8000768:	4883      	ldr	r0, [pc, #524]	@ (8000978 <main+0x25c>)
 800076a:	f009 fc19 	bl	8009fa0 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 800076e:	4882      	ldr	r0, [pc, #520]	@ (8000978 <main+0x25c>)
 8000770:	f7ff fd50 	bl	8000214 <strlen>
 8000774:	4603      	mov	r3, r0
 8000776:	b29a      	uxth	r2, r3
 8000778:	f242 7310 	movw	r3, #10000	@ 0x2710
 800077c:	497e      	ldr	r1, [pc, #504]	@ (8000978 <main+0x25c>)
 800077e:	487f      	ldr	r0, [pc, #508]	@ (800097c <main+0x260>)
 8000780:	f008 fc62 	bl	8009048 <HAL_UART_Transmit>

  // WiFi
  WIFI_Init_main();
 8000784:	f7ff ffa2 	bl	80006cc <WIFI_Init_main>
  WIFI_StatusTypeDef status = WIFI_JoinNetwork(&hwifi);
 8000788:	487d      	ldr	r0, [pc, #500]	@ (8000980 <main+0x264>)
 800078a:	f001 ff59 	bl	8002640 <WIFI_JoinNetwork>
 800078e:	4603      	mov	r3, r0
 8000790:	76fb      	strb	r3, [r7, #27]
  if (status != WIFI_OK) {
 8000792:	7efb      	ldrb	r3, [r7, #27]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d010      	beq.n	80007ba <main+0x9e>
  	  sprintf(output, "Wi-Fi connection FAILED!\r\n");
 8000798:	497a      	ldr	r1, [pc, #488]	@ (8000984 <main+0x268>)
 800079a:	4877      	ldr	r0, [pc, #476]	@ (8000978 <main+0x25c>)
 800079c:	f009 fc00 	bl	8009fa0 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007a0:	4875      	ldr	r0, [pc, #468]	@ (8000978 <main+0x25c>)
 80007a2:	f7ff fd37 	bl	8000214 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007ae:	4972      	ldr	r1, [pc, #456]	@ (8000978 <main+0x25c>)
 80007b0:	4872      	ldr	r0, [pc, #456]	@ (800097c <main+0x260>)
 80007b2:	f008 fc49 	bl	8009048 <HAL_UART_Transmit>
      while (1);
 80007b6:	bf00      	nop
 80007b8:	e7fd      	b.n	80007b6 <main+0x9a>
  }
  sprintf(output, "Wi-Fi connected successfully!\r\n");
 80007ba:	4973      	ldr	r1, [pc, #460]	@ (8000988 <main+0x26c>)
 80007bc:	486e      	ldr	r0, [pc, #440]	@ (8000978 <main+0x25c>)
 80007be:	f009 fbef 	bl	8009fa0 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007c2:	486d      	ldr	r0, [pc, #436]	@ (8000978 <main+0x25c>)
 80007c4:	f7ff fd26 	bl	8000214 <strlen>
 80007c8:	4603      	mov	r3, r0
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007d0:	4969      	ldr	r1, [pc, #420]	@ (8000978 <main+0x25c>)
 80007d2:	486a      	ldr	r0, [pc, #424]	@ (800097c <main+0x260>)
 80007d4:	f008 fc38 	bl	8009048 <HAL_UART_Transmit>


  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 80007d8:	4b6c      	ldr	r3, [pc, #432]	@ (800098c <main+0x270>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 ff7f 	bl	80016e0 <BSP_QSPI_Erase_Block>

  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 80007e2:	2300      	movs	r3, #0
 80007e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007e6:	e02a      	b.n	800083e <main+0x122>

	  if(state == DISPLAY) {
 80007e8:	4b69      	ldr	r3, [pc, #420]	@ (8000990 <main+0x274>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d109      	bne.n	8000806 <main+0xea>
		  uint16_t x_cm = getDistance(micro_sec);
 80007f2:	4b68      	ldr	r3, [pc, #416]	@ (8000994 <main+0x278>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff42 	bl	8000680 <getDistance>
 80007fc:	4603      	mov	r3, r0
 80007fe:	81fb      	strh	r3, [r7, #14]
		  baselineData.distance = x_cm;
 8000800:	89fb      	ldrh	r3, [r7, #14]
 8000802:	817b      	strh	r3, [r7, #10]
 8000804:	e002      	b.n	800080c <main+0xf0>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 8000806:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800080a:	817b      	strh	r3, [r7, #10]
	  }
	  baselineData.angle = (uint16_t) i;
 800080c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800080e:	b29b      	uxth	r3, r3
 8000810:	813b      	strh	r3, [r7, #8]

	  stepDeg(2);
 8000812:	2002      	movs	r0, #2
 8000814:	f000 fc90 	bl	8001138 <stepDeg>
	  HAL_Delay(10);
 8000818:	200a      	movs	r0, #10
 800081a:	f002 fa01 	bl	8002c20 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 800081e:	4b5b      	ldr	r3, [pc, #364]	@ (800098c <main+0x270>)
 8000820:	6819      	ldr	r1, [r3, #0]
 8000822:	f107 0308 	add.w	r3, r7, #8
 8000826:	2204      	movs	r2, #4
 8000828:	4618      	mov	r0, r3
 800082a:	f000 fed3 	bl	80015d4 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 800082e:	4b57      	ldr	r3, [pc, #348]	@ (800098c <main+0x270>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	3304      	adds	r3, #4
 8000834:	4a55      	ldr	r2, [pc, #340]	@ (800098c <main+0x270>)
 8000836:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 8000838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800083a:	3302      	adds	r3, #2
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800083e:	4b56      	ldr	r3, [pc, #344]	@ (8000998 <main+0x27c>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000844:	429a      	cmp	r2, r3
 8000846:	dbcf      	blt.n	80007e8 <main+0xcc>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800084c:	e009      	b.n	8000862 <main+0x146>
	  stepDeg(-2);
 800084e:	f06f 0001 	mvn.w	r0, #1
 8000852:	f000 fc71 	bl	8001138 <stepDeg>
	  HAL_Delay(10);
 8000856:	200a      	movs	r0, #10
 8000858:	f002 f9e2 	bl	8002c20 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 800085c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800085e:	3302      	adds	r3, #2
 8000860:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000862:	4b4d      	ldr	r3, [pc, #308]	@ (8000998 <main+0x27c>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000868:	429a      	cmp	r2, r3
 800086a:	dbf0      	blt.n	800084e <main+0x132>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 800086c:	2300      	movs	r3, #0
 800086e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000870:	e008      	b.n	8000884 <main+0x168>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2204      	movs	r2, #4
 8000876:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fe59 	bl	8001530 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 800087e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000880:	3304      	adds	r3, #4
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
 8000884:	4b41      	ldr	r3, [pc, #260]	@ (800098c <main+0x270>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800088a:	429a      	cmp	r2, r3
 800088c:	d3f1      	bcc.n	8000872 <main+0x156>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (clockwise) {
 800088e:	4b43      	ldr	r3, [pc, #268]	@ (800099c <main+0x280>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d034      	beq.n	8000900 <main+0x1e4>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
 800089a:	e028      	b.n	80008ee <main+0x1d2>
			  if (state == DISPLAY) {
 800089c:	4b3c      	ldr	r3, [pc, #240]	@ (8000990 <main+0x274>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d11a      	bne.n	80008dc <main+0x1c0>
				  int x_cm = getDistance(micro_sec);
 80008a6:	4b3b      	ldr	r3, [pc, #236]	@ (8000994 <main+0x278>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fee8 	bl	8000680 <getDistance>
 80008b0:	4603      	mov	r3, r0
 80008b2:	613b      	str	r3, [r7, #16]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	6a3a      	ldr	r2, [r7, #32]
 80008b8:	4939      	ldr	r1, [pc, #228]	@ (80009a0 <main+0x284>)
 80008ba:	482f      	ldr	r0, [pc, #188]	@ (8000978 <main+0x25c>)
 80008bc:	f009 fb70 	bl	8009fa0 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80008c0:	482d      	ldr	r0, [pc, #180]	@ (8000978 <main+0x25c>)
 80008c2:	f7ff fca7 	bl	8000214 <strlen>
 80008c6:	4603      	mov	r3, r0
 80008c8:	b29a      	uxth	r2, r3
 80008ca:	f242 7310 	movw	r3, #10000	@ 0x2710
 80008ce:	492a      	ldr	r1, [pc, #168]	@ (8000978 <main+0x25c>)
 80008d0:	482a      	ldr	r0, [pc, #168]	@ (800097c <main+0x260>)
 80008d2:	f008 fbb9 	bl	8009048 <HAL_UART_Transmit>
				  state = MEASURE;
 80008d6:	4b2e      	ldr	r3, [pc, #184]	@ (8000990 <main+0x274>)
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 80008dc:	2002      	movs	r0, #2
 80008de:	f000 fc2b 	bl	8001138 <stepDeg>
			  HAL_Delay(10);
 80008e2:	200a      	movs	r0, #10
 80008e4:	f002 f99c 	bl	8002c20 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 80008e8:	6a3b      	ldr	r3, [r7, #32]
 80008ea:	3302      	adds	r3, #2
 80008ec:	623b      	str	r3, [r7, #32]
 80008ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000998 <main+0x27c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	6a3a      	ldr	r2, [r7, #32]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	dbd1      	blt.n	800089c <main+0x180>
		  }
		  clockwise = 0;
 80008f8:	4b28      	ldr	r3, [pc, #160]	@ (800099c <main+0x280>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
 80008fe:	e7c6      	b.n	800088e <main+0x172>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000900:	4b25      	ldr	r3, [pc, #148]	@ (8000998 <main+0x27c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	61fb      	str	r3, [r7, #28]
 8000906:	e029      	b.n	800095c <main+0x240>
			  if (state == DISPLAY) {
 8000908:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <main+0x274>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b01      	cmp	r3, #1
 8000910:	d11a      	bne.n	8000948 <main+0x22c>
				  int x_cm = getDistance(micro_sec);
 8000912:	4b20      	ldr	r3, [pc, #128]	@ (8000994 <main+0x278>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff feb2 	bl	8000680 <getDistance>
 800091c:	4603      	mov	r3, r0
 800091e:	617b      	str	r3, [r7, #20]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	69fa      	ldr	r2, [r7, #28]
 8000924:	491e      	ldr	r1, [pc, #120]	@ (80009a0 <main+0x284>)
 8000926:	4814      	ldr	r0, [pc, #80]	@ (8000978 <main+0x25c>)
 8000928:	f009 fb3a 	bl	8009fa0 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 800092c:	4812      	ldr	r0, [pc, #72]	@ (8000978 <main+0x25c>)
 800092e:	f7ff fc71 	bl	8000214 <strlen>
 8000932:	4603      	mov	r3, r0
 8000934:	b29a      	uxth	r2, r3
 8000936:	f242 7310 	movw	r3, #10000	@ 0x2710
 800093a:	490f      	ldr	r1, [pc, #60]	@ (8000978 <main+0x25c>)
 800093c:	480f      	ldr	r0, [pc, #60]	@ (800097c <main+0x260>)
 800093e:	f008 fb83 	bl	8009048 <HAL_UART_Transmit>
				  state = MEASURE;
 8000942:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <main+0x274>)
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000948:	f06f 0001 	mvn.w	r0, #1
 800094c:	f000 fbf4 	bl	8001138 <stepDeg>
			  HAL_Delay(10);
 8000950:	200a      	movs	r0, #10
 8000952:	f002 f965 	bl	8002c20 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3b02      	subs	r3, #2
 800095a:	61fb      	str	r3, [r7, #28]
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	2b00      	cmp	r3, #0
 8000960:	dcd2      	bgt.n	8000908 <main+0x1ec>
		  }
		  clockwise = 1;
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <main+0x280>)
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
	  if (clockwise) {
 8000968:	e791      	b.n	800088e <main+0x172>
 800096a:	bf00      	nop
 800096c:	200001b8 	.word	0x200001b8
 8000970:	20000204 	.word	0x20000204
 8000974:	0800b224 	.word	0x0800b224
 8000978:	200002ec 	.word	0x200002ec
 800097c:	20000250 	.word	0x20000250
 8000980:	20000330 	.word	0x20000330
 8000984:	0800b234 	.word	0x0800b234
 8000988:	0800b250 	.word	0x0800b250
 800098c:	2000032c 	.word	0x2000032c
 8000990:	200002e4 	.word	0x200002e4
 8000994:	200002e8 	.word	0x200002e8
 8000998:	20000000 	.word	0x20000000
 800099c:	20000004 	.word	0x20000004
 80009a0:	0800b270 	.word	0x0800b270

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b096      	sub	sp, #88	@ 0x58
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0314 	add.w	r3, r7, #20
 80009ae:	2244      	movs	r2, #68	@ 0x44
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f009 fbea 	bl	800a18c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	463b      	mov	r3, r7
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80009c6:	2000      	movs	r0, #0
 80009c8:	f004 f842 	bl	8004a50 <HAL_PWREx_ControlVoltageScaling>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80009d2:	f000 fb1b 	bl	800100c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009d6:	2310      	movs	r3, #16
 80009d8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009da:	2301      	movs	r3, #1
 80009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009e2:	2360      	movs	r3, #96	@ 0x60
 80009e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e6:	2302      	movs	r3, #2
 80009e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009ea:	2301      	movs	r3, #1
 80009ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009ee:	2301      	movs	r3, #1
 80009f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80009f2:	233c      	movs	r3, #60	@ 0x3c
 80009f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009f6:	2302      	movs	r3, #2
 80009f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009fa:	2302      	movs	r3, #2
 80009fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009fe:	2302      	movs	r3, #2
 8000a00:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	4618      	mov	r0, r3
 8000a08:	f004 f8c6 	bl	8004b98 <HAL_RCC_OscConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a12:	f000 fafb 	bl	800100c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a16:	230f      	movs	r3, #15
 8000a18:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a26:	2300      	movs	r3, #0
 8000a28:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a2a:	463b      	mov	r3, r7
 8000a2c:	2105      	movs	r1, #5
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f004 fccc 	bl	80053cc <HAL_RCC_ClockConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a3a:	f000 fae7 	bl	800100c <Error_Handler>
  }
}
 8000a3e:	bf00      	nop
 8000a40:	3758      	adds	r7, #88	@ 0x58
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <MX_I2C2_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <MX_I2C2_Init+0x7c>)
 8000a56:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a58:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a5e:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a70:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a76:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a82:	480e      	ldr	r0, [pc, #56]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a84:	f002 fcd9 	bl	800343a <HAL_I2C_Init>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a8e:	f000 fabd 	bl	800100c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a92:	2100      	movs	r1, #0
 8000a94:	4809      	ldr	r0, [pc, #36]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000a96:	f003 fa8b 	bl	8003fb0 <HAL_I2CEx_ConfigAnalogFilter>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000aa0:	f000 fab4 	bl	800100c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_I2C2_Init+0x74>)
 8000aa8:	f003 facd 	bl	8004046 <HAL_I2CEx_ConfigDigitalFilter>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f000 faab 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	200000b0 	.word	0x200000b0
 8000ac0:	40005800 	.word	0x40005800
 8000ac4:	30a175ab 	.word	0x30a175ab

08000ac8 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000acc:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000ace:	4a19      	ldr	r2, [pc, #100]	@ (8000b34 <MX_OCTOSPI1_Init+0x6c>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000ad2:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000ade:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000ae6:	2220      	movs	r2, #32
 8000ae8:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000b16:	2208      	movs	r2, #8
 8000b18:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_OCTOSPI1_Init+0x68>)
 8000b1c:	f003 fae0 	bl	80040e0 <HAL_OSPI_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000b26:	f000 fa71 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000104 	.word	0x20000104
 8000b34:	a0001000 	.word	0xa0001000

08000b38 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bb0 <MX_SPI3_Init+0x78>)
 8000b40:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b42:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b48:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b4a:	4b18      	ldr	r3, [pc, #96]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000b50:	4b16      	ldr	r3, [pc, #88]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b52:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000b56:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b58:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b5e:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b6a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b6e:	2218      	movs	r2, #24
 8000b70:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b86:	2207      	movs	r2, #7
 8000b88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b90:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b92:	2208      	movs	r2, #8
 8000b94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b96:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_SPI3_Init+0x74>)
 8000b98:	f005 fbee 	bl	8006378 <HAL_SPI_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ba2:	f000 fa33 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000154 	.word	0x20000154
 8000bb0:	40003c00 	.word	0x40003c00

08000bb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b090      	sub	sp, #64	@ 0x40
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000be4:	463b      	mov	r3, r7
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bf0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000bf2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000bf8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000bfa:	2277      	movs	r2, #119	@ 0x77
 8000bfc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfe:	4b39      	ldr	r3, [pc, #228]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000c04:	4b37      	ldr	r3, [pc, #220]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c0c:	4b35      	ldr	r3, [pc, #212]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c12:	4b34      	ldr	r3, [pc, #208]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c18:	4832      	ldr	r0, [pc, #200]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c1a:	f006 fad9 	bl	80071d0 <HAL_TIM_Base_Init>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000c24:	f000 f9f2 	bl	800100c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c2c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c32:	4619      	mov	r1, r3
 8000c34:	482b      	ldr	r0, [pc, #172]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c36:	f007 f9e9 	bl	800800c <HAL_TIM_ConfigClockSource>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000c40:	f000 f9e4 	bl	800100c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000c44:	4827      	ldr	r0, [pc, #156]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c46:	f006 fc81 	bl	800754c <HAL_TIM_IC_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000c50:	f000 f9dc 	bl	800100c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000c54:	2304      	movs	r3, #4
 8000c56:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000c58:	2350      	movs	r3, #80	@ 0x50
 8000c5a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000c64:	f107 031c 	add.w	r3, r7, #28
 8000c68:	4619      	mov	r1, r3
 8000c6a:	481e      	ldr	r0, [pc, #120]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c6c:	f007 fa97 	bl	800819e <HAL_TIM_SlaveConfigSynchro>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000c76:	f000 f9c9 	bl	800100c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c82:	f107 0310 	add.w	r3, r7, #16
 8000c86:	4619      	mov	r1, r3
 8000c88:	4816      	ldr	r0, [pc, #88]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000c8a:	f008 f8e7 	bl	8008e5c <HAL_TIMEx_MasterConfigSynchronization>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000c94:	f000 f9ba 	bl	800100c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000ca8:	463b      	mov	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	4619      	mov	r1, r3
 8000cae:	480d      	ldr	r0, [pc, #52]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000cb0:	f006 fffb 	bl	8007caa <HAL_TIM_IC_ConfigChannel>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000cba:	f000 f9a7 	bl	800100c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	2204      	movs	r2, #4
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <MX_TIM2_Init+0x130>)
 8000cce:	f006 ffec 	bl	8007caa <HAL_TIM_IC_ConfigChannel>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000cd8:	f000 f998 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	3740      	adds	r7, #64	@ 0x40
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	200001b8 	.word	0x200001b8

08000ce8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08e      	sub	sp, #56	@ 0x38
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cfc:	f107 031c 	add.w	r3, r7, #28
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d08:	463b      	mov	r3, r7
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
 8000d12:	60da      	str	r2, [r3, #12]
 8000d14:	611a      	str	r2, [r3, #16]
 8000d16:	615a      	str	r2, [r3, #20]
 8000d18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d1c:	4a2d      	ldr	r2, [pc, #180]	@ (8000dd4 <MX_TIM3_Init+0xec>)
 8000d1e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000d20:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d22:	22ef      	movs	r2, #239	@ 0xef
 8000d24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d26:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d2e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000d32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d34:	4b26      	ldr	r3, [pc, #152]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d3a:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d3c:	2280      	movs	r2, #128	@ 0x80
 8000d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d40:	4823      	ldr	r0, [pc, #140]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d42:	f006 fa45 	bl	80071d0 <HAL_TIM_Base_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d4c:	f000 f95e 	bl	800100c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	481c      	ldr	r0, [pc, #112]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d5e:	f007 f955 	bl	800800c <HAL_TIM_ConfigClockSource>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000d68:	f000 f950 	bl	800100c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d6c:	4818      	ldr	r0, [pc, #96]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d6e:	f006 fa86 	bl	800727e <HAL_TIM_PWM_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000d78:	f000 f948 	bl	800100c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d84:	f107 031c 	add.w	r3, r7, #28
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4811      	ldr	r0, [pc, #68]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000d8c:	f008 f866 	bl	8008e5c <HAL_TIMEx_MasterConfigSynchronization>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000d96:	f000 f939 	bl	800100c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d9a:	2360      	movs	r3, #96	@ 0x60
 8000d9c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000d9e:	230a      	movs	r3, #10
 8000da0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000daa:	463b      	mov	r3, r7
 8000dac:	2208      	movs	r2, #8
 8000dae:	4619      	mov	r1, r3
 8000db0:	4807      	ldr	r0, [pc, #28]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000db2:	f007 f817 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000dbc:	f000 f926 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dc0:	4803      	ldr	r0, [pc, #12]	@ (8000dd0 <MX_TIM3_Init+0xe8>)
 8000dc2:	f001 f945 	bl	8002050 <HAL_TIM_MspPostInit>

}
 8000dc6:	bf00      	nop
 8000dc8:	3738      	adds	r7, #56	@ 0x38
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000204 	.word	0x20000204
 8000dd4:	40000400 	.word	0x40000400

08000dd8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ddc:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000dde:	4a23      	ldr	r2, [pc, #140]	@ (8000e6c <MX_USART1_UART_Init+0x94>)
 8000de0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000de4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000de8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dea:	4b1f      	ldr	r3, [pc, #124]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000dfe:	220c      	movs	r2, #12
 8000e00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e02:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e08:	4b17      	ldr	r3, [pc, #92]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e0e:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e14:	4b14      	ldr	r3, [pc, #80]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e1a:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e20:	4811      	ldr	r0, [pc, #68]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e22:	f008 f8c1 	bl	8008fa8 <HAL_UART_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e2c:	f000 f8ee 	bl	800100c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e30:	2100      	movs	r1, #0
 8000e32:	480d      	ldr	r0, [pc, #52]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e34:	f008 ffb4 	bl	8009da0 <HAL_UARTEx_SetTxFifoThreshold>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e3e:	f000 f8e5 	bl	800100c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e42:	2100      	movs	r1, #0
 8000e44:	4808      	ldr	r0, [pc, #32]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e46:	f008 ffe9 	bl	8009e1c <HAL_UARTEx_SetRxFifoThreshold>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e50:	f000 f8dc 	bl	800100c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e54:	4804      	ldr	r0, [pc, #16]	@ (8000e68 <MX_USART1_UART_Init+0x90>)
 8000e56:	f008 ff6a 	bl	8009d2e <HAL_UARTEx_DisableFifoMode>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e60:	f000 f8d4 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000250 	.word	0x20000250
 8000e6c:	40013800 	.word	0x40013800

08000e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	@ 0x28
 8000e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	605a      	str	r2, [r3, #4]
 8000e80:	609a      	str	r2, [r3, #8]
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	4b4c      	ldr	r3, [pc, #304]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8a:	4a4b      	ldr	r2, [pc, #300]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e92:	4b49      	ldr	r3, [pc, #292]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	4b46      	ldr	r3, [pc, #280]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	4a45      	ldr	r2, [pc, #276]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eaa:	4b43      	ldr	r3, [pc, #268]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eb6:	4b40      	ldr	r3, [pc, #256]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	4a3f      	ldr	r2, [pc, #252]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ebc:	f043 0310 	orr.w	r3, r3, #16
 8000ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	f003 0310 	and.w	r3, r3, #16
 8000eca:	60bb      	str	r3, [r7, #8]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ece:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed2:	4a39      	ldr	r2, [pc, #228]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eda:	4b37      	ldr	r3, [pc, #220]	@ (8000fb8 <MX_GPIO_Init+0x148>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ede:	f003 0304 	and.w	r3, r3, #4
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	210f      	movs	r1, #15
 8000eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eee:	f002 fa69 	bl	80033c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WIFI_RESET_Pin|WIFI_NSS_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f240 1101 	movw	r1, #257	@ 0x101
 8000ef8:	4830      	ldr	r0, [pc, #192]	@ (8000fbc <MX_GPIO_Init+0x14c>)
 8000efa:	f002 fa63 	bl	80033c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000f04:	482e      	ldr	r0, [pc, #184]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000f06:	f002 fa5d 	bl	80033c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8000f0a:	230f      	movs	r3, #15
 8000f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f16:	2300      	movs	r3, #0
 8000f18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	4619      	mov	r1, r3
 8000f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f24:	f001 ffb2 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_NSS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_NSS_Pin;
 8000f28:	f240 1301 	movw	r3, #257	@ 0x101
 8000f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	481e      	ldr	r0, [pc, #120]	@ (8000fbc <MX_GPIO_Init+0x14c>)
 8000f42:	f001 ffa3 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000f46:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8000f4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000f58:	230a      	movs	r3, #10
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4816      	ldr	r0, [pc, #88]	@ (8000fbc <MX_GPIO_Init+0x14c>)
 8000f64:	f001 ff92 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000f68:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	480f      	ldr	r0, [pc, #60]	@ (8000fc0 <MX_GPIO_Init+0x150>)
 8000f82:	f001 ff83 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_CMD_DATA_READY_Pin */
  GPIO_InitStruct.Pin = WIFI_CMD_DATA_READY_Pin;
 8000f86:	2302      	movs	r3, #2
 8000f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f8a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_CMD_DATA_READY_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4808      	ldr	r0, [pc, #32]	@ (8000fbc <MX_GPIO_Init+0x14c>)
 8000f9c:	f001 ff76 	bl	8002e8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2007      	movs	r0, #7
 8000fa6:	f001 ff3a 	bl	8002e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000faa:	2007      	movs	r0, #7
 8000fac:	f001 ff53 	bl	8002e56 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fb0:	bf00      	nop
 8000fb2:	3728      	adds	r7, #40	@ 0x28
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	48001000 	.word	0x48001000
 8000fc0:	48000400 	.word	0x48000400

08000fc4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	7f1b      	ldrb	r3, [r3, #28]
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d111      	bne.n	8000ff8 <HAL_TIM_IC_CaptureCallback+0x34>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fdc:	d10d      	bne.n	8000ffa <HAL_TIM_IC_CaptureCallback+0x36>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	7f1b      	ldrb	r3, [r3, #28]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d109      	bne.n	8000ffa <HAL_TIM_IC_CaptureCallback+0x36>
		micro_sec = TIM2->CCR2;
 8000fe6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fec:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000fee:	6013      	str	r3, [r2, #0]
		state = DISPLAY;
 8000ff0:	4b05      	ldr	r3, [pc, #20]	@ (8001008 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e000      	b.n	8000ffa <HAL_TIM_IC_CaptureCallback+0x36>
		return;
 8000ff8:	bf00      	nop
	}
}
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	200002e8 	.word	0x200002e8
 8001008:	200002e4 	.word	0x200002e4

0800100c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001010:	b672      	cpsid	i
}
 8001012:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <Error_Handler+0x8>

08001018 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 8001020:	4a15      	ldr	r2, [pc, #84]	@ (8001078 <stepMotor+0x60>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	fa22 f303 	lsr.w	r3, r2, r3
 800102a:	f003 030f 	and.w	r3, r3, #15
 800102e:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8001030:	2301      	movs	r3, #1
 8001032:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	e015      	b.n	8001066 <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	fa22 f303 	lsr.w	r3, r2, r3
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 8001048:	7dfb      	ldrb	r3, [r7, #23]
 800104a:	b29b      	uxth	r3, r3
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	b2d2      	uxtb	r2, r2
 8001050:	4619      	mov	r1, r3
 8001052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001056:	f002 f9b5 	bl	80033c4 <HAL_GPIO_WritePin>
		pin = pin << 1;
 800105a:	7dfb      	ldrb	r3, [r7, #23]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	3301      	adds	r3, #1
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2b03      	cmp	r3, #3
 800106a:	d9e6      	bls.n	800103a <stepMotor+0x22>
	}
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	98c46231 	.word	0x98c46231

0800107c <stepForward>:

void stepForward(int steps) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e010      	b.n	80010ac <stepForward+0x30>
    stepMotor(i % 8);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	425a      	negs	r2, r3
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	f002 0207 	and.w	r2, r2, #7
 8001096:	bf58      	it	pl
 8001098:	4253      	negpl	r3, r2
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ffbc 	bl	8001018 <stepMotor>
    HAL_Delay(2);
 80010a0:	2002      	movs	r0, #2
 80010a2:	f001 fdbd 	bl	8002c20 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	3301      	adds	r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	dbea      	blt.n	800108a <stepForward+0xe>
  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <stepBackward>:

void stepBackward(int steps) {
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	e012      	b.n	80010f2 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	425a      	negs	r2, r3
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	f002 0207 	and.w	r2, r2, #7
 80010d8:	bf58      	it	pl
 80010da:	4253      	negpl	r3, r2
 80010dc:	f1c3 0307 	rsb	r3, r3, #7
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff99 	bl	8001018 <stepMotor>
    HAL_Delay(2);
 80010e6:	2002      	movs	r0, #2
 80010e8:	f001 fd9a 	bl	8002c20 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	3301      	adds	r3, #1
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	dbe8      	blt.n	80010cc <stepBackward+0xe>
  }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <absoluteValue>:

float absoluteValue(float x) {
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 800110e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	dd02      	ble.n	8001122 <absoluteValue+0x1e>
 800111c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001120:	e003      	b.n	800112a <absoluteValue+0x26>
	else return -x;
 8001122:	edd7 7a01 	vldr	s15, [r7, #4]
 8001126:	eef1 7a67 	vneg.f32	s15, s15
}
 800112a:	eeb0 0a67 	vmov.f32	s0, s15
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <stepDeg>:

void stepDeg(int deg) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114a:	eeb0 0a67 	vmov.f32	s0, s15
 800114e:	f7ff ffd9 	bl	8001104 <absoluteValue>
 8001152:	eeb0 7a40 	vmov.f32	s14, s0
 8001156:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800118c <stepDeg+0x54>
 800115a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001190 <stepDeg+0x58>
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116a:	ee17 3a90 	vmov	r3, s15
 800116e:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	dd03      	ble.n	800117e <stepDeg+0x46>
		stepForward(steps);
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f7ff ff80 	bl	800107c <stepForward>
	} else {
		stepBackward(steps);
	}
}
 800117c:	e002      	b.n	8001184 <stepDeg+0x4c>
		stepBackward(steps);
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f7ff ff9d 	bl	80010be <stepBackward>
}
 8001184:	bf00      	nop
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	43b40000 	.word	0x43b40000
 8001190:	45800000 	.word	0x45800000

08001194 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	@ 0x28
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800119c:	4b27      	ldr	r3, [pc, #156]	@ (800123c <I2Cx_MspInit+0xa8>)
 800119e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a0:	4a26      	ldr	r2, [pc, #152]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011a2:	f043 0302 	orr.w	r3, r3, #2
 80011a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a8:	4b24      	ldr	r3, [pc, #144]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80011b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80011ba:	2312      	movs	r3, #18
 80011bc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80011be:	2301      	movs	r3, #1
 80011c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80011c6:	2304      	movs	r3, #4
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	481b      	ldr	r0, [pc, #108]	@ (8001240 <I2Cx_MspInit+0xac>)
 80011d2:	f001 fe5b 	bl	8002e8c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4818      	ldr	r0, [pc, #96]	@ (8001240 <I2Cx_MspInit+0xac>)
 80011de:	f001 fe55 	bl	8002e8c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80011e2:	4b16      	ldr	r3, [pc, #88]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e6:	4a15      	ldr	r2, [pc, #84]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80011ee:	4b13      	ldr	r3, [pc, #76]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <I2Cx_MspInit+0xa8>)
 80011fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011fe:	4a0f      	ldr	r2, [pc, #60]	@ (800123c <I2Cx_MspInit+0xa8>)
 8001200:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001204:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001206:	4b0d      	ldr	r3, [pc, #52]	@ (800123c <I2Cx_MspInit+0xa8>)
 8001208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800120a:	4a0c      	ldr	r2, [pc, #48]	@ (800123c <I2Cx_MspInit+0xa8>)
 800120c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001210:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	210f      	movs	r1, #15
 8001216:	2021      	movs	r0, #33	@ 0x21
 8001218:	f001 fe01 	bl	8002e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800121c:	2021      	movs	r0, #33	@ 0x21
 800121e:	f001 fe1a 	bl	8002e56 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	210f      	movs	r1, #15
 8001226:	2022      	movs	r0, #34	@ 0x22
 8001228:	f001 fdf9 	bl	8002e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800122c:	2022      	movs	r0, #34	@ 0x22
 800122e:	f001 fe12 	bl	8002e56 <HAL_NVIC_EnableIRQ>
}
 8001232:	bf00      	nop
 8001234:	3728      	adds	r7, #40	@ 0x28
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40021000 	.word	0x40021000
 8001240:	48000400 	.word	0x48000400

08001244 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <I2Cx_Init+0x54>)
 8001250:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a11      	ldr	r2, [pc, #68]	@ (800129c <I2Cx_Init+0x58>)
 8001256:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2201      	movs	r2, #1
 8001262:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff89 	bl	8001194 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f002 f8d9 	bl	800343a <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001288:	2100      	movs	r1, #0
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f002 fe90 	bl	8003fb0 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40005800 	.word	0x40005800
 800129c:	00702681 	.word	0x00702681

080012a0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08a      	sub	sp, #40	@ 0x28
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	4608      	mov	r0, r1
 80012aa:	4611      	mov	r1, r2
 80012ac:	461a      	mov	r2, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	72fb      	strb	r3, [r7, #11]
 80012b2:	460b      	mov	r3, r1
 80012b4:	813b      	strh	r3, [r7, #8]
 80012b6:	4613      	mov	r3, r2
 80012b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80012ba:	2300      	movs	r3, #0
 80012bc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80012be:	7afb      	ldrb	r3, [r7, #11]
 80012c0:	b299      	uxth	r1, r3
 80012c2:	88f8      	ldrh	r0, [r7, #6]
 80012c4:	893a      	ldrh	r2, [r7, #8]
 80012c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	6a3b      	ldr	r3, [r7, #32]
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	4603      	mov	r3, r0
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f002 fa8e 	bl	80037f8 <HAL_I2C_Mem_Read>
 80012dc:	4603      	mov	r3, r0
 80012de:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d004      	beq.n	80012f0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80012e6:	7afb      	ldrb	r3, [r7, #11]
 80012e8:	4619      	mov	r1, r3
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f832 	bl	8001354 <I2Cx_Error>
  }
  return status;
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b08a      	sub	sp, #40	@ 0x28
 80012fe:	af04      	add	r7, sp, #16
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	4608      	mov	r0, r1
 8001304:	4611      	mov	r1, r2
 8001306:	461a      	mov	r2, r3
 8001308:	4603      	mov	r3, r0
 800130a:	72fb      	strb	r3, [r7, #11]
 800130c:	460b      	mov	r3, r1
 800130e:	813b      	strh	r3, [r7, #8]
 8001310:	4613      	mov	r3, r2
 8001312:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001318:	7afb      	ldrb	r3, [r7, #11]
 800131a:	b299      	uxth	r1, r3
 800131c:	88f8      	ldrh	r0, [r7, #6]
 800131e:	893a      	ldrh	r2, [r7, #8]
 8001320:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	6a3b      	ldr	r3, [r7, #32]
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	4603      	mov	r3, r0
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f002 f94d 	bl	80035d0 <HAL_I2C_Mem_Write>
 8001336:	4603      	mov	r3, r0
 8001338:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800133a:	7dfb      	ldrb	r3, [r7, #23]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d004      	beq.n	800134a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001340:	7afb      	ldrb	r3, [r7, #11]
 8001342:	4619      	mov	r1, r3
 8001344:	68f8      	ldr	r0, [r7, #12]
 8001346:	f000 f805 	bl	8001354 <I2Cx_Error>
  }
  return status;
 800134a:	7dfb      	ldrb	r3, [r7, #23]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3718      	adds	r7, #24
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f002 f905 	bl	8003570 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ff6c 	bl	8001244 <I2Cx_Init>
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <SENSOR_IO_Init+0x10>)
 800137a:	f7ff ff63 	bl	8001244 <I2Cx_Init>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000484 	.word	0x20000484

08001388 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af02      	add	r7, sp, #8
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	460b      	mov	r3, r1
 8001394:	71bb      	strb	r3, [r7, #6]
 8001396:	4613      	mov	r3, r2
 8001398:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	b29a      	uxth	r2, r3
 800139e:	79f9      	ldrb	r1, [r7, #7]
 80013a0:	2301      	movs	r3, #1
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	1d7b      	adds	r3, r7, #5
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	2301      	movs	r3, #1
 80013aa:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <SENSOR_IO_Write+0x30>)
 80013ac:	f7ff ffa5 	bl	80012fa <I2Cx_WriteMultiple>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000484 	.word	0x20000484

080013bc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af02      	add	r7, sp, #8
 80013c2:	4603      	mov	r3, r0
 80013c4:	460a      	mov	r2, r1
 80013c6:	71fb      	strb	r3, [r7, #7]
 80013c8:	4613      	mov	r3, r2
 80013ca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80013d0:	79bb      	ldrb	r3, [r7, #6]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	79f9      	ldrb	r1, [r7, #7]
 80013d6:	2301      	movs	r3, #1
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	f107 030f 	add.w	r3, r7, #15
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2301      	movs	r3, #1
 80013e2:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <SENSOR_IO_Read+0x38>)
 80013e4:	f7ff ff5c 	bl	80012a0 <I2Cx_ReadMultiple>

  return read_value;
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000484 	.word	0x20000484

080013f8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	603a      	str	r2, [r7, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
 8001406:	460b      	mov	r3, r1
 8001408:	71bb      	strb	r3, [r7, #6]
 800140a:	4613      	mov	r3, r2
 800140c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800140e:	79bb      	ldrb	r3, [r7, #6]
 8001410:	b29a      	uxth	r2, r3
 8001412:	79f9      	ldrb	r1, [r7, #7]
 8001414:	88bb      	ldrh	r3, [r7, #4]
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2301      	movs	r3, #1
 800141e:	4804      	ldr	r0, [pc, #16]	@ (8001430 <SENSOR_IO_ReadMultiple+0x38>)
 8001420:	f7ff ff3e 	bl	80012a0 <I2Cx_ReadMultiple>
 8001424:	4603      	mov	r3, r0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000484 	.word	0x20000484

08001434 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800143a:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 800143c:	4a3b      	ldr	r2, [pc, #236]	@ (800152c <BSP_QSPI_Init+0xf8>)
 800143e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001440:	4839      	ldr	r0, [pc, #228]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001442:	f002 fef7 	bl	8004234 <HAL_OSPI_DeInit>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e067      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001450:	f000 f990 	bl	8001774 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001454:	4b34      	ldr	r3, [pc, #208]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001456:	2204      	movs	r2, #4
 8001458:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800145a:	4b33      	ldr	r3, [pc, #204]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001460:	4b31      	ldr	r3, [pc, #196]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001462:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800146c:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	fa93 f3a3 	rbit	r3, r3
 8001474:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001480:	2320      	movs	r3, #32
 8001482:	e003      	b.n	800148c <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	fab3 f383 	clz	r3, r3
 800148a:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 800148c:	461a      	mov	r2, r3
 800148e:	4b26      	ldr	r3, [pc, #152]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001490:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001492:	4b25      	ldr	r3, [pc, #148]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001494:	2201      	movs	r2, #1
 8001496:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001498:	4b23      	ldr	r3, [pc, #140]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 800149a:	2200      	movs	r2, #0
 800149c:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 800149e:	4b22      	ldr	r3, [pc, #136]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 80014a4:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014a6:	2204      	movs	r2, #4
 80014a8:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80014aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014b6:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 80014be:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80014c4:	4818      	ldr	r0, [pc, #96]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014c6:	f002 fe0b 	bl	80040e0 <HAL_OSPI_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e025      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80014d4:	4814      	ldr	r0, [pc, #80]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014d6:	f000 f98d 	bl	80017f4 <QSPI_ResetMemory>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80014e0:	2304      	movs	r3, #4
 80014e2:	e01d      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80014e4:	2101      	movs	r1, #1
 80014e6:	4810      	ldr	r0, [pc, #64]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014e8:	f000 fa72 	bl	80019d0 <QSPI_QuadMode>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e014      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80014f6:	2101      	movs	r1, #1
 80014f8:	480b      	ldr	r0, [pc, #44]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 80014fa:	f000 fb15 	bl	8001b28 <QSPI_HighPerfMode>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e00b      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001508:	4b07      	ldr	r3, [pc, #28]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 800150a:	2202      	movs	r2, #2
 800150c:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <BSP_QSPI_Init+0xf4>)
 8001510:	f002 fde6 	bl	80040e0 <HAL_OSPI_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e000      	b.n	8001520 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200004d8 	.word	0x200004d8
 800152c:	a0001000 	.word	0xa0001000

08001530 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b098      	sub	sp, #96	@ 0x60
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001544:	23eb      	movs	r3, #235	@ 0xeb
 8001546:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8001548:	2301      	movs	r3, #1
 800154a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8001558:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800155c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 800155e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001562:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001568:	23aa      	movs	r3, #170	@ 0xaa
 800156a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 800156c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001570:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001572:	2300      	movs	r3, #0
 8001574:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 800157a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800157e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001584:	2300      	movs	r3, #0
 8001586:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001588:	2304      	movs	r3, #4
 800158a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001590:	2300      	movs	r3, #0
 8001592:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159c:	4619      	mov	r1, r3
 800159e:	480c      	ldr	r0, [pc, #48]	@ (80015d0 <BSP_QSPI_Read+0xa0>)
 80015a0:	f002 fe6f 	bl	8004282 <HAL_OSPI_Command>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e00b      	b.n	80015c6 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b2:	68f9      	ldr	r1, [r7, #12]
 80015b4:	4806      	ldr	r0, [pc, #24]	@ (80015d0 <BSP_QSPI_Read+0xa0>)
 80015b6:	f002 ff58 	bl	800446a <HAL_OSPI_Receive>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e000      	b.n	80015c6 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3760      	adds	r7, #96	@ 0x60
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200004d8 	.word	0x200004d8

080015d4 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b09c      	sub	sp, #112	@ 0x70
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80015e8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80015ea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d901      	bls.n	80015f6 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4413      	add	r3, r2
 8001600:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 800160a:	2338      	movs	r3, #56	@ 0x38
 800160c:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800160e:	2301      	movs	r3, #1
 8001610:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001612:	2300      	movs	r3, #0
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 800161a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800161e:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001620:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001624:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800162a:	2300      	movs	r3, #0
 800162c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 800162e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001632:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001640:	2300      	movs	r3, #0
 8001642:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001644:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001648:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800164a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800164c:	4823      	ldr	r0, [pc, #140]	@ (80016dc <BSP_QSPI_Write+0x108>)
 800164e:	f000 f918 	bl	8001882 <QSPI_WriteEnable>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e03b      	b.n	80016d4 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001664:	4619      	mov	r1, r3
 8001666:	481d      	ldr	r0, [pc, #116]	@ (80016dc <BSP_QSPI_Write+0x108>)
 8001668:	f002 fe0b 	bl	8004282 <HAL_OSPI_Command>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e02e      	b.n	80016d4 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167a:	68f9      	ldr	r1, [r7, #12]
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <BSP_QSPI_Write+0x108>)
 800167e:	f002 fe81 	bl	8004384 <HAL_OSPI_Transmit>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e023      	b.n	80016d4 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800168c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001690:	4812      	ldr	r0, [pc, #72]	@ (80016dc <BSP_QSPI_Write+0x108>)
 8001692:	f000 f952 	bl	800193a <QSPI_AutoPollingMemReady>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e019      	b.n	80016d4 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80016a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80016a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016a4:	4413      	add	r3, r2
 80016a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016ac:	4413      	add	r3, r2
 80016ae:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 80016b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016b2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80016b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d203      	bcs.n	80016c4 <BSP_QSPI_Write+0xf0>
 80016bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80016be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	e001      	b.n	80016c8 <BSP_QSPI_Write+0xf4>
 80016c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 80016ca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80016cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d3b8      	bcc.n	8001644 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3770      	adds	r7, #112	@ 0x70
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200004d8 	.word	0x200004d8

080016e0 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b096      	sub	sp, #88	@ 0x58
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 80016f0:	23d8      	movs	r3, #216	@ 0xd8
 80016f2:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80016f4:	2301      	movs	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 800170a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800170e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001714:	2300      	movs	r3, #0
 8001716:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001718:	2300      	movs	r3, #0
 800171a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001724:	2300      	movs	r3, #0
 8001726:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001728:	4811      	ldr	r0, [pc, #68]	@ (8001770 <BSP_QSPI_Erase_Block+0x90>)
 800172a:	f000 f8aa 	bl	8001882 <QSPI_WriteEnable>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e017      	b.n	8001768 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001740:	4619      	mov	r1, r3
 8001742:	480b      	ldr	r0, [pc, #44]	@ (8001770 <BSP_QSPI_Erase_Block+0x90>)
 8001744:	f002 fd9d 	bl	8004282 <HAL_OSPI_Command>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e00a      	b.n	8001768 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001752:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001756:	4806      	ldr	r0, [pc, #24]	@ (8001770 <BSP_QSPI_Erase_Block+0x90>)
 8001758:	f000 f8ef 	bl	800193a <QSPI_AutoPollingMemReady>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	3758      	adds	r7, #88	@ 0x58
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	200004d8 	.word	0x200004d8

08001774 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 800177a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 800177c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177e:	4a1b      	ldr	r2, [pc, #108]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 8001780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001784:	6513      	str	r3, [r2, #80]	@ 0x50
 8001786:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 8001788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800178a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a15      	ldr	r2, [pc, #84]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 8001798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 80017a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a0f      	ldr	r2, [pc, #60]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 80017b0:	f043 0310 	orr.w	r3, r3, #16
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <BSP_QSPI_MspInit+0x78>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0310 	and.w	r3, r3, #16
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 80017c2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80017c6:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80017d4:	230a      	movs	r3, #10
 80017d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	4619      	mov	r1, r3
 80017de:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <BSP_QSPI_MspInit+0x7c>)
 80017e0:	f001 fb54 	bl	8002e8c <HAL_GPIO_Init>
}
 80017e4:	bf00      	nop
 80017e6:	3720      	adds	r7, #32
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	48001000 	.word	0x48001000

080017f4 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b096      	sub	sp, #88	@ 0x58
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001804:	2366      	movs	r3, #102	@ 0x66
 8001806:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001808:	2301      	movs	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001814:	2300      	movs	r3, #0
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001818:	2300      	movs	r3, #0
 800181a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800181c:	2300      	movs	r3, #0
 800181e:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001828:	2300      	movs	r3, #0
 800182a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800182c:	f107 0308 	add.w	r3, r7, #8
 8001830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001834:	4619      	mov	r1, r3
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f002 fd23 	bl	8004282 <HAL_OSPI_Command>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e019      	b.n	800187a <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001846:	2399      	movs	r3, #153	@ 0x99
 8001848:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001852:	4619      	mov	r1, r3
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f002 fd14 	bl	8004282 <HAL_OSPI_Command>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e00a      	b.n	800187a <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001864:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f000 f866 	bl	800193a <QSPI_AutoPollingMemReady>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3758      	adds	r7, #88	@ 0x58
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b09c      	sub	sp, #112	@ 0x70
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800188a:	2300      	movs	r3, #0
 800188c:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800188e:	2300      	movs	r3, #0
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001892:	2306      	movs	r3, #6
 8001894:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001896:	2301      	movs	r3, #1
 8001898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800189a:	2300      	movs	r3, #0
 800189c:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80018b6:	2300      	movs	r3, #0
 80018b8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018ba:	f107 0320 	add.w	r3, r7, #32
 80018be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018c2:	4619      	mov	r1, r3
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f002 fcdc 	bl	8004282 <HAL_OSPI_Command>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e02e      	b.n	8001932 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 80018d4:	2302      	movs	r3, #2
 80018d6:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 80018d8:	2302      	movs	r3, #2
 80018da:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80018e0:	2310      	movs	r3, #16
 80018e2:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80018e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018e8:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 80018ea:	2305      	movs	r3, #5
 80018ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 80018ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018fc:	f107 0320 	add.w	r3, r7, #32
 8001900:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001904:	4619      	mov	r1, r3
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f002 fcbb 	bl	8004282 <HAL_OSPI_Command>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e00d      	b.n	8001932 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001916:	f107 030c 	add.w	r3, r7, #12
 800191a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800191e:	4619      	mov	r1, r3
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f002 fe45 	bl	80045b0 <HAL_OSPI_AutoPolling>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e000      	b.n	8001932 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3770      	adds	r7, #112	@ 0x70
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b09c      	sub	sp, #112	@ 0x70
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800194c:	2305      	movs	r3, #5
 800194e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001950:	2301      	movs	r3, #1
 8001952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001954:	2300      	movs	r3, #0
 8001956:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800195c:	2300      	movs	r3, #0
 800195e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001960:	2300      	movs	r3, #0
 8001962:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001964:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001968:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 800196a:	2301      	movs	r3, #1
 800196c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800197a:	2300      	movs	r3, #0
 800197c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001982:	2301      	movs	r3, #1
 8001984:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800198a:	2310      	movs	r3, #16
 800198c:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 800198e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001992:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001994:	f107 0320 	add.w	r3, r7, #32
 8001998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199c:	4619      	mov	r1, r3
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f002 fc6f 	bl	8004282 <HAL_OSPI_Command>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e00c      	b.n	80019c8 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 80019ae:	f107 030c 	add.w	r3, r7, #12
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f002 fdfa 	bl	80045b0 <HAL_OSPI_AutoPolling>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3770      	adds	r7, #112	@ 0x70
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b098      	sub	sp, #96	@ 0x60
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	460b      	mov	r3, r1
 80019da:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80019e4:	2305      	movs	r3, #5
 80019e6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80019e8:	2301      	movs	r3, #1
 80019ea:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80019fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a00:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001a12:	2300      	movs	r3, #0
 8001a14:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a16:	f107 0310 	add.w	r3, r7, #16
 8001a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a1e:	4619      	mov	r1, r3
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f002 fc2e 	bl	8004282 <HAL_OSPI_Command>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e077      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a30:	f107 030f 	add.w	r3, r7, #15
 8001a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a38:	4619      	mov	r1, r3
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f002 fd15 	bl	800446a <HAL_OSPI_Receive>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e06a      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff ff19 	bl	8001882 <QSPI_WriteEnable>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e062      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001a5a:	78fb      	ldrb	r3, [r7, #3]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d105      	bne.n	8001a6c <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	73fb      	strb	r3, [r7, #15]
 8001a6a:	e004      	b.n	8001a76 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001a76:	2301      	movs	r3, #1
 8001a78:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a7a:	f107 0310 	add.w	r3, r7, #16
 8001a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a82:	4619      	mov	r1, r3
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f002 fbfc 	bl	8004282 <HAL_OSPI_Command>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e045      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a94:	f107 030f 	add.w	r3, r7, #15
 8001a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f002 fc70 	bl	8004384 <HAL_OSPI_Transmit>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e038      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001aae:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff41 	bl	800193a <QSPI_AutoPollingMemReady>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e02e      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001ac2:	2305      	movs	r3, #5
 8001ac4:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ace:	4619      	mov	r1, r3
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f002 fbd6 	bl	8004282 <HAL_OSPI_Command>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e01f      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ae0:	f107 030f 	add.w	r3, r7, #15
 8001ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae8:	4619      	mov	r1, r3
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f002 fcbd 	bl	800446a <HAL_OSPI_Receive>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e012      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001afa:	7bfb      	ldrb	r3, [r7, #15]
 8001afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <QSPI_QuadMode+0x13a>
 8001b04:	78fb      	ldrb	r3, [r7, #3]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d007      	beq.n	8001b1a <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d004      	beq.n	8001b1e <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e000      	b.n	8001b20 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3760      	adds	r7, #96	@ 0x60
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b098      	sub	sp, #96	@ 0x60
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001b3c:	2305      	movs	r3, #5
 8001b3e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b40:	2301      	movs	r3, #1
 8001b42:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b44:	2300      	movs	r3, #0
 8001b46:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001b54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b58:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001b62:	2301      	movs	r3, #1
 8001b64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b6e:	f107 0310 	add.w	r3, r7, #16
 8001b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b76:	4619      	mov	r1, r3
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f002 fb82 	bl	8004282 <HAL_OSPI_Command>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e09a      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b88:	f107 030c 	add.w	r3, r7, #12
 8001b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b90:	4619      	mov	r1, r3
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f002 fc69 	bl	800446a <HAL_OSPI_Receive>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e08d      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001ba2:	2315      	movs	r3, #21
 8001ba4:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001baa:	f107 0310 	add.w	r3, r7, #16
 8001bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f002 fb64 	bl	8004282 <HAL_OSPI_Command>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e07c      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	3301      	adds	r3, #1
 8001bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f002 fc4a 	bl	800446a <HAL_OSPI_Receive>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e06e      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff fe4e 	bl	8001882 <QSPI_WriteEnable>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e066      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d105      	bne.n	8001c02 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001bf6:	7bbb      	ldrb	r3, [r7, #14]
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	73bb      	strb	r3, [r7, #14]
 8001c00:	e004      	b.n	8001c0c <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001c02:	7bbb      	ldrb	r3, [r7, #14]
 8001c04:	f023 0302 	bic.w	r3, r3, #2
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001c10:	2303      	movs	r3, #3
 8001c12:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f002 fb2f 	bl	8004282 <HAL_OSPI_Command>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e047      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c2e:	f107 030c 	add.w	r3, r7, #12
 8001c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c36:	4619      	mov	r1, r3
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f002 fba3 	bl	8004384 <HAL_OSPI_Transmit>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e03a      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001c48:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff fe74 	bl	800193a <QSPI_AutoPollingMemReady>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e030      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001c5c:	2315      	movs	r3, #21
 8001c5e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001c60:	2302      	movs	r3, #2
 8001c62:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f002 fb07 	bl	8004282 <HAL_OSPI_Command>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e01f      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c7e:	f107 030c 	add.w	r3, r7, #12
 8001c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c86:	4619      	mov	r1, r3
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f002 fbee 	bl	800446a <HAL_OSPI_Receive>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e012      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001c98:	7b7b      	ldrb	r3, [r7, #13]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d102      	bne.n	8001ca8 <QSPI_HighPerfMode+0x180>
 8001ca2:	78fb      	ldrb	r3, [r7, #3]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d007      	beq.n	8001cb8 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001ca8:	7b7b      	ldrb	r3, [r7, #13]
 8001caa:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e000      	b.n	8001cbe <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3760      	adds	r7, #96	@ 0x60
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <BSP_TSENSOR_Init+0x30>)
 8001cd4:	4a09      	ldr	r2, [pc, #36]	@ (8001cfc <BSP_TSENSOR_Init+0x34>)
 8001cd6:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001cd8:	f7ff fb4c 	bl	8001374 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001cdc:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <BSP_TSENSOR_Init+0x30>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	20be      	movs	r0, #190	@ 0xbe
 8001ce6:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001cec:	79fb      	ldrb	r3, [r7, #7]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000528 	.word	0x20000528
 8001cfc:	20000020 	.word	0x20000020

08001d00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d06:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d22:	4a08      	ldr	r2, [pc, #32]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_MspInit+0x44>)
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d32:	603b      	str	r3, [r7, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000

08001d48 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b0ae      	sub	sp, #184	@ 0xb8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d60:	f107 0310 	add.w	r3, r7, #16
 8001d64:	2294      	movs	r2, #148	@ 0x94
 8001d66:	2100      	movs	r1, #0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f008 fa0f 	bl	800a18c <memset>
  if(hi2c->Instance==I2C2)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a21      	ldr	r2, [pc, #132]	@ (8001df8 <HAL_I2C_MspInit+0xb0>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d13b      	bne.n	8001df0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d78:	2380      	movs	r3, #128	@ 0x80
 8001d7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 fddf 	bl	8005948 <HAL_RCCEx_PeriphCLKConfig>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d90:	f7ff f93c 	bl	800100c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d98:	4a18      	ldr	r2, [pc, #96]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001d9a:	f043 0302 	orr.w	r3, r3, #2
 8001d9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da0:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001dac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001db0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db4:	2312      	movs	r3, #18
 8001db6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dcc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480b      	ldr	r0, [pc, #44]	@ (8001e00 <HAL_I2C_MspInit+0xb8>)
 8001dd4:	f001 f85a 	bl	8002e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dd8:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ddc:	4a07      	ldr	r2, [pc, #28]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001dde:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001de2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001de4:	4b05      	ldr	r3, [pc, #20]	@ (8001dfc <HAL_I2C_MspInit+0xb4>)
 8001de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001df0:	bf00      	nop
 8001df2:	37b8      	adds	r7, #184	@ 0xb8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40005800 	.word	0x40005800
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	48000400 	.word	0x48000400

08001e04 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0b      	ldr	r2, [pc, #44]	@ (8001e40 <HAL_I2C_MspDeInit+0x3c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d10f      	bne.n	8001e36 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001e16:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <HAL_I2C_MspDeInit+0x40>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <HAL_I2C_MspDeInit+0x40>)
 8001e1c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001e20:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001e22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e26:	4808      	ldr	r0, [pc, #32]	@ (8001e48 <HAL_I2C_MspDeInit+0x44>)
 8001e28:	f001 f9c2 	bl	80031b0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001e2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e30:	4805      	ldr	r0, [pc, #20]	@ (8001e48 <HAL_I2C_MspDeInit+0x44>)
 8001e32:	f001 f9bd 	bl	80031b0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40005800 	.word	0x40005800
 8001e44:	40021000 	.word	0x40021000
 8001e48:	48000400 	.word	0x48000400

08001e4c <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0aa      	sub	sp, #168	@ 0xa8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	2294      	movs	r2, #148	@ 0x94
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f008 f995 	bl	800a18c <memset>
  if(hospi->Instance==OCTOSPI1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a17      	ldr	r2, [pc, #92]	@ (8001ec4 <HAL_OSPI_MspInit+0x78>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d127      	bne.n	8001ebc <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001e6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e70:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f003 fd63 	bl	8005948 <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8001e88:	f7ff f8c0 	bl	800100c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001e92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ea8:	4a07      	ldr	r2, [pc, #28]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eae:	6513      	str	r3, [r2, #80]	@ 0x50
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <HAL_OSPI_MspInit+0x7c>)
 8001eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001ebc:	bf00      	nop
 8001ebe:	37a8      	adds	r7, #168	@ 0xa8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	a0001000 	.word	0xa0001000
 8001ec8:	40021000 	.word	0x40021000

08001ecc <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8001f04 <HAL_OSPI_MspDeInit+0x38>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d10b      	bne.n	8001ef6 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8001ede:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <HAL_OSPI_MspDeInit+0x3c>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	4a09      	ldr	r2, [pc, #36]	@ (8001f08 <HAL_OSPI_MspDeInit+0x3c>)
 8001ee4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8001eea:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <HAL_OSPI_MspDeInit+0x3c>)
 8001eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eee:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <HAL_OSPI_MspDeInit+0x3c>)
 8001ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ef4:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	a0001000 	.word	0xa0001000
 8001f08:	40021000 	.word	0x40021000

08001f0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <HAL_SPI_MspInit+0x7c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d128      	bne.n	8001f80 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f2e:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a16      	ldr	r2, [pc, #88]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a10      	ldr	r2, [pc, #64]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f4c:	f043 0304 	orr.w	r3, r3, #4
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <HAL_SPI_MspInit+0x80>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f003 0304 	and.w	r3, r3, #4
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001f5e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f70:	2306      	movs	r3, #6
 8001f72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4805      	ldr	r0, [pc, #20]	@ (8001f90 <HAL_SPI_MspInit+0x84>)
 8001f7c:	f000 ff86 	bl	8002e8c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001f80:	bf00      	nop
 8001f82:	3728      	adds	r7, #40	@ 0x28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40003c00 	.word	0x40003c00
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	48000800 	.word	0x48000800

08001f94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb4:	d132      	bne.n	800201c <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb6:	4b24      	ldr	r3, [pc, #144]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	4a23      	ldr	r2, [pc, #140]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fc2:	4b21      	ldr	r3, [pc, #132]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	4b1e      	ldr	r3, [pc, #120]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fda:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	4619      	mov	r1, r3
 8002002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002006:	f000 ff41 	bl	8002e8c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	201c      	movs	r0, #28
 8002010:	f000 ff05 	bl	8002e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002014:	201c      	movs	r0, #28
 8002016:	f000 ff1e 	bl	8002e56 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800201a:	e010      	b.n	800203e <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <HAL_TIM_Base_MspInit+0xb8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10b      	bne.n	800203e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002026:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	4a07      	ldr	r2, [pc, #28]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	6593      	str	r3, [r2, #88]	@ 0x58
 8002032:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <HAL_TIM_Base_MspInit+0xb4>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
}
 800203e:	bf00      	nop
 8002040:	3728      	adds	r7, #40	@ 0x28
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40021000 	.word	0x40021000
 800204c:	40000400 	.word	0x40000400

08002050 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 030c 	add.w	r3, r7, #12
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a11      	ldr	r2, [pc, #68]	@ (80020b4 <HAL_TIM_MspPostInit+0x64>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d11b      	bne.n	80020aa <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002072:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <HAL_TIM_MspPostInit+0x68>)
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	4a10      	ldr	r2, [pc, #64]	@ (80020b8 <HAL_TIM_MspPostInit+0x68>)
 8002078:	f043 0302 	orr.w	r3, r3, #2
 800207c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <HAL_TIM_MspPostInit+0x68>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800208a:	2301      	movs	r3, #1
 800208c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800209a:	2302      	movs	r3, #2
 800209c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209e:	f107 030c 	add.w	r3, r7, #12
 80020a2:	4619      	mov	r1, r3
 80020a4:	4805      	ldr	r0, [pc, #20]	@ (80020bc <HAL_TIM_MspPostInit+0x6c>)
 80020a6:	f000 fef1 	bl	8002e8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80020aa:	bf00      	nop
 80020ac:	3720      	adds	r7, #32
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40021000 	.word	0x40021000
 80020bc:	48000400 	.word	0x48000400

080020c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b0ae      	sub	sp, #184	@ 0xb8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	2294      	movs	r2, #148	@ 0x94
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f008 f853 	bl	800a18c <memset>
  if(huart->Instance==USART1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a21      	ldr	r2, [pc, #132]	@ (8002170 <HAL_UART_MspInit+0xb0>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d13a      	bne.n	8002166 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020f0:	2301      	movs	r3, #1
 80020f2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80020f4:	2300      	movs	r3, #0
 80020f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f8:	f107 0310 	add.w	r3, r7, #16
 80020fc:	4618      	mov	r0, r3
 80020fe:	f003 fc23 	bl	8005948 <HAL_RCCEx_PeriphCLKConfig>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002108:	f7fe ff80 	bl	800100c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800210c:	4b19      	ldr	r3, [pc, #100]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 800210e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002110:	4a18      	ldr	r2, [pc, #96]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 8002112:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002116:	6613      	str	r3, [r2, #96]	@ 0x60
 8002118:	4b16      	ldr	r3, [pc, #88]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 800211a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 8002126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002128:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 800212a:	f043 0302 	orr.w	r3, r3, #2
 800212e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002130:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_UART_MspInit+0xb4>)
 8002132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800213c:	23c0      	movs	r3, #192	@ 0xc0
 800213e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002142:	2302      	movs	r3, #2
 8002144:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214e:	2303      	movs	r3, #3
 8002150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002154:	2307      	movs	r3, #7
 8002156:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800215e:	4619      	mov	r1, r3
 8002160:	4805      	ldr	r0, [pc, #20]	@ (8002178 <HAL_UART_MspInit+0xb8>)
 8002162:	f000 fe93 	bl	8002e8c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002166:	bf00      	nop
 8002168:	37b8      	adds	r7, #184	@ 0xb8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40013800 	.word	0x40013800
 8002174:	40021000 	.word	0x40021000
 8002178:	48000400 	.word	0x48000400

0800217c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <NMI_Handler+0x4>

08002184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <MemManage_Handler+0x4>

08002194 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <BusFault_Handler+0x4>

0800219c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <UsageFault_Handler+0x4>

080021a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021d2:	f000 fd05 	bl	8002be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}

080021da <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WIFI_CMD_DATA_READY_Pin);
 80021de:	2002      	movs	r0, #2
 80021e0:	f001 f908 	bl	80033f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021ec:	4802      	ldr	r0, [pc, #8]	@ (80021f8 <TIM2_IRQHandler+0x10>)
 80021ee:	f005 fc55 	bl	8007a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200001b8 	.word	0x200001b8

080021fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	e00a      	b.n	8002224 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800220e:	f7fe fa27 	bl	8000660 <__io_getchar>
 8002212:	4601      	mov	r1, r0
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	60ba      	str	r2, [r7, #8]
 800221a:	b2ca      	uxtb	r2, r1
 800221c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	3301      	adds	r3, #1
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	429a      	cmp	r2, r3
 800222a:	dbf0      	blt.n	800220e <_read+0x12>
  }

  return len;
 800222c:	687b      	ldr	r3, [r7, #4]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b086      	sub	sp, #24
 800223a:	af00      	add	r7, sp, #0
 800223c:	60f8      	str	r0, [r7, #12]
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002242:	2300      	movs	r3, #0
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	e009      	b.n	800225c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	60ba      	str	r2, [r7, #8]
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f9f7 	bl	8000644 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	3301      	adds	r3, #1
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	697a      	ldr	r2, [r7, #20]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	429a      	cmp	r2, r3
 8002262:	dbf1      	blt.n	8002248 <_write+0x12>
  }
  return len;
 8002264:	687b      	ldr	r3, [r7, #4]
}
 8002266:	4618      	mov	r0, r3
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <_close>:

int _close(int file)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002296:	605a      	str	r2, [r3, #4]
  return 0;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <_isatty>:

int _isatty(int file)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022ae:	2301      	movs	r3, #1
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
	...

080022d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e0:	4a14      	ldr	r2, [pc, #80]	@ (8002334 <_sbrk+0x5c>)
 80022e2:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <_sbrk+0x60>)
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ec:	4b13      	ldr	r3, [pc, #76]	@ (800233c <_sbrk+0x64>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022f4:	4b11      	ldr	r3, [pc, #68]	@ (800233c <_sbrk+0x64>)
 80022f6:	4a12      	ldr	r2, [pc, #72]	@ (8002340 <_sbrk+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022fa:	4b10      	ldr	r3, [pc, #64]	@ (800233c <_sbrk+0x64>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	429a      	cmp	r2, r3
 8002306:	d207      	bcs.n	8002318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002308:	f007 ff7a 	bl	800a200 <__errno>
 800230c:	4603      	mov	r3, r0
 800230e:	220c      	movs	r2, #12
 8002310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002316:	e009      	b.n	800232c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800231e:	4b07      	ldr	r3, [pc, #28]	@ (800233c <_sbrk+0x64>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	4a05      	ldr	r2, [pc, #20]	@ (800233c <_sbrk+0x64>)
 8002328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800232a:	68fb      	ldr	r3, [r7, #12]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	200a0000 	.word	0x200a0000
 8002338:	00000400 	.word	0x00000400
 800233c:	2000052c 	.word	0x2000052c
 8002340:	20000e80 	.word	0x20000e80

08002344 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <SystemInit+0x20>)
 800234a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <SystemInit+0x20>)
 8002350:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002354:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <WIFI_SPI_Receive>:
  * @param  buffer: A char buffer, where the received data will be saved in.
  * @param  size: Buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Receive(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	4613      	mov	r3, r2
 8002374:	80fb      	strh	r3, [r7, #6]

	uint16_t cnt = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	82fb      	strh	r3, [r7, #22]
	memset(buffer, '\0', size); // Erase buffer
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	461a      	mov	r2, r3
 800237e:	2100      	movs	r1, #0
 8002380:	68b8      	ldr	r0, [r7, #8]
 8002382:	f007 ff03 	bl	800a18c <memset>

	while (WIFI_IS_CMDDATA_READY())
 8002386:	e015      	b.n	80023b4 <WIFI_SPI_Receive+0x4c>
	{
		// Fill buffer as long there is still space
		if ( (cnt > (size - 2)) || (HAL_SPI_Receive(hwifi->handle , (uint8_t*) buffer + cnt, 1, WIFI_TIMEOUT) != HAL_OK) )
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	1e5a      	subs	r2, r3, #1
 800238c:	8afb      	ldrh	r3, [r7, #22]
 800238e:	429a      	cmp	r2, r3
 8002390:	dd0b      	ble.n	80023aa <WIFI_SPI_Receive+0x42>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	8afb      	ldrh	r3, [r7, #22]
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	18d1      	adds	r1, r2, r3
 800239c:	2303      	movs	r3, #3
 800239e:	2201      	movs	r2, #1
 80023a0:	f004 fa03 	bl	80067aa <HAL_SPI_Receive>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <WIFI_SPI_Receive+0x46>
		  {
			Error_Handler();
 80023aa:	f7fe fe2f 	bl	800100c <Error_Handler>
		  }
		cnt+=2;
 80023ae:	8afb      	ldrh	r3, [r7, #22]
 80023b0:	3302      	adds	r3, #2
 80023b2:	82fb      	strh	r3, [r7, #22]
	while (WIFI_IS_CMDDATA_READY())
 80023b4:	2102      	movs	r1, #2
 80023b6:	4808      	ldr	r0, [pc, #32]	@ (80023d8 <WIFI_SPI_Receive+0x70>)
 80023b8:	f000 ffec 	bl	8003394 <HAL_GPIO_ReadPin>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d0e2      	beq.n	8002388 <WIFI_SPI_Receive+0x20>
	}

	// Trim padding chars from data
	trimstr(buffer, size, (char) WIFI_RX_PADDING);
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	2215      	movs	r2, #21
 80023c6:	4619      	mov	r1, r3
 80023c8:	68b8      	ldr	r0, [r7, #8]
 80023ca:	f000 fa75 	bl	80028b8 <trimstr>

	return WIFI_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	48001000 	.word	0x48001000

080023dc <WIFI_SPI_Transmit>:
  * @param  buffer: A char buffer, where the data to be sent is saved in.
  * @param  size: Buffer size (including \0, so it is compatible with sizeof())
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Transmit(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 80023dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023e0:	b087      	sub	sp, #28
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	4613      	mov	r3, r2
 80023ea:	80fb      	strh	r3, [r7, #6]
 80023ec:	466b      	mov	r3, sp
 80023ee:	461e      	mov	r6, r3

	char bTx[(size/2)*2 + 1]; // Make a buffer that has an even amount of bytes (even is meant for the chars excluding \0)
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	085b      	lsrs	r3, r3, #1
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	1c59      	adds	r1, r3, #1
 80023fa:	1e4b      	subs	r3, r1, #1
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	460a      	mov	r2, r1
 8002400:	2300      	movs	r3, #0
 8002402:	4690      	mov	r8, r2
 8002404:	4699      	mov	r9, r3
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	f04f 0300 	mov.w	r3, #0
 800240e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002412:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002416:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800241a:	460a      	mov	r2, r1
 800241c:	2300      	movs	r3, #0
 800241e:	4614      	mov	r4, r2
 8002420:	461d      	mov	r5, r3
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	00eb      	lsls	r3, r5, #3
 800242c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002430:	00e2      	lsls	r2, r4, #3
 8002432:	460b      	mov	r3, r1
 8002434:	3307      	adds	r3, #7
 8002436:	08db      	lsrs	r3, r3, #3
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	ebad 0d03 	sub.w	sp, sp, r3
 800243e:	466b      	mov	r3, sp
 8002440:	3300      	adds	r3, #0
 8002442:	613b      	str	r3, [r7, #16]
	snprintf( bTx, size, buffer ); // Copy buffer in bTx
 8002444:	88fb      	ldrh	r3, [r7, #6]
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	4619      	mov	r1, r3
 800244a:	6938      	ldr	r0, [r7, #16]
 800244c:	f007 fd72 	bl	8009f34 <sniprintf>

	if ( !(size % 2) ) strcat(bTx, (char) WIFI_TX_PADDING); // If buffer had an odd amount of bytes, append a filler char to bTx
 8002450:	88fb      	ldrh	r3, [r7, #6]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	b29b      	uxth	r3, r3
 8002458:	2b00      	cmp	r3, #0
 800245a:	d103      	bne.n	8002464 <WIFI_SPI_Transmit+0x88>
 800245c:	210a      	movs	r1, #10
 800245e:	6938      	ldr	r0, [r7, #16]
 8002460:	f007 fe9c 	bl	800a19c <strcat>

	if (HAL_SPI_Transmit(hwifi->handle, (uint8_t*)bTx, size/2, WIFI_TIMEOUT) != HAL_OK) // size must be halved since 16bits are sent via SPI
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	88fb      	ldrh	r3, [r7, #6]
 800246a:	085b      	lsrs	r3, r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	2303      	movs	r3, #3
 8002470:	6939      	ldr	r1, [r7, #16]
 8002472:	f004 f824 	bl	80064be <HAL_SPI_Transmit>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <WIFI_SPI_Transmit+0xa4>
	  {
		Error_Handler();
 800247c:	f7fe fdc6 	bl	800100c <Error_Handler>
	  }

	return WIFI_OK;
 8002480:	2300      	movs	r3, #0
 8002482:	46b5      	mov	sp, r6
}
 8002484:	4618      	mov	r0, r3
 8002486:	371c      	adds	r7, #28
 8002488:	46bd      	mov	sp, r7
 800248a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08002490 <WIFI_Init>:
  * @brief  Resets and initialises the Wifi module.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_Init(WIFI_HandleTypeDef* hwifi){
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af02      	add	r7, sp, #8
 8002496:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	60fb      	str	r3, [r7, #12]

	WIFI_RESET_MODULE();
 800249c:	2200      	movs	r2, #0
 800249e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024a2:	4831      	ldr	r0, [pc, #196]	@ (8002568 <WIFI_Init+0xd8>)
 80024a4:	f000 ff8e 	bl	80033c4 <HAL_GPIO_WritePin>
 80024a8:	200a      	movs	r0, #10
 80024aa:	f000 fbb9 	bl	8002c20 <HAL_Delay>
 80024ae:	2201      	movs	r2, #1
 80024b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024b4:	482c      	ldr	r0, [pc, #176]	@ (8002568 <WIFI_Init+0xd8>)
 80024b6:	f000 ff85 	bl	80033c4 <HAL_GPIO_WritePin>
 80024ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80024be:	f000 fbaf 	bl	8002c20 <HAL_Delay>
	WIFI_ENABLE_NSS();
 80024c2:	2200      	movs	r2, #0
 80024c4:	2101      	movs	r1, #1
 80024c6:	4828      	ldr	r0, [pc, #160]	@ (8002568 <WIFI_Init+0xd8>)
 80024c8:	f000 ff7c 	bl	80033c4 <HAL_GPIO_WritePin>
 80024cc:	200a      	movs	r0, #10
 80024ce:	f000 fba7 	bl	8002c20 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 80024d2:	bf00      	nop
 80024d4:	2102      	movs	r1, #2
 80024d6:	4824      	ldr	r0, [pc, #144]	@ (8002568 <WIFI_Init+0xd8>)
 80024d8:	f000 ff5c 	bl	8003394 <HAL_GPIO_ReadPin>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d1f8      	bne.n	80024d4 <WIFI_Init+0x44>

	if(WIFI_SPI_Receive(hwifi, wifiRxBuffer, WIFI_RX_BUFFER_SIZE) != WIFI_OK) Error_Handler();
 80024e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024e6:	4921      	ldr	r1, [pc, #132]	@ (800256c <WIFI_Init+0xdc>)
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff3d 	bl	8002368 <WIFI_SPI_Receive>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <WIFI_Init+0x68>
 80024f4:	f7fe fd8a 	bl	800100c <Error_Handler>

	if( strcmp(wifiRxBuffer, WIFI_MSG_POWERUP) ) Error_Handler();
 80024f8:	491d      	ldr	r1, [pc, #116]	@ (8002570 <WIFI_Init+0xe0>)
 80024fa:	481c      	ldr	r0, [pc, #112]	@ (800256c <WIFI_Init+0xdc>)
 80024fc:	f7fd fe80 	bl	8000200 <strcmp>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <WIFI_Init+0x7a>
 8002506:	f7fe fd81 	bl	800100c <Error_Handler>

	WIFI_DISABLE_NSS();
 800250a:	2201      	movs	r2, #1
 800250c:	2101      	movs	r1, #1
 800250e:	4816      	ldr	r0, [pc, #88]	@ (8002568 <WIFI_Init+0xd8>)
 8002510:	f000 ff58 	bl	80033c4 <HAL_GPIO_WritePin>
 8002514:	200a      	movs	r0, #10
 8002516:	f000 fb83 	bl	8002c20 <HAL_Delay>


	msgLength = sprintf(wifiTxBuffer, "Z3=0\r");
 800251a:	4916      	ldr	r1, [pc, #88]	@ (8002574 <WIFI_Init+0xe4>)
 800251c:	4816      	ldr	r0, [pc, #88]	@ (8002578 <WIFI_Init+0xe8>)
 800251e:	f007 fd3f 	bl	8009fa0 <siprintf>
 8002522:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002524:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	4b10      	ldr	r3, [pc, #64]	@ (800256c <WIFI_Init+0xdc>)
 800252c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002530:	4911      	ldr	r1, [pc, #68]	@ (8002578 <WIFI_Init+0xe8>)
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f826 	bl	8002584 <WIFI_SendATCommand>

	msgLength = sprintf(wifiTxBuffer, "Z0\r");
 8002538:	4910      	ldr	r1, [pc, #64]	@ (800257c <WIFI_Init+0xec>)
 800253a:	480f      	ldr	r0, [pc, #60]	@ (8002578 <WIFI_Init+0xe8>)
 800253c:	f007 fd30 	bl	8009fa0 <siprintf>
 8002540:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <WIFI_Init+0xdc>)
 800254a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800254e:	490a      	ldr	r1, [pc, #40]	@ (8002578 <WIFI_Init+0xe8>)
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f817 	bl	8002584 <WIFI_SendATCommand>
	printf("Answer reset:\n %s", wifiRxBuffer);
 8002556:	4905      	ldr	r1, [pc, #20]	@ (800256c <WIFI_Init+0xdc>)
 8002558:	4809      	ldr	r0, [pc, #36]	@ (8002580 <WIFI_Init+0xf0>)
 800255a:	f007 fe05 	bl	800a168 <iprintf>


	return WIFI_OK;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	48001000 	.word	0x48001000
 800256c:	20000930 	.word	0x20000930
 8002570:	0800b294 	.word	0x0800b294
 8002574:	0800b29c 	.word	0x0800b29c
 8002578:	20000530 	.word	0x20000530
 800257c:	0800b2a4 	.word	0x0800b2a4
 8002580:	0800b2a8 	.word	0x0800b2a8

08002584 <WIFI_SendATCommand>:
  * @param  bRx: Response buffer
  * @param  sizeCmd: Response buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SendATCommand(WIFI_HandleTypeDef* hwifi, char* bCmd, uint16_t sizeCmd, char* bRx, uint16_t sizeRx){
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	4613      	mov	r3, r2
 8002592:	80fb      	strh	r3, [r7, #6]

	while(!WIFI_IS_CMDDATA_READY());
 8002594:	bf00      	nop
 8002596:	2102      	movs	r1, #2
 8002598:	4828      	ldr	r0, [pc, #160]	@ (800263c <WIFI_SendATCommand+0xb8>)
 800259a:	f000 fefb 	bl	8003394 <HAL_GPIO_ReadPin>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d1f8      	bne.n	8002596 <WIFI_SendATCommand+0x12>

	WIFI_ENABLE_NSS();
 80025a4:	2200      	movs	r2, #0
 80025a6:	2101      	movs	r1, #1
 80025a8:	4824      	ldr	r0, [pc, #144]	@ (800263c <WIFI_SendATCommand+0xb8>)
 80025aa:	f000 ff0b 	bl	80033c4 <HAL_GPIO_WritePin>
 80025ae:	200a      	movs	r0, #10
 80025b0:	f000 fb36 	bl	8002c20 <HAL_Delay>

	if(WIFI_SPI_Transmit(hwifi, bCmd, sizeCmd) != WIFI_OK) Error_Handler();
 80025b4:	88fb      	ldrh	r3, [r7, #6]
 80025b6:	461a      	mov	r2, r3
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f7ff ff0e 	bl	80023dc <WIFI_SPI_Transmit>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <WIFI_SendATCommand+0x46>
 80025c6:	f7fe fd21 	bl	800100c <Error_Handler>

	WIFI_DISABLE_NSS();
 80025ca:	2201      	movs	r2, #1
 80025cc:	2101      	movs	r1, #1
 80025ce:	481b      	ldr	r0, [pc, #108]	@ (800263c <WIFI_SendATCommand+0xb8>)
 80025d0:	f000 fef8 	bl	80033c4 <HAL_GPIO_WritePin>
 80025d4:	200a      	movs	r0, #10
 80025d6:	f000 fb23 	bl	8002c20 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 80025da:	bf00      	nop
 80025dc:	2102      	movs	r1, #2
 80025de:	4817      	ldr	r0, [pc, #92]	@ (800263c <WIFI_SendATCommand+0xb8>)
 80025e0:	f000 fed8 	bl	8003394 <HAL_GPIO_ReadPin>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d1f8      	bne.n	80025dc <WIFI_SendATCommand+0x58>

	WIFI_ENABLE_NSS();
 80025ea:	2200      	movs	r2, #0
 80025ec:	2101      	movs	r1, #1
 80025ee:	4813      	ldr	r0, [pc, #76]	@ (800263c <WIFI_SendATCommand+0xb8>)
 80025f0:	f000 fee8 	bl	80033c4 <HAL_GPIO_WritePin>
 80025f4:	200a      	movs	r0, #10
 80025f6:	f000 fb13 	bl	8002c20 <HAL_Delay>

	if(WIFI_SPI_Receive(hwifi, bRx, sizeRx) != WIFI_OK) Error_Handler();
 80025fa:	8b3b      	ldrh	r3, [r7, #24]
 80025fc:	461a      	mov	r2, r3
 80025fe:	6839      	ldr	r1, [r7, #0]
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f7ff feb1 	bl	8002368 <WIFI_SPI_Receive>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <WIFI_SendATCommand+0x8c>
 800260c:	f7fe fcfe 	bl	800100c <Error_Handler>

	if(WIFI_IS_CMDDATA_READY()) Error_Handler(); // If CMDDATA_READY is still high, then the buffer is too small for the data
 8002610:	2102      	movs	r1, #2
 8002612:	480a      	ldr	r0, [pc, #40]	@ (800263c <WIFI_SendATCommand+0xb8>)
 8002614:	f000 febe 	bl	8003394 <HAL_GPIO_ReadPin>
 8002618:	4603      	mov	r3, r0
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <WIFI_SendATCommand+0x9e>
 800261e:	f7fe fcf5 	bl	800100c <Error_Handler>

	WIFI_DISABLE_NSS();
 8002622:	2201      	movs	r2, #1
 8002624:	2101      	movs	r1, #1
 8002626:	4805      	ldr	r0, [pc, #20]	@ (800263c <WIFI_SendATCommand+0xb8>)
 8002628:	f000 fecc 	bl	80033c4 <HAL_GPIO_WritePin>
 800262c:	200a      	movs	r0, #10
 800262e:	f000 faf7 	bl	8002c20 <HAL_Delay>

	return WIFI_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	48001000 	.word	0x48001000

08002640 <WIFI_JoinNetwork>:
  * 		the Wifi handle.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_JoinNetwork(WIFI_HandleTypeDef* hwifi){
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af02      	add	r7, sp, #8
 8002646:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]

	// Set SSID
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 800264c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002650:	2100      	movs	r1, #0
 8002652:	488d      	ldr	r0, [pc, #564]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002654:	f007 fd9a 	bl	800a18c <memset>
	msgLength = sprintf(wifiTxBuffer, "C1=%s\r", hwifi->ssid);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	461a      	mov	r2, r3
 800265e:	498b      	ldr	r1, [pc, #556]	@ (800288c <WIFI_JoinNetwork+0x24c>)
 8002660:	4889      	ldr	r0, [pc, #548]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002662:	f007 fc9d 	bl	8009fa0 <siprintf>
 8002666:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	b29b      	uxth	r3, r3
 800266c:	3301      	adds	r3, #1
 800266e:	b29a      	uxth	r2, r3
 8002670:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	4b86      	ldr	r3, [pc, #536]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002678:	4983      	ldr	r1, [pc, #524]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff ff82 	bl	8002584 <WIFI_SendATCommand>

	// Set passphrase
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002680:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002684:	2100      	movs	r1, #0
 8002686:	4880      	ldr	r0, [pc, #512]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002688:	f007 fd80 	bl	800a18c <memset>
	msgLength = sprintf(wifiTxBuffer, "C2=%s\r", hwifi->passphrase);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	461a      	mov	r2, r3
 8002692:	4980      	ldr	r1, [pc, #512]	@ (8002894 <WIFI_JoinNetwork+0x254>)
 8002694:	487c      	ldr	r0, [pc, #496]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002696:	f007 fc83 	bl	8009fa0 <siprintf>
 800269a:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3301      	adds	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	4b79      	ldr	r3, [pc, #484]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 80026ac:	4976      	ldr	r1, [pc, #472]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ff68 	bl	8002584 <WIFI_SendATCommand>

	// Set security type
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80026b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b8:	2100      	movs	r1, #0
 80026ba:	4873      	ldr	r0, [pc, #460]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026bc:	f007 fd66 	bl	800a18c <memset>
	msgLength = sprintf(wifiTxBuffer, "C3=%d\r", hwifi->securityType);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7b1b      	ldrb	r3, [r3, #12]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4974      	ldr	r1, [pc, #464]	@ (8002898 <WIFI_JoinNetwork+0x258>)
 80026c8:	486f      	ldr	r0, [pc, #444]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026ca:	f007 fc69 	bl	8009fa0 <siprintf>
 80026ce:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	3301      	adds	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	4b6c      	ldr	r3, [pc, #432]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 80026e0:	4969      	ldr	r1, [pc, #420]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7ff ff4e 	bl	8002584 <WIFI_SendATCommand>

	// Set if IP is requested via DHCP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80026e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026ec:	2100      	movs	r1, #0
 80026ee:	4866      	ldr	r0, [pc, #408]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026f0:	f007 fd4c 	bl	800a18c <memset>
	msgLength = sprintf(wifiTxBuffer, "C4=%d\r", hwifi->DHCP);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	7b5b      	ldrb	r3, [r3, #13]
 80026f8:	461a      	mov	r2, r3
 80026fa:	4968      	ldr	r1, [pc, #416]	@ (800289c <WIFI_JoinNetwork+0x25c>)
 80026fc:	4862      	ldr	r0, [pc, #392]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80026fe:	f007 fc4f 	bl	8009fa0 <siprintf>
 8002702:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	b29b      	uxth	r3, r3
 8002708:	3301      	adds	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	4b5f      	ldr	r3, [pc, #380]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002714:	495c      	ldr	r1, [pc, #368]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ff34 	bl	8002584 <WIFI_SendATCommand>

	// If DHCP is not used, set the additionally needed configurations
	if(hwifi->DHCP != SET){
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7b5b      	ldrb	r3, [r3, #13]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d067      	beq.n	80027f4 <WIFI_JoinNetwork+0x1b4>

		// Set module's IP address
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002724:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002728:	2100      	movs	r1, #0
 800272a:	4857      	ldr	r0, [pc, #348]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 800272c:	f007 fd2e 	bl	800a18c <memset>
		msgLength = sprintf(wifiTxBuffer, "C6=%s\r", hwifi->ipAddress);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3314      	adds	r3, #20
 8002734:	461a      	mov	r2, r3
 8002736:	495a      	ldr	r1, [pc, #360]	@ (80028a0 <WIFI_JoinNetwork+0x260>)
 8002738:	4853      	ldr	r0, [pc, #332]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 800273a:	f007 fc31 	bl	8009fa0 <siprintf>
 800273e:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	b29b      	uxth	r3, r3
 8002744:	3301      	adds	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	4b50      	ldr	r3, [pc, #320]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002750:	494d      	ldr	r1, [pc, #308]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff ff16 	bl	8002584 <WIFI_SendATCommand>

		// Set module's network mask
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002758:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800275c:	2100      	movs	r1, #0
 800275e:	484a      	ldr	r0, [pc, #296]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002760:	f007 fd14 	bl	800a18c <memset>
		msgLength = sprintf(wifiTxBuffer, "C7=%s\r", hwifi->networkMask);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	3345      	adds	r3, #69	@ 0x45
 8002768:	461a      	mov	r2, r3
 800276a:	494e      	ldr	r1, [pc, #312]	@ (80028a4 <WIFI_JoinNetwork+0x264>)
 800276c:	4846      	ldr	r0, [pc, #280]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 800276e:	f007 fc17 	bl	8009fa0 <siprintf>
 8002772:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	b29b      	uxth	r3, r3
 8002778:	3301      	adds	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	4b43      	ldr	r3, [pc, #268]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002784:	4940      	ldr	r1, [pc, #256]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff fefc 	bl	8002584 <WIFI_SendATCommand>

		// Set module's default gateway
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 800278c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002790:	2100      	movs	r1, #0
 8002792:	483d      	ldr	r0, [pc, #244]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002794:	f007 fcfa 	bl	800a18c <memset>
		msgLength = sprintf(wifiTxBuffer, "C8=%s\r", hwifi->defaultGateway);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3356      	adds	r3, #86	@ 0x56
 800279c:	461a      	mov	r2, r3
 800279e:	4942      	ldr	r1, [pc, #264]	@ (80028a8 <WIFI_JoinNetwork+0x268>)
 80027a0:	4839      	ldr	r0, [pc, #228]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027a2:	f007 fbfd 	bl	8009fa0 <siprintf>
 80027a6:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	3301      	adds	r3, #1
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	4b36      	ldr	r3, [pc, #216]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 80027b8:	4933      	ldr	r1, [pc, #204]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff fee2 	bl	8002584 <WIFI_SendATCommand>

		// Set module's primary DNS server
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80027c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027c4:	2100      	movs	r1, #0
 80027c6:	4830      	ldr	r0, [pc, #192]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027c8:	f007 fce0 	bl	800a18c <memset>
		msgLength = sprintf(wifiTxBuffer, "C9=%s\r", hwifi->primaryDNSServer);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3367      	adds	r3, #103	@ 0x67
 80027d0:	461a      	mov	r2, r3
 80027d2:	4936      	ldr	r1, [pc, #216]	@ (80028ac <WIFI_JoinNetwork+0x26c>)
 80027d4:	482c      	ldr	r0, [pc, #176]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027d6:	f007 fbe3 	bl	8009fa0 <siprintf>
 80027da:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3301      	adds	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	4b29      	ldr	r3, [pc, #164]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 80027ec:	4926      	ldr	r1, [pc, #152]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff fec8 	bl	8002584 <WIFI_SendATCommand>

	}

	// Join the network
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80027f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027f8:	2100      	movs	r1, #0
 80027fa:	4823      	ldr	r0, [pc, #140]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 80027fc:	f007 fcc6 	bl	800a18c <memset>
	msgLength = sprintf(wifiTxBuffer, "C0\r");
 8002800:	492b      	ldr	r1, [pc, #172]	@ (80028b0 <WIFI_JoinNetwork+0x270>)
 8002802:	4821      	ldr	r0, [pc, #132]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 8002804:	f007 fbcc 	bl	8009fa0 <siprintf>
 8002808:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	b29b      	uxth	r3, r3
 800280e:	3301      	adds	r3, #1
 8002810:	b29a      	uxth	r2, r3
 8002812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 800281a:	491b      	ldr	r1, [pc, #108]	@ (8002888 <WIFI_JoinNetwork+0x248>)
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff feb1 	bl	8002584 <WIFI_SendATCommand>

	// If there was an error, call the error handler
	if(strstr(wifiRxBuffer, "ERROR") != NULL) Error_Handler();
 8002822:	4924      	ldr	r1, [pc, #144]	@ (80028b4 <WIFI_JoinNetwork+0x274>)
 8002824:	481a      	ldr	r0, [pc, #104]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002826:	f007 fcd5 	bl	800a1d4 <strstr>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <WIFI_JoinNetwork+0x1f4>
 8002830:	f7fe fbec 	bl	800100c <Error_Handler>

	// If the module's IP address was assigned by DHCP, then parse it
	// from the response and save it in the Wifi handle.
	if(hwifi->DHCP == SET){
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	7b5b      	ldrb	r3, [r3, #13]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d11f      	bne.n	800287c <WIFI_JoinNetwork+0x23c>
		// The IP address is between the first and second comma
		char* startPos = strstr(wifiRxBuffer, ",");
 800283c:	212c      	movs	r1, #44	@ 0x2c
 800283e:	4814      	ldr	r0, [pc, #80]	@ (8002890 <WIFI_JoinNetwork+0x250>)
 8002840:	f007 fcbb 	bl	800a1ba <strchr>
 8002844:	6138      	str	r0, [r7, #16]
		char* endPos = strstr(startPos+1, ",");
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	3301      	adds	r3, #1
 800284a:	212c      	movs	r1, #44	@ 0x2c
 800284c:	4618      	mov	r0, r3
 800284e:	f007 fcb4 	bl	800a1ba <strchr>
 8002852:	60f8      	str	r0, [r7, #12]

		// Check whether the commas have been found
		if(startPos == NULL || endPos == NULL) Error_Handler();
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d002      	beq.n	8002860 <WIFI_JoinNetwork+0x220>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <WIFI_JoinNetwork+0x224>
 8002860:	f7fe fbd4 	bl	800100c <Error_Handler>

		// Copy the IP address from the response buffer into the Wifi handle
		// For n set IP_length+1, because the ending char \0 must be considered
		snprintf(hwifi->ipAddress, endPos - startPos, startPos+1);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f103 0014 	add.w	r0, r3, #20
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	4619      	mov	r1, r3
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	3301      	adds	r3, #1
 8002876:	461a      	mov	r2, r3
 8002878:	f007 fb5c 	bl	8009f34 <sniprintf>
	}

	return WIFI_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000530 	.word	0x20000530
 800288c:	0800b370 	.word	0x0800b370
 8002890:	20000930 	.word	0x20000930
 8002894:	0800b378 	.word	0x0800b378
 8002898:	0800b380 	.word	0x0800b380
 800289c:	0800b388 	.word	0x0800b388
 80028a0:	0800b390 	.word	0x0800b390
 80028a4:	0800b398 	.word	0x0800b398
 80028a8:	0800b3a0 	.word	0x0800b3a0
 80028ac:	0800b3a8 	.word	0x0800b3a8
 80028b0:	0800b3b0 	.word	0x0800b3b0
 80028b4:	0800b350 	.word	0x0800b350

080028b8 <trimstr>:
  * @param  strSize: C string size
  * @param  size: Character to trim
  * @retval None
  */

void trimstr(char* str, uint32_t strSize, char c){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	@ 0x28
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	4613      	mov	r3, r2
 80028c4:	71fb      	strb	r3, [r7, #7]

	uint32_t trimPos = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t endPos = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]

	// Find end of string a.k.a. first occurrence of '\0'
	for(uint32_t i = 0; i < strSize; i++){
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
 80028d2:	e00c      	b.n	80028ee <trimstr+0x36>
		if( str[i] != '\0' ) continue;
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d102      	bne.n	80028e6 <trimstr+0x2e>
		else{
			endPos = i;
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	623b      	str	r3, [r7, #32]
			break;
 80028e4:	e007      	b.n	80028f6 <trimstr+0x3e>
		if( str[i] != '\0' ) continue;
 80028e6:	bf00      	nop
	for(uint32_t i = 0; i < strSize; i++){
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	3301      	adds	r3, #1
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d3ee      	bcc.n	80028d4 <trimstr+0x1c>

	/**
	 * If c is at the end of the string, replace it with '\0'.
	 * Repeat until a char emerges that is not c.
	 */
	for(uint32_t i = endPos -1; i > 0; i--){
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	3b01      	subs	r3, #1
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	e010      	b.n	8002920 <trimstr+0x68>
		if( str[i] == c ){
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	4413      	add	r3, r2
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	79fa      	ldrb	r2, [r7, #7]
 8002908:	429a      	cmp	r2, r3
 800290a:	d10d      	bne.n	8002928 <trimstr+0x70>
			str[i] = '\0';
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4413      	add	r3, r2
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
			endPos = i;
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	623b      	str	r3, [r7, #32]
	for(uint32_t i = endPos -1; i > 0; i--){
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	3b01      	subs	r3, #1
 800291e:	61bb      	str	r3, [r7, #24]
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1eb      	bne.n	80028fe <trimstr+0x46>
 8002926:	e000      	b.n	800292a <trimstr+0x72>
		}
		else break;
 8002928:	bf00      	nop
	}

	// Find the position of the first char in the string that is not c.
	for(uint32_t i = 0; i < strSize; i++){
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	e00c      	b.n	800294a <trimstr+0x92>
		if(str[i] == c){
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	4413      	add	r3, r2
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	79fa      	ldrb	r2, [r7, #7]
 800293a:	429a      	cmp	r2, r3
 800293c:	d10a      	bne.n	8002954 <trimstr+0x9c>
			trimPos = i + 1;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	3301      	adds	r3, #1
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < strSize; i++){
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	3301      	adds	r3, #1
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	429a      	cmp	r2, r3
 8002950:	d3ee      	bcc.n	8002930 <trimstr+0x78>
 8002952:	e000      	b.n	8002956 <trimstr+0x9e>
		}else break;
 8002954:	bf00      	nop
	}
	// Trim leading c
	snprintf( str, endPos + 1 - trimPos, &str[trimPos] );
 8002956:	6a3a      	ldr	r2, [r7, #32]
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	1c59      	adds	r1, r3, #1
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002962:	4413      	add	r3, r2
 8002964:	461a      	mov	r2, r3
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f007 fae4 	bl	8009f34 <sniprintf>
}
 800296c:	bf00      	nop
 800296e:	3728      	adds	r7, #40	@ 0x28
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <Reset_Handler>:
 8002974:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029ac <LoopForever+0x2>
 8002978:	f7ff fce4 	bl	8002344 <SystemInit>
 800297c:	480c      	ldr	r0, [pc, #48]	@ (80029b0 <LoopForever+0x6>)
 800297e:	490d      	ldr	r1, [pc, #52]	@ (80029b4 <LoopForever+0xa>)
 8002980:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <LoopForever+0xe>)
 8002982:	2300      	movs	r3, #0
 8002984:	e002      	b.n	800298c <LoopCopyDataInit>

08002986 <CopyDataInit>:
 8002986:	58d4      	ldr	r4, [r2, r3]
 8002988:	50c4      	str	r4, [r0, r3]
 800298a:	3304      	adds	r3, #4

0800298c <LoopCopyDataInit>:
 800298c:	18c4      	adds	r4, r0, r3
 800298e:	428c      	cmp	r4, r1
 8002990:	d3f9      	bcc.n	8002986 <CopyDataInit>
 8002992:	4a0a      	ldr	r2, [pc, #40]	@ (80029bc <LoopForever+0x12>)
 8002994:	4c0a      	ldr	r4, [pc, #40]	@ (80029c0 <LoopForever+0x16>)
 8002996:	2300      	movs	r3, #0
 8002998:	e001      	b.n	800299e <LoopFillZerobss>

0800299a <FillZerobss>:
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	3204      	adds	r2, #4

0800299e <LoopFillZerobss>:
 800299e:	42a2      	cmp	r2, r4
 80029a0:	d3fb      	bcc.n	800299a <FillZerobss>
 80029a2:	f007 fc33 	bl	800a20c <__libc_init_array>
 80029a6:	f7fd feb9 	bl	800071c <main>

080029aa <LoopForever>:
 80029aa:	e7fe      	b.n	80029aa <LoopForever>
 80029ac:	200a0000 	.word	0x200a0000
 80029b0:	20000000 	.word	0x20000000
 80029b4:	20000094 	.word	0x20000094
 80029b8:	0800b4c8 	.word	0x0800b4c8
 80029bc:	20000094 	.word	0x20000094
 80029c0:	20000e80 	.word	0x20000e80

080029c4 <ADC1_IRQHandler>:
 80029c4:	e7fe      	b.n	80029c4 <ADC1_IRQHandler>

080029c6 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b084      	sub	sp, #16
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4603      	mov	r3, r0
 80029ce:	6039      	str	r1, [r7, #0]
 80029d0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80029d2:	88fb      	ldrh	r3, [r7, #6]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2120      	movs	r1, #32
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe fcef 	bl	80013bc <SENSOR_IO_Read>
 80029de:	4603      	mov	r3, r0
 80029e0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
 80029e4:	f023 0304 	bic.w	r3, r3, #4
 80029e8:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	f043 0304 	orr.w	r3, r3, #4
 80029f0:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
 80029f4:	f023 0303 	bic.w	r3, r3, #3
 80029f8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
 8002a04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a08:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002a0a:	88fb      	ldrh	r3, [r7, #6]
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	7bfa      	ldrb	r2, [r7, #15]
 8002a10:	2120      	movs	r1, #32
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fcb8 	bl	8001388 <SENSOR_IO_Write>
}
 8002a18:	bf00      	nop
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002a2a:	88fb      	ldrh	r3, [r7, #6]
 8002a2c:	b2d8      	uxtb	r0, r3
 8002a2e:	f107 0208 	add.w	r2, r7, #8
 8002a32:	2302      	movs	r3, #2
 8002a34:	21b2      	movs	r1, #178	@ 0xb2
 8002a36:	f7fe fcdf 	bl	80013f8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002a3a:	88fb      	ldrh	r3, [r7, #6]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2135      	movs	r1, #53	@ 0x35
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe fcbb 	bl	80013bc <SENSOR_IO_Read>
 8002a46:	4603      	mov	r3, r0
 8002a48:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002a4a:	7ffb      	ldrb	r3, [r7, #31]
 8002a4c:	b21b      	sxth	r3, r3
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	b21b      	sxth	r3, r3
 8002a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a56:	b21a      	sxth	r2, r3
 8002a58:	7a3b      	ldrb	r3, [r7, #8]
 8002a5a:	b21b      	sxth	r3, r3
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002a60:	7ffb      	ldrb	r3, [r7, #31]
 8002a62:	b21b      	sxth	r3, r3
 8002a64:	019b      	lsls	r3, r3, #6
 8002a66:	b21b      	sxth	r3, r3
 8002a68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a6c:	b21a      	sxth	r2, r3
 8002a6e:	7a7b      	ldrb	r3, [r7, #9]
 8002a70:	b21b      	sxth	r3, r3
 8002a72:	4313      	orrs	r3, r2
 8002a74:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002a76:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002a7a:	10db      	asrs	r3, r3, #3
 8002a7c:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002a7e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002a82:	10db      	asrs	r3, r3, #3
 8002a84:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	b2d8      	uxtb	r0, r3
 8002a8a:	f107 0208 	add.w	r2, r7, #8
 8002a8e:	2304      	movs	r3, #4
 8002a90:	21bc      	movs	r1, #188	@ 0xbc
 8002a92:	f7fe fcb1 	bl	80013f8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002a96:	7a7b      	ldrb	r3, [r7, #9]
 8002a98:	b21b      	sxth	r3, r3
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	b21a      	sxth	r2, r3
 8002a9e:	7a3b      	ldrb	r3, [r7, #8]
 8002aa0:	b21b      	sxth	r3, r3
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002aa6:	7afb      	ldrb	r3, [r7, #11]
 8002aa8:	b21b      	sxth	r3, r3
 8002aaa:	021b      	lsls	r3, r3, #8
 8002aac:	b21a      	sxth	r2, r3
 8002aae:	7abb      	ldrb	r3, [r7, #10]
 8002ab0:	b21b      	sxth	r3, r3
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002ab6:	88fb      	ldrh	r3, [r7, #6]
 8002ab8:	b2d8      	uxtb	r0, r3
 8002aba:	f107 0208 	add.w	r2, r7, #8
 8002abe:	2302      	movs	r3, #2
 8002ac0:	21aa      	movs	r1, #170	@ 0xaa
 8002ac2:	f7fe fc99 	bl	80013f8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002ac6:	7a7b      	ldrb	r3, [r7, #9]
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	b21a      	sxth	r2, r3
 8002ace:	7a3b      	ldrb	r3, [r7, #8]
 8002ad0:	b21b      	sxth	r3, r3
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002ad6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002ada:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	ee07 3a90 	vmov	s15, r3
 8002ae4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ae8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002aec:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	ee07 3a90 	vmov	s15, r3
 8002af6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002afa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002afe:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002b02:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	ee07 3a90 	vmov	s15, r3
 8002b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b14:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002b18:	ee07 3a90 	vmov	s15, r3
 8002b1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b24:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	ee07 3a90 	vmov	s15, r3
}
 8002b2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b32:	3720      	adds	r7, #32
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b42:	2003      	movs	r0, #3
 8002b44:	f000 f960 	bl	8002e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b48:	2000      	movs	r0, #0
 8002b4a:	f000 f80d 	bl	8002b68 <HAL_InitTick>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	71fb      	strb	r3, [r7, #7]
 8002b58:	e001      	b.n	8002b5e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b5a:	f7ff f8d1 	bl	8001d00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002b74:	4b17      	ldr	r3, [pc, #92]	@ (8002bd4 <HAL_InitTick+0x6c>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d023      	beq.n	8002bc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b7c:	4b16      	ldr	r3, [pc, #88]	@ (8002bd8 <HAL_InitTick+0x70>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b14      	ldr	r3, [pc, #80]	@ (8002bd4 <HAL_InitTick+0x6c>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f96d 	bl	8002e72 <HAL_SYSTICK_Config>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10f      	bne.n	8002bbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b0f      	cmp	r3, #15
 8002ba2:	d809      	bhi.n	8002bb8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bac:	f000 f937 	bl	8002e1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bdc <HAL_InitTick+0x74>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	e007      	b.n	8002bc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	73fb      	strb	r3, [r7, #15]
 8002bbc:	e004      	b.n	8002bc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
 8002bc2:	e001      	b.n	8002bc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000034 	.word	0x20000034
 8002bd8:	2000001c 	.word	0x2000001c
 8002bdc:	20000030 	.word	0x20000030

08002be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002be4:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <HAL_IncTick+0x20>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	461a      	mov	r2, r3
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_IncTick+0x24>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4413      	add	r3, r2
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <HAL_IncTick+0x24>)
 8002bf2:	6013      	str	r3, [r2, #0]
}
 8002bf4:	bf00      	nop
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000034 	.word	0x20000034
 8002c04:	20000d30 	.word	0x20000d30

08002c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c0c:	4b03      	ldr	r3, [pc, #12]	@ (8002c1c <HAL_GetTick+0x14>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	20000d30 	.word	0x20000d30

08002c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c28:	f7ff ffee 	bl	8002c08 <HAL_GetTick>
 8002c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c38:	d005      	beq.n	8002c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c64 <HAL_Delay+0x44>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4413      	add	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c46:	bf00      	nop
 8002c48:	f7ff ffde 	bl	8002c08 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d8f7      	bhi.n	8002c48 <HAL_Delay+0x28>
  {
  }
}
 8002c58:	bf00      	nop
 8002c5a:	bf00      	nop
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000034 	.word	0x20000034

08002c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c78:	4b0c      	ldr	r3, [pc, #48]	@ (8002cac <__NVIC_SetPriorityGrouping+0x44>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c84:	4013      	ands	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c9a:	4a04      	ldr	r2, [pc, #16]	@ (8002cac <__NVIC_SetPriorityGrouping+0x44>)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	60d3      	str	r3, [r2, #12]
}
 8002ca0:	bf00      	nop
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	e000ed00 	.word	0xe000ed00

08002cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb4:	4b04      	ldr	r3, [pc, #16]	@ (8002cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	0a1b      	lsrs	r3, r3, #8
 8002cba:	f003 0307 	and.w	r3, r3, #7
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000ed00 	.word	0xe000ed00

08002ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	db0b      	blt.n	8002cf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	f003 021f 	and.w	r2, r3, #31
 8002ce4:	4907      	ldr	r1, [pc, #28]	@ (8002d04 <__NVIC_EnableIRQ+0x38>)
 8002ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cea:	095b      	lsrs	r3, r3, #5
 8002cec:	2001      	movs	r0, #1
 8002cee:	fa00 f202 	lsl.w	r2, r0, r2
 8002cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	e000e100 	.word	0xe000e100

08002d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	db0a      	blt.n	8002d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	490c      	ldr	r1, [pc, #48]	@ (8002d54 <__NVIC_SetPriority+0x4c>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	0112      	lsls	r2, r2, #4
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d30:	e00a      	b.n	8002d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4908      	ldr	r1, [pc, #32]	@ (8002d58 <__NVIC_SetPriority+0x50>)
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	3b04      	subs	r3, #4
 8002d40:	0112      	lsls	r2, r2, #4
 8002d42:	b2d2      	uxtb	r2, r2
 8002d44:	440b      	add	r3, r1
 8002d46:	761a      	strb	r2, [r3, #24]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	e000e100 	.word	0xe000e100
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b089      	sub	sp, #36	@ 0x24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f1c3 0307 	rsb	r3, r3, #7
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	bf28      	it	cs
 8002d7a:	2304      	movcs	r3, #4
 8002d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3304      	adds	r3, #4
 8002d82:	2b06      	cmp	r3, #6
 8002d84:	d902      	bls.n	8002d8c <NVIC_EncodePriority+0x30>
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3b03      	subs	r3, #3
 8002d8a:	e000      	b.n	8002d8e <NVIC_EncodePriority+0x32>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43da      	mvns	r2, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	401a      	ands	r2, r3
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	43d9      	mvns	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	4313      	orrs	r3, r2
         );
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3724      	adds	r7, #36	@ 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
	...

08002dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd4:	d301      	bcc.n	8002dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e00f      	b.n	8002dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dda:	4a0a      	ldr	r2, [pc, #40]	@ (8002e04 <SysTick_Config+0x40>)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3b01      	subs	r3, #1
 8002de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002de2:	210f      	movs	r1, #15
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002de8:	f7ff ff8e 	bl	8002d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dec:	4b05      	ldr	r3, [pc, #20]	@ (8002e04 <SysTick_Config+0x40>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002df2:	4b04      	ldr	r3, [pc, #16]	@ (8002e04 <SysTick_Config+0x40>)
 8002df4:	2207      	movs	r2, #7
 8002df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	e000e010 	.word	0xe000e010

08002e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7ff ff29 	bl	8002c68 <__NVIC_SetPriorityGrouping>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b086      	sub	sp, #24
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	4603      	mov	r3, r0
 8002e26:	60b9      	str	r1, [r7, #8]
 8002e28:	607a      	str	r2, [r7, #4]
 8002e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e30:	f7ff ff3e 	bl	8002cb0 <__NVIC_GetPriorityGrouping>
 8002e34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	68b9      	ldr	r1, [r7, #8]
 8002e3a:	6978      	ldr	r0, [r7, #20]
 8002e3c:	f7ff ff8e 	bl	8002d5c <NVIC_EncodePriority>
 8002e40:	4602      	mov	r2, r0
 8002e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e46:	4611      	mov	r1, r2
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff ff5d 	bl	8002d08 <__NVIC_SetPriority>
}
 8002e4e:	bf00      	nop
 8002e50:	3718      	adds	r7, #24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b082      	sub	sp, #8
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff31 	bl	8002ccc <__NVIC_EnableIRQ>
}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b082      	sub	sp, #8
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7ff ffa2 	bl	8002dc4 <SysTick_Config>
 8002e80:	4603      	mov	r3, r0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e9a:	e166      	b.n	800316a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 8158 	beq.w	8003164 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f003 0303 	and.w	r3, r3, #3
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d005      	beq.n	8002ecc <HAL_GPIO_Init+0x40>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 0303 	and.w	r3, r3, #3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d130      	bne.n	8002f2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f02:	2201      	movs	r2, #1
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	f003 0201 	and.w	r2, r3, #1
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d017      	beq.n	8002f6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	2203      	movs	r2, #3
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d123      	bne.n	8002fbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	08da      	lsrs	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3208      	adds	r2, #8
 8002f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	220f      	movs	r2, #15
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43db      	mvns	r3, r3
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4013      	ands	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	08da      	lsrs	r2, r3, #3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3208      	adds	r2, #8
 8002fb8:	6939      	ldr	r1, [r7, #16]
 8002fba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	2203      	movs	r2, #3
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0203 	and.w	r2, r3, #3
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 80b2 	beq.w	8003164 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003000:	4b61      	ldr	r3, [pc, #388]	@ (8003188 <HAL_GPIO_Init+0x2fc>)
 8003002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003004:	4a60      	ldr	r2, [pc, #384]	@ (8003188 <HAL_GPIO_Init+0x2fc>)
 8003006:	f043 0301 	orr.w	r3, r3, #1
 800300a:	6613      	str	r3, [r2, #96]	@ 0x60
 800300c:	4b5e      	ldr	r3, [pc, #376]	@ (8003188 <HAL_GPIO_Init+0x2fc>)
 800300e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003018:	4a5c      	ldr	r2, [pc, #368]	@ (800318c <HAL_GPIO_Init+0x300>)
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	089b      	lsrs	r3, r3, #2
 800301e:	3302      	adds	r3, #2
 8003020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f003 0303 	and.w	r3, r3, #3
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	220f      	movs	r2, #15
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4013      	ands	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003042:	d02b      	beq.n	800309c <HAL_GPIO_Init+0x210>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a52      	ldr	r2, [pc, #328]	@ (8003190 <HAL_GPIO_Init+0x304>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d025      	beq.n	8003098 <HAL_GPIO_Init+0x20c>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a51      	ldr	r2, [pc, #324]	@ (8003194 <HAL_GPIO_Init+0x308>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d01f      	beq.n	8003094 <HAL_GPIO_Init+0x208>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a50      	ldr	r2, [pc, #320]	@ (8003198 <HAL_GPIO_Init+0x30c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d019      	beq.n	8003090 <HAL_GPIO_Init+0x204>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a4f      	ldr	r2, [pc, #316]	@ (800319c <HAL_GPIO_Init+0x310>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d013      	beq.n	800308c <HAL_GPIO_Init+0x200>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a4e      	ldr	r2, [pc, #312]	@ (80031a0 <HAL_GPIO_Init+0x314>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d00d      	beq.n	8003088 <HAL_GPIO_Init+0x1fc>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a4d      	ldr	r2, [pc, #308]	@ (80031a4 <HAL_GPIO_Init+0x318>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d007      	beq.n	8003084 <HAL_GPIO_Init+0x1f8>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a4c      	ldr	r2, [pc, #304]	@ (80031a8 <HAL_GPIO_Init+0x31c>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d101      	bne.n	8003080 <HAL_GPIO_Init+0x1f4>
 800307c:	2307      	movs	r3, #7
 800307e:	e00e      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003080:	2308      	movs	r3, #8
 8003082:	e00c      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003084:	2306      	movs	r3, #6
 8003086:	e00a      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003088:	2305      	movs	r3, #5
 800308a:	e008      	b.n	800309e <HAL_GPIO_Init+0x212>
 800308c:	2304      	movs	r3, #4
 800308e:	e006      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003090:	2303      	movs	r3, #3
 8003092:	e004      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003094:	2302      	movs	r3, #2
 8003096:	e002      	b.n	800309e <HAL_GPIO_Init+0x212>
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <HAL_GPIO_Init+0x212>
 800309c:	2300      	movs	r3, #0
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	f002 0203 	and.w	r2, r2, #3
 80030a4:	0092      	lsls	r2, r2, #2
 80030a6:	4093      	lsls	r3, r2
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030ae:	4937      	ldr	r1, [pc, #220]	@ (800318c <HAL_GPIO_Init+0x300>)
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	3302      	adds	r3, #2
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030bc:	4b3b      	ldr	r3, [pc, #236]	@ (80031ac <HAL_GPIO_Init+0x320>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4013      	ands	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030e0:	4a32      	ldr	r2, [pc, #200]	@ (80031ac <HAL_GPIO_Init+0x320>)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030e6:	4b31      	ldr	r3, [pc, #196]	@ (80031ac <HAL_GPIO_Init+0x320>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	43db      	mvns	r3, r3
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	4013      	ands	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800310a:	4a28      	ldr	r2, [pc, #160]	@ (80031ac <HAL_GPIO_Init+0x320>)
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003110:	4b26      	ldr	r3, [pc, #152]	@ (80031ac <HAL_GPIO_Init+0x320>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	43db      	mvns	r3, r3
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	4013      	ands	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003134:	4a1d      	ldr	r2, [pc, #116]	@ (80031ac <HAL_GPIO_Init+0x320>)
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800313a:	4b1c      	ldr	r3, [pc, #112]	@ (80031ac <HAL_GPIO_Init+0x320>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	43db      	mvns	r3, r3
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800315e:	4a13      	ldr	r2, [pc, #76]	@ (80031ac <HAL_GPIO_Init+0x320>)
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	3301      	adds	r3, #1
 8003168:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	fa22 f303 	lsr.w	r3, r2, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	f47f ae91 	bne.w	8002e9c <HAL_GPIO_Init+0x10>
  }
}
 800317a:	bf00      	nop
 800317c:	bf00      	nop
 800317e:	371c      	adds	r7, #28
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40021000 	.word	0x40021000
 800318c:	40010000 	.word	0x40010000
 8003190:	48000400 	.word	0x48000400
 8003194:	48000800 	.word	0x48000800
 8003198:	48000c00 	.word	0x48000c00
 800319c:	48001000 	.word	0x48001000
 80031a0:	48001400 	.word	0x48001400
 80031a4:	48001800 	.word	0x48001800
 80031a8:	48001c00 	.word	0x48001c00
 80031ac:	40010400 	.word	0x40010400

080031b0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b087      	sub	sp, #28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80031be:	e0c9      	b.n	8003354 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80031c0:	2201      	movs	r2, #1
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 80bc 	beq.w	800334e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80031d6:	4a66      	ldr	r2, [pc, #408]	@ (8003370 <HAL_GPIO_DeInit+0x1c0>)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	089b      	lsrs	r3, r3, #2
 80031dc:	3302      	adds	r3, #2
 80031de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031e2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	220f      	movs	r2, #15
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4013      	ands	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80031fe:	d02b      	beq.n	8003258 <HAL_GPIO_DeInit+0xa8>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a5c      	ldr	r2, [pc, #368]	@ (8003374 <HAL_GPIO_DeInit+0x1c4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d025      	beq.n	8003254 <HAL_GPIO_DeInit+0xa4>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a5b      	ldr	r2, [pc, #364]	@ (8003378 <HAL_GPIO_DeInit+0x1c8>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d01f      	beq.n	8003250 <HAL_GPIO_DeInit+0xa0>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a5a      	ldr	r2, [pc, #360]	@ (800337c <HAL_GPIO_DeInit+0x1cc>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d019      	beq.n	800324c <HAL_GPIO_DeInit+0x9c>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a59      	ldr	r2, [pc, #356]	@ (8003380 <HAL_GPIO_DeInit+0x1d0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d013      	beq.n	8003248 <HAL_GPIO_DeInit+0x98>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a58      	ldr	r2, [pc, #352]	@ (8003384 <HAL_GPIO_DeInit+0x1d4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d00d      	beq.n	8003244 <HAL_GPIO_DeInit+0x94>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a57      	ldr	r2, [pc, #348]	@ (8003388 <HAL_GPIO_DeInit+0x1d8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d007      	beq.n	8003240 <HAL_GPIO_DeInit+0x90>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a56      	ldr	r2, [pc, #344]	@ (800338c <HAL_GPIO_DeInit+0x1dc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d101      	bne.n	800323c <HAL_GPIO_DeInit+0x8c>
 8003238:	2307      	movs	r3, #7
 800323a:	e00e      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 800323c:	2308      	movs	r3, #8
 800323e:	e00c      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003240:	2306      	movs	r3, #6
 8003242:	e00a      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003244:	2305      	movs	r3, #5
 8003246:	e008      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003248:	2304      	movs	r3, #4
 800324a:	e006      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 800324c:	2303      	movs	r3, #3
 800324e:	e004      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003250:	2302      	movs	r3, #2
 8003252:	e002      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003254:	2301      	movs	r3, #1
 8003256:	e000      	b.n	800325a <HAL_GPIO_DeInit+0xaa>
 8003258:	2300      	movs	r3, #0
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	f002 0203 	and.w	r2, r2, #3
 8003260:	0092      	lsls	r2, r2, #2
 8003262:	4093      	lsls	r3, r2
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	429a      	cmp	r2, r3
 8003268:	d132      	bne.n	80032d0 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800326a:	4b49      	ldr	r3, [pc, #292]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	43db      	mvns	r3, r3
 8003272:	4947      	ldr	r1, [pc, #284]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 8003274:	4013      	ands	r3, r2
 8003276:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003278:	4b45      	ldr	r3, [pc, #276]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	43db      	mvns	r3, r3
 8003280:	4943      	ldr	r1, [pc, #268]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 8003282:	4013      	ands	r3, r2
 8003284:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003286:	4b42      	ldr	r3, [pc, #264]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 8003288:	68da      	ldr	r2, [r3, #12]
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	43db      	mvns	r3, r3
 800328e:	4940      	ldr	r1, [pc, #256]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 8003290:	4013      	ands	r3, r2
 8003292:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003294:	4b3e      	ldr	r3, [pc, #248]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	43db      	mvns	r3, r3
 800329c:	493c      	ldr	r1, [pc, #240]	@ (8003390 <HAL_GPIO_DeInit+0x1e0>)
 800329e:	4013      	ands	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	220f      	movs	r2, #15
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80032b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003370 <HAL_GPIO_DeInit+0x1c0>)
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	089b      	lsrs	r3, r3, #2
 80032b8:	3302      	adds	r3, #2
 80032ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43da      	mvns	r2, r3
 80032c2:	482b      	ldr	r0, [pc, #172]	@ (8003370 <HAL_GPIO_DeInit+0x1c0>)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	089b      	lsrs	r3, r3, #2
 80032c8:	400a      	ands	r2, r1
 80032ca:	3302      	adds	r3, #2
 80032cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	2103      	movs	r1, #3
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	08da      	lsrs	r2, r3, #3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3208      	adds	r2, #8
 80032ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	220f      	movs	r2, #15
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	08d2      	lsrs	r2, r2, #3
 8003304:	4019      	ands	r1, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	3208      	adds	r2, #8
 800330a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	2103      	movs	r1, #3
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	401a      	ands	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	2101      	movs	r1, #1
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	fa01 f303 	lsl.w	r3, r1, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	401a      	ands	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	2103      	movs	r1, #3
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	401a      	ands	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	3301      	adds	r3, #1
 8003352:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	fa22 f303 	lsr.w	r3, r2, r3
 800335c:	2b00      	cmp	r3, #0
 800335e:	f47f af2f 	bne.w	80031c0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003362:	bf00      	nop
 8003364:	bf00      	nop
 8003366:	371c      	adds	r7, #28
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	40010000 	.word	0x40010000
 8003374:	48000400 	.word	0x48000400
 8003378:	48000800 	.word	0x48000800
 800337c:	48000c00 	.word	0x48000c00
 8003380:	48001000 	.word	0x48001000
 8003384:	48001400 	.word	0x48001400
 8003388:	48001800 	.word	0x48001800
 800338c:	48001c00 	.word	0x48001c00
 8003390:	40010400 	.word	0x40010400

08003394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	887b      	ldrh	r3, [r7, #2]
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d002      	beq.n	80033b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033ac:	2301      	movs	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]
 80033b0:	e001      	b.n	80033b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033b2:	2300      	movs	r3, #0
 80033b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	807b      	strh	r3, [r7, #2]
 80033d0:	4613      	mov	r3, r2
 80033d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033d4:	787b      	ldrb	r3, [r7, #1]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033da:	887a      	ldrh	r2, [r7, #2]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033e0:	e002      	b.n	80033e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033e2:	887a      	ldrh	r2, [r7, #2]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033fe:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	4013      	ands	r3, r2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d006      	beq.n	8003418 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800340a:	4a05      	ldr	r2, [pc, #20]	@ (8003420 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800340c:	88fb      	ldrh	r3, [r7, #6]
 800340e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f806 	bl	8003424 <HAL_GPIO_EXTI_Callback>
  }
}
 8003418:	bf00      	nop
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40010400 	.word	0x40010400

08003424 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e08d      	b.n	8003568 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d106      	bne.n	8003466 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7fe fc71 	bl	8001d48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2224      	movs	r2, #36	@ 0x24
 800346a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0201 	bic.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800348a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800349a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d107      	bne.n	80034b4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034b0:	609a      	str	r2, [r3, #8]
 80034b2:	e006      	b.n	80034c2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80034c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d108      	bne.n	80034dc <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	e007      	b.n	80034ec <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ea:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034fe:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800350e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69d9      	ldr	r1, [r3, #28]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1a      	ldr	r2, [r3, #32]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0201 	orr.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e021      	b.n	80035c6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2224      	movs	r2, #36	@ 0x24
 8003586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0201 	bic.w	r2, r2, #1
 8003598:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fe fc32 	bl	8001e04 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
	...

080035d0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	4608      	mov	r0, r1
 80035da:	4611      	mov	r1, r2
 80035dc:	461a      	mov	r2, r3
 80035de:	4603      	mov	r3, r0
 80035e0:	817b      	strh	r3, [r7, #10]
 80035e2:	460b      	mov	r3, r1
 80035e4:	813b      	strh	r3, [r7, #8]
 80035e6:	4613      	mov	r3, r2
 80035e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b20      	cmp	r3, #32
 80035f4:	f040 80f9 	bne.w	80037ea <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f8:	6a3b      	ldr	r3, [r7, #32]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <HAL_I2C_Mem_Write+0x34>
 80035fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800360a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0ed      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_I2C_Mem_Write+0x4e>
 800361a:	2302      	movs	r3, #2
 800361c:	e0e6      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003626:	f7ff faef 	bl	8002c08 <HAL_GetTick>
 800362a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2319      	movs	r3, #25
 8003632:	2201      	movs	r2, #1
 8003634:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 fac3 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e0d1      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2221      	movs	r2, #33	@ 0x21
 800364c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2240      	movs	r2, #64	@ 0x40
 8003654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a3a      	ldr	r2, [r7, #32]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003668:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003670:	88f8      	ldrh	r0, [r7, #6]
 8003672:	893a      	ldrh	r2, [r7, #8]
 8003674:	8979      	ldrh	r1, [r7, #10]
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	9301      	str	r3, [sp, #4]
 800367a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	4603      	mov	r3, r0
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 f9d3 	bl	8003a2c <I2C_RequestMemoryWrite>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d005      	beq.n	8003698 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0a9      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	2bff      	cmp	r3, #255	@ 0xff
 80036a0:	d90e      	bls.n	80036c0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	22ff      	movs	r2, #255	@ 0xff
 80036a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	8979      	ldrh	r1, [r7, #10]
 80036b0:	2300      	movs	r3, #0
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fc47 	bl	8003f4c <I2C_TransferConfig>
 80036be:	e00f      	b.n	80036e0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	8979      	ldrh	r1, [r7, #10]
 80036d2:	2300      	movs	r3, #0
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 fc36 	bl	8003f4c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 fac6 	bl	8003c76 <I2C_WaitOnTXISFlagUntilTimeout>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e07b      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	781a      	ldrb	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d034      	beq.n	8003798 <HAL_I2C_Mem_Write+0x1c8>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003732:	2b00      	cmp	r3, #0
 8003734:	d130      	bne.n	8003798 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373c:	2200      	movs	r2, #0
 800373e:	2180      	movs	r1, #128	@ 0x80
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 fa3f 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e04d      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	2bff      	cmp	r3, #255	@ 0xff
 8003758:	d90e      	bls.n	8003778 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	22ff      	movs	r2, #255	@ 0xff
 800375e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003764:	b2da      	uxtb	r2, r3
 8003766:	8979      	ldrh	r1, [r7, #10]
 8003768:	2300      	movs	r3, #0
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fbeb 	bl	8003f4c <I2C_TransferConfig>
 8003776:	e00f      	b.n	8003798 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003786:	b2da      	uxtb	r2, r3
 8003788:	8979      	ldrh	r1, [r7, #10]
 800378a:	2300      	movs	r3, #0
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fbda 	bl	8003f4c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379c:	b29b      	uxth	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d19e      	bne.n	80036e0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 faac 	bl	8003d04 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e01a      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2220      	movs	r2, #32
 80037bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6859      	ldr	r1, [r3, #4]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_I2C_Mem_Write+0x224>)
 80037ca:	400b      	ands	r3, r1
 80037cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037e6:	2300      	movs	r3, #0
 80037e8:	e000      	b.n	80037ec <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80037ea:	2302      	movs	r3, #2
  }
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	fe00e800 	.word	0xfe00e800

080037f8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	4608      	mov	r0, r1
 8003802:	4611      	mov	r1, r2
 8003804:	461a      	mov	r2, r3
 8003806:	4603      	mov	r3, r0
 8003808:	817b      	strh	r3, [r7, #10]
 800380a:	460b      	mov	r3, r1
 800380c:	813b      	strh	r3, [r7, #8]
 800380e:	4613      	mov	r3, r2
 8003810:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b20      	cmp	r3, #32
 800381c:	f040 80fd 	bne.w	8003a1a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <HAL_I2C_Mem_Read+0x34>
 8003826:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003828:	2b00      	cmp	r3, #0
 800382a:	d105      	bne.n	8003838 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003832:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0f1      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_I2C_Mem_Read+0x4e>
 8003842:	2302      	movs	r3, #2
 8003844:	e0ea      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800384e:	f7ff f9db 	bl	8002c08 <HAL_GetTick>
 8003852:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	2319      	movs	r3, #25
 800385a:	2201      	movs	r2, #1
 800385c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f9af 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0d5      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2222      	movs	r2, #34	@ 0x22
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2240      	movs	r2, #64	@ 0x40
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a3a      	ldr	r2, [r7, #32]
 800388a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003890:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003898:	88f8      	ldrh	r0, [r7, #6]
 800389a:	893a      	ldrh	r2, [r7, #8]
 800389c:	8979      	ldrh	r1, [r7, #10]
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	4603      	mov	r3, r0
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 f913 	bl	8003ad4 <I2C_RequestMemoryRead>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0ad      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	2bff      	cmp	r3, #255	@ 0xff
 80038c8:	d90e      	bls.n	80038e8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2201      	movs	r2, #1
 80038ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	8979      	ldrh	r1, [r7, #10]
 80038d8:	4b52      	ldr	r3, [pc, #328]	@ (8003a24 <HAL_I2C_Mem_Read+0x22c>)
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 fb33 	bl	8003f4c <I2C_TransferConfig>
 80038e6:	e00f      	b.n	8003908 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	8979      	ldrh	r1, [r7, #10]
 80038fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003a24 <HAL_I2C_Mem_Read+0x22c>)
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fb22 	bl	8003f4c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390e:	2200      	movs	r2, #0
 8003910:	2104      	movs	r1, #4
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 f956 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e07c      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003958:	b29b      	uxth	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d034      	beq.n	80039c8 <HAL_I2C_Mem_Read+0x1d0>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003962:	2b00      	cmp	r3, #0
 8003964:	d130      	bne.n	80039c8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396c:	2200      	movs	r2, #0
 800396e:	2180      	movs	r1, #128	@ 0x80
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f927 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e04d      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	2bff      	cmp	r3, #255	@ 0xff
 8003988:	d90e      	bls.n	80039a8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003994:	b2da      	uxtb	r2, r3
 8003996:	8979      	ldrh	r1, [r7, #10]
 8003998:	2300      	movs	r3, #0
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 fad3 	bl	8003f4c <I2C_TransferConfig>
 80039a6:	e00f      	b.n	80039c8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	8979      	ldrh	r1, [r7, #10]
 80039ba:	2300      	movs	r3, #0
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 fac2 	bl	8003f4c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d19a      	bne.n	8003908 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f994 	bl	8003d04 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e01a      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2220      	movs	r2, #32
 80039ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a28 <HAL_I2C_Mem_Read+0x230>)
 80039fa:	400b      	ands	r3, r1
 80039fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	e000      	b.n	8003a1c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003a1a:	2302      	movs	r3, #2
  }
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	80002400 	.word	0x80002400
 8003a28:	fe00e800 	.word	0xfe00e800

08003a2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	4608      	mov	r0, r1
 8003a36:	4611      	mov	r1, r2
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	817b      	strh	r3, [r7, #10]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	813b      	strh	r3, [r7, #8]
 8003a42:	4613      	mov	r3, r2
 8003a44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a46:	88fb      	ldrh	r3, [r7, #6]
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	8979      	ldrh	r1, [r7, #10]
 8003a4c:	4b20      	ldr	r3, [pc, #128]	@ (8003ad0 <I2C_RequestMemoryWrite+0xa4>)
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f000 fa79 	bl	8003f4c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a5a:	69fa      	ldr	r2, [r7, #28]
 8003a5c:	69b9      	ldr	r1, [r7, #24]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f909 	bl	8003c76 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e02c      	b.n	8003ac8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d105      	bne.n	8003a80 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a7e:	e015      	b.n	8003aac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a80:	893b      	ldrh	r3, [r7, #8]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	69b9      	ldr	r1, [r7, #24]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f8ef 	bl	8003c76 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e012      	b.n	8003ac8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003aa2:	893b      	ldrh	r3, [r7, #8]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	2180      	movs	r1, #128	@ 0x80
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 f884 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	80002000 	.word	0x80002000

08003ad4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	4608      	mov	r0, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	817b      	strh	r3, [r7, #10]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	813b      	strh	r3, [r7, #8]
 8003aea:	4613      	mov	r3, r2
 8003aec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	8979      	ldrh	r1, [r7, #10]
 8003af4:	4b20      	ldr	r3, [pc, #128]	@ (8003b78 <I2C_RequestMemoryRead+0xa4>)
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	2300      	movs	r3, #0
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fa26 	bl	8003f4c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	69b9      	ldr	r1, [r7, #24]
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f000 f8b6 	bl	8003c76 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e02c      	b.n	8003b6e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b14:	88fb      	ldrh	r3, [r7, #6]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d105      	bne.n	8003b26 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b1a:	893b      	ldrh	r3, [r7, #8]
 8003b1c:	b2da      	uxtb	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b24:	e015      	b.n	8003b52 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b26:	893b      	ldrh	r3, [r7, #8]
 8003b28:	0a1b      	lsrs	r3, r3, #8
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b34:	69fa      	ldr	r2, [r7, #28]
 8003b36:	69b9      	ldr	r1, [r7, #24]
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f89c 	bl	8003c76 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e012      	b.n	8003b6e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b48:	893b      	ldrh	r3, [r7, #8]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2140      	movs	r1, #64	@ 0x40
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f831 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	80002000 	.word	0x80002000

08003b7c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d103      	bne.n	8003b9a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2200      	movs	r2, #0
 8003b98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d007      	beq.n	8003bb8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	619a      	str	r2, [r3, #24]
  }
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bd4:	e03b      	b.n	8003c4e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	6839      	ldr	r1, [r7, #0]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f8d6 	bl	8003d8c <I2C_IsErrorOccurred>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e041      	b.n	8003c6e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bf0:	d02d      	beq.n	8003c4e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf2:	f7ff f809 	bl	8002c08 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d302      	bcc.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d122      	bne.n	8003c4e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699a      	ldr	r2, [r3, #24]
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	4013      	ands	r3, r2
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d113      	bne.n	8003c4e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2a:	f043 0220 	orr.w	r2, r3, #32
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e00f      	b.n	8003c6e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	699a      	ldr	r2, [r3, #24]
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4013      	ands	r3, r2
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	bf0c      	ite	eq
 8003c5e:	2301      	moveq	r3, #1
 8003c60:	2300      	movne	r3, #0
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	461a      	mov	r2, r3
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d0b4      	beq.n	8003bd6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b084      	sub	sp, #16
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	60f8      	str	r0, [r7, #12]
 8003c7e:	60b9      	str	r1, [r7, #8]
 8003c80:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c82:	e033      	b.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	68b9      	ldr	r1, [r7, #8]
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f87f 	bl	8003d8c <I2C_IsErrorOccurred>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e031      	b.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c9e:	d025      	beq.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca0:	f7fe ffb2 	bl	8002c08 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d302      	bcc.n	8003cb6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d11a      	bne.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d013      	beq.n	8003cec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc8:	f043 0220 	orr.w	r2, r3, #32
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e007      	b.n	8003cfc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d1c4      	bne.n	8003c84 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d10:	e02f      	b.n	8003d72 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	68b9      	ldr	r1, [r7, #8]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f838 	bl	8003d8c <I2C_IsErrorOccurred>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e02d      	b.n	8003d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe ff6f 	bl	8002c08 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d11a      	bne.n	8003d72 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	f003 0320 	and.w	r3, r3, #32
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	d013      	beq.n	8003d72 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4e:	f043 0220 	orr.w	r2, r3, #32
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e007      	b.n	8003d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	f003 0320 	and.w	r3, r3, #32
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d1c8      	bne.n	8003d12 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
	...

08003d8c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08a      	sub	sp, #40	@ 0x28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003da6:	2300      	movs	r3, #0
 8003da8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	f003 0310 	and.w	r3, r3, #16
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d068      	beq.n	8003e8a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dc0:	e049      	b.n	8003e56 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dc8:	d045      	beq.n	8003e56 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dca:	f7fe ff1d 	bl	8002c08 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d302      	bcc.n	8003de0 <I2C_IsErrorOccurred+0x54>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d13a      	bne.n	8003e56 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003df2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e02:	d121      	bne.n	8003e48 <I2C_IsErrorOccurred+0xbc>
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e0a:	d01d      	beq.n	8003e48 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e0c:	7cfb      	ldrb	r3, [r7, #19]
 8003e0e:	2b20      	cmp	r3, #32
 8003e10:	d01a      	beq.n	8003e48 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e20:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e22:	f7fe fef1 	bl	8002c08 <HAL_GetTick>
 8003e26:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e28:	e00e      	b.n	8003e48 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e2a:	f7fe feed 	bl	8002c08 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b19      	cmp	r3, #25
 8003e36:	d907      	bls.n	8003e48 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	f043 0320 	orr.w	r3, r3, #32
 8003e3e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003e46:	e006      	b.n	8003e56 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d1e9      	bne.n	8003e2a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f003 0320 	and.w	r3, r3, #32
 8003e60:	2b20      	cmp	r3, #32
 8003e62:	d003      	beq.n	8003e6c <I2C_IsErrorOccurred+0xe0>
 8003e64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0aa      	beq.n	8003dc2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d103      	bne.n	8003e7c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	f043 0304 	orr.w	r3, r3, #4
 8003e82:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00b      	beq.n	8003eb4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	f043 0301 	orr.w	r3, r3, #1
 8003ea2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00b      	beq.n	8003ed6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	f043 0308 	orr.w	r3, r3, #8
 8003ec4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ece:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	f043 0302 	orr.w	r3, r3, #2
 8003ee6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d01c      	beq.n	8003f3a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f7ff fe3b 	bl	8003b7c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6859      	ldr	r1, [r3, #4]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b0d      	ldr	r3, [pc, #52]	@ (8003f48 <I2C_IsErrorOccurred+0x1bc>)
 8003f12:	400b      	ands	r3, r1
 8003f14:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3728      	adds	r7, #40	@ 0x28
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	fe00e800 	.word	0xfe00e800

08003f4c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	607b      	str	r3, [r7, #4]
 8003f56:	460b      	mov	r3, r1
 8003f58:	817b      	strh	r3, [r7, #10]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f5e:	897b      	ldrh	r3, [r7, #10]
 8003f60:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f64:	7a7b      	ldrb	r3, [r7, #9]
 8003f66:	041b      	lsls	r3, r3, #16
 8003f68:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f6c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f7a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	0d5b      	lsrs	r3, r3, #21
 8003f86:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003f8a:	4b08      	ldr	r3, [pc, #32]	@ (8003fac <I2C_TransferConfig+0x60>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	ea02 0103 	and.w	r1, r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f9e:	bf00      	nop
 8003fa0:	371c      	adds	r7, #28
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	03ff63ff 	.word	0x03ff63ff

08003fb0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b20      	cmp	r3, #32
 8003fc4:	d138      	bne.n	8004038 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e032      	b.n	800403a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2224      	movs	r2, #36	@ 0x24
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0201 	bic.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004002:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6819      	ldr	r1, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004034:	2300      	movs	r3, #0
 8004036:	e000      	b.n	800403a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004038:	2302      	movs	r3, #2
  }
}
 800403a:	4618      	mov	r0, r3
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004046:	b480      	push	{r7}
 8004048:	b085      	sub	sp, #20
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
 800404e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b20      	cmp	r3, #32
 800405a:	d139      	bne.n	80040d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004062:	2b01      	cmp	r3, #1
 8004064:	d101      	bne.n	800406a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004066:	2302      	movs	r3, #2
 8004068:	e033      	b.n	80040d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2224      	movs	r2, #36	@ 0x24
 8004076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0201 	bic.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004098:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	021b      	lsls	r3, r3, #8
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040cc:	2300      	movs	r3, #0
 80040ce:	e000      	b.n	80040d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040d0:	2302      	movs	r3, #2
  }
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040e8:	2300      	movs	r3, #0
 80040ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80040ec:	f7fe fd8c 	bl	8002c08 <HAL_GetTick>
 80040f0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d102      	bne.n	80040fe <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	73fb      	strb	r3, [r7, #15]
 80040fc:	e092      	b.n	8004224 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004108:	2b00      	cmp	r3, #0
 800410a:	f040 808b 	bne.w	8004224 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7fd fe9c 	bl	8001e4c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004114:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fad0 	bl	80046be <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	4b42      	ldr	r3, [pc, #264]	@ (8004230 <HAL_OSPI_Init+0x150>)
 8004126:	4013      	ands	r3, r2
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	68d1      	ldr	r1, [r2, #12]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6912      	ldr	r2, [r2, #16]
 8004130:	3a01      	subs	r2, #1
 8004132:	0412      	lsls	r2, r2, #16
 8004134:	4311      	orrs	r1, r2
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6952      	ldr	r2, [r2, #20]
 800413a:	3a01      	subs	r2, #1
 800413c:	0212      	lsls	r2, r2, #8
 800413e:	4311      	orrs	r1, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004144:	4311      	orrs	r1, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	69d2      	ldr	r2, [r2, #28]
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6812      	ldr	r2, [r2, #0]
 8004150:	430b      	orrs	r3, r1
 8004152:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	0412      	lsls	r2, r2, #16
 800415e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	3b01      	subs	r3, #1
 8004170:	021a      	lsls	r2, r3, #8
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2200      	movs	r2, #0
 8004184:	2120      	movs	r1, #32
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 faa8 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 800418c:	4603      	mov	r3, r0
 800418e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d146      	bne.n	8004224 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	1e5a      	subs	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689a      	ldr	r2, [r3, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80041cc:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d8:	431a      	orrs	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d107      	bne.n	800420c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0202 	orr.w	r2, r2, #2
 800420a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004214:	d103      	bne.n	800421e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	645a      	str	r2, [r3, #68]	@ 0x44
 800421c:	e002      	b.n	8004224 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004224:	7bfb      	ldrb	r3, [r7, #15]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	f8e0f8f4 	.word	0xf8e0f8f4

08004234 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
 800424a:	e015      	b.n	8004278 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 0201 	bic.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f022 0202 	bic.w	r2, r2, #2
 800426a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7fd fe2d 	bl	8001ecc <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b08a      	sub	sp, #40	@ 0x28
 8004286:	af02      	add	r7, sp, #8
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800428e:	f7fe fcbb 	bl	8002c08 <HAL_GetTick>
 8004292:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004298:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d104      	bne.n	80042b0 <HAL_OSPI_Command+0x2e>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042ae:	d10d      	bne.n	80042cc <HAL_OSPI_Command+0x4a>
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2b14      	cmp	r3, #20
 80042b4:	d103      	bne.n	80042be <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d006      	beq.n	80042cc <HAL_OSPI_Command+0x4a>
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b24      	cmp	r3, #36	@ 0x24
 80042c2:	d153      	bne.n	800436c <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d14f      	bne.n	800436c <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	2200      	movs	r2, #0
 80042d4:	2120      	movs	r1, #32
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fa00 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80042e0:	7ffb      	ldrb	r3, [r7, #31]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d148      	bne.n	8004378 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80042ec:	68b9      	ldr	r1, [r7, #8]
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 fa2c 	bl	800474c <OSPI_ConfigCmd>
 80042f4:	4603      	mov	r3, r0
 80042f6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80042f8:	7ffb      	ldrb	r3, [r7, #31]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d13c      	bne.n	8004378 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10e      	bne.n	8004324 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	2201      	movs	r2, #1
 800430e:	2102      	movs	r1, #2
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f9e3 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2202      	movs	r2, #2
 8004320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004322:	e029      	b.n	8004378 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d103      	bne.n	8004334 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2204      	movs	r2, #4
 8004330:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004332:	e021      	b.n	8004378 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d10b      	bne.n	8004354 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004340:	2b24      	cmp	r3, #36	@ 0x24
 8004342:	d103      	bne.n	800434c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2204      	movs	r2, #4
 8004348:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800434a:	e015      	b.n	8004378 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2214      	movs	r2, #20
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004352:	e011      	b.n	8004378 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004358:	2b14      	cmp	r3, #20
 800435a:	d103      	bne.n	8004364 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2204      	movs	r2, #4
 8004360:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004362:	e009      	b.n	8004378 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2224      	movs	r2, #36	@ 0x24
 8004368:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800436a:	e005      	b.n	8004378 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2210      	movs	r2, #16
 8004374:	649a      	str	r2, [r3, #72]	@ 0x48
 8004376:	e000      	b.n	800437a <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8004378:	bf00      	nop
  }

  /* Return function status */
  return status;
 800437a:	7ffb      	ldrb	r3, [r7, #31]
}
 800437c:	4618      	mov	r0, r3
 800437e:	3720      	adds	r7, #32
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	@ 0x28
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004390:	f7fe fc3a 	bl	8002c08 <HAL_GetTick>
 8004394:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	3350      	adds	r3, #80	@ 0x50
 800439c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d105      	bne.n	80043b0 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2208      	movs	r2, #8
 80043ac:	649a      	str	r2, [r3, #72]	@ 0x48
 80043ae:	e057      	b.n	8004460 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d14e      	bne.n	8004456 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80043e0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	2201      	movs	r2, #1
 80043ea:	2104      	movs	r1, #4
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f975 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80043f6:	7ffb      	ldrb	r3, [r7, #31]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d113      	bne.n	8004424 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004400:	781a      	ldrb	r2, [r3, #0]
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004414:	1e5a      	subs	r2, r3, #1
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1df      	bne.n	80043e2 <HAL_OSPI_Transmit+0x5e>
 8004422:	e000      	b.n	8004426 <HAL_OSPI_Transmit+0xa2>
          break;
 8004424:	bf00      	nop

      if (status == HAL_OK)
 8004426:	7ffb      	ldrb	r3, [r7, #31]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d119      	bne.n	8004460 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2201      	movs	r2, #1
 8004434:	2102      	movs	r1, #2
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f000 f950 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 800443c:	4603      	mov	r3, r0
 800443e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004440:	7ffb      	ldrb	r3, [r7, #31]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10c      	bne.n	8004460 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2202      	movs	r2, #2
 800444c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2202      	movs	r2, #2
 8004452:	645a      	str	r2, [r3, #68]	@ 0x44
 8004454:	e004      	b.n	8004460 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2210      	movs	r2, #16
 800445e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004460:	7ffb      	ldrb	r3, [r7, #31]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3720      	adds	r7, #32
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b08c      	sub	sp, #48	@ 0x30
 800446e:	af02      	add	r7, sp, #8
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004476:	f7fe fbc7 	bl	8002c08 <HAL_GetTick>
 800447a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	3350      	adds	r3, #80	@ 0x50
 8004482:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800448a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004494:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d106      	bne.n	80044aa <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2208      	movs	r2, #8
 80044a6:	649a      	str	r2, [r3, #72]	@ 0x48
 80044a8:	e07c      	b.n	80045a4 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d172      	bne.n	8004598 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80044de:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044e8:	d104      	bne.n	80044f4 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	649a      	str	r2, [r3, #72]	@ 0x48
 80044f2:	e011      	b.n	8004518 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004500:	2b00      	cmp	r3, #0
 8004502:	d004      	beq.n	800450e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	649a      	str	r2, [r3, #72]	@ 0x48
 800450c:	e004      	b.n	8004518 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	6a3b      	ldr	r3, [r7, #32]
 800451e:	2201      	movs	r2, #1
 8004520:	2106      	movs	r1, #6
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f8da 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800452e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004532:	2b00      	cmp	r3, #0
 8004534:	d114      	bne.n	8004560 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	7812      	ldrb	r2, [r2, #0]
 800453e:	b2d2      	uxtb	r2, r2
 8004540:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004550:	1e5a      	subs	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1dc      	bne.n	8004518 <HAL_OSPI_Receive+0xae>
 800455e:	e000      	b.n	8004562 <HAL_OSPI_Receive+0xf8>
          break;
 8004560:	bf00      	nop

      if (status == HAL_OK)
 8004562:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004566:	2b00      	cmp	r3, #0
 8004568:	d11c      	bne.n	80045a4 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	2201      	movs	r2, #1
 8004572:	2102      	movs	r1, #2
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f8b1 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8004580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10d      	bne.n	80045a4 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2202      	movs	r2, #2
 800458e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2202      	movs	r2, #2
 8004594:	645a      	str	r2, [r3, #68]	@ 0x44
 8004596:	e005      	b.n	80045a4 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2210      	movs	r2, #16
 80045a2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80045a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3728      	adds	r7, #40	@ 0x28
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08a      	sub	sp, #40	@ 0x28
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80045bc:	f7fe fb24 	bl	8002c08 <HAL_GetTick>
 80045c0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c8:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80045d2:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d164      	bne.n	80046a6 <HAL_OSPI_AutoPolling+0xf6>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045e4:	d15f      	bne.n	80046a6 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	2200      	movs	r2, #0
 80045ee:	2120      	movs	r1, #32
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 f873 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 80045f6:	4603      	mov	r3, r0
 80045f8:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80045fa:	7ffb      	ldrb	r3, [r7, #31]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d158      	bne.n	80046b2 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	6852      	ldr	r2, [r2, #4]
 8004614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	6912      	ldr	r2, [r2, #16]
 8004620:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	6899      	ldr	r1, [r3, #8]
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	430b      	orrs	r3, r1
 8004638:	431a      	orrs	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004642:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800464c:	d104      	bne.n	8004658 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	649a      	str	r2, [r3, #72]	@ 0x48
 8004656:	e011      	b.n	800467c <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004660:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004664:	2b00      	cmp	r3, #0
 8004666:	d004      	beq.n	8004672 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004670:	e004      	b.n	800467c <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	9300      	str	r3, [sp, #0]
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	2201      	movs	r2, #1
 8004684:	2108      	movs	r1, #8
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f828 	bl	80046dc <OSPI_WaitFlagStateUntilTimeout>
 800468c:	4603      	mov	r3, r0
 800468e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004690:	7ffb      	ldrb	r3, [r7, #31]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10d      	bne.n	80046b2 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2208      	movs	r2, #8
 800469c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2202      	movs	r2, #2
 80046a2:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80046a4:	e005      	b.n	80046b2 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2210      	movs	r2, #16
 80046ae:	649a      	str	r2, [r3, #72]	@ 0x48
 80046b0:	e000      	b.n	80046b4 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80046b2:	bf00      	nop
  }

  /* Return function status */
  return status;
 80046b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3720      	adds	r7, #32
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	603b      	str	r3, [r7, #0]
 80046e8:	4613      	mov	r3, r2
 80046ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80046ec:	e01a      	b.n	8004724 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046f4:	d016      	beq.n	8004724 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f6:	f7fe fa87 	bl	8002c08 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	429a      	cmp	r2, r3
 8004704:	d302      	bcc.n	800470c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10b      	bne.n	8004724 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004712:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004718:	f043 0201 	orr.w	r2, r3, #1
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e00e      	b.n	8004742 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6a1a      	ldr	r2, [r3, #32]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	2b00      	cmp	r3, #0
 8004730:	bf14      	ite	ne
 8004732:	2301      	movne	r3, #1
 8004734:	2300      	moveq	r3, #0
 8004736:	b2db      	uxtb	r3, r3
 8004738:	461a      	mov	r2, r3
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	429a      	cmp	r2, r3
 800473e:	d1d6      	bne.n	80046ee <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800474c:	b480      	push	{r7}
 800474e:	b089      	sub	sp, #36	@ 0x24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004756:	2300      	movs	r3, #0
 8004758:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004768:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10a      	bne.n	8004788 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2b02      	cmp	r3, #2
 800478e:	d114      	bne.n	80047ba <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004798:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80047a2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80047ac:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80047b6:	60fb      	str	r3, [r7, #12]
 80047b8:	e013      	b.n	80047e2 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80047c2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80047cc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80047d6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80047e0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ea:	431a      	orrs	r2, r3
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d012      	beq.n	800481e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004810:	4319      	orrs	r1, r3
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	430b      	orrs	r3, r1
 8004818:	431a      	orrs	r2, r3
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f023 021f 	bic.w	r2, r3, #31
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482a:	431a      	orrs	r2, r3
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	2b00      	cmp	r3, #0
 8004836:	d009      	beq.n	800484c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d105      	bne.n	800484c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3a01      	subs	r2, #1
 800484a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 8099 	beq.w	8004988 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d055      	beq.n	800490a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	2b00      	cmp	r3, #0
 8004864:	d01e      	beq.n	80048a4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	4b68      	ldr	r3, [pc, #416]	@ (8004a0c <OSPI_ConfigCmd+0x2c0>)
 800486c:	4013      	ands	r3, r2
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	68d1      	ldr	r1, [r2, #12]
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	6952      	ldr	r2, [r2, #20]
 8004876:	4311      	orrs	r1, r2
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	6912      	ldr	r2, [r2, #16]
 800487c:	4311      	orrs	r1, r2
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	69d2      	ldr	r2, [r2, #28]
 8004882:	4311      	orrs	r1, r2
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004888:	4311      	orrs	r1, r2
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	6a12      	ldr	r2, [r2, #32]
 800488e:	4311      	orrs	r1, r2
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004894:	4311      	orrs	r1, r2
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800489a:	430a      	orrs	r2, r1
 800489c:	431a      	orrs	r2, r3
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	e028      	b.n	80048f6 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80048ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	68d1      	ldr	r1, [r2, #12]
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	6952      	ldr	r2, [r2, #20]
 80048b8:	4311      	orrs	r1, r2
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	6912      	ldr	r2, [r2, #16]
 80048be:	4311      	orrs	r1, r2
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	69d2      	ldr	r2, [r2, #28]
 80048c4:	4311      	orrs	r1, r2
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048ca:	4311      	orrs	r1, r2
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	6a12      	ldr	r2, [r2, #32]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	431a      	orrs	r2, r3
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048e0:	d109      	bne.n	80048f6 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80048e6:	2b08      	cmp	r3, #8
 80048e8:	d105      	bne.n	80048f6 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	6992      	ldr	r2, [r2, #24]
 8004906:	649a      	str	r2, [r3, #72]	@ 0x48
 8004908:	e078      	b.n	80049fc <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	2b00      	cmp	r3, #0
 8004910:	d017      	beq.n	8004942 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800491a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	68d1      	ldr	r1, [r2, #12]
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	6952      	ldr	r2, [r2, #20]
 8004926:	4311      	orrs	r1, r2
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	6912      	ldr	r2, [r2, #16]
 800492c:	4311      	orrs	r1, r2
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004932:	4311      	orrs	r1, r2
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004938:	430a      	orrs	r2, r1
 800493a:	431a      	orrs	r2, r3
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	e01d      	b.n	800497e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68d9      	ldr	r1, [r3, #12]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	4319      	orrs	r1, r3
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	430b      	orrs	r3, r1
 800495a:	431a      	orrs	r2, r3
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004968:	d109      	bne.n	800497e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800496e:	2b08      	cmp	r3, #8
 8004970:	d105      	bne.n	800497e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	689a      	ldr	r2, [r3, #8]
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	e039      	b.n	80049fc <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d030      	beq.n	80049f2 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	2b00      	cmp	r3, #0
 8004996:	d017      	beq.n	80049c8 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80049a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	69d1      	ldr	r1, [r2, #28]
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049ac:	4311      	orrs	r1, r2
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	6a12      	ldr	r2, [r2, #32]
 80049b2:	4311      	orrs	r1, r2
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80049b8:	4311      	orrs	r1, r2
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80049be:	430a      	orrs	r2, r1
 80049c0:	431a      	orrs	r2, r3
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e00e      	b.n	80049e6 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	69d9      	ldr	r1, [r3, #28]
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d8:	4319      	orrs	r1, r3
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	430b      	orrs	r3, r1
 80049e0:	431a      	orrs	r2, r3
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	6992      	ldr	r2, [r2, #24]
 80049ee:	649a      	str	r2, [r3, #72]	@ 0x48
 80049f0:	e004      	b.n	80049fc <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2208      	movs	r2, #8
 80049fa:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80049fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3724      	adds	r7, #36	@ 0x24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	f0ffc0c0 	.word	0xf0ffc0c0

08004a10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a14:	4b0d      	ldr	r3, [pc, #52]	@ (8004a4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a20:	d102      	bne.n	8004a28 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a26:	e00b      	b.n	8004a40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004a28:	4b08      	ldr	r3, [pc, #32]	@ (8004a4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a36:	d102      	bne.n	8004a3e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004a38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a3c:	e000      	b.n	8004a40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004a3e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40007000 	.word	0x40007000

08004a50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d141      	bne.n	8004ae2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a5e:	4b4b      	ldr	r3, [pc, #300]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6a:	d131      	bne.n	8004ad0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a6c:	4b47      	ldr	r3, [pc, #284]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a72:	4a46      	ldr	r2, [pc, #280]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a7c:	4b43      	ldr	r3, [pc, #268]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a84:	4a41      	ldr	r2, [pc, #260]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004a8c:	4b40      	ldr	r3, [pc, #256]	@ (8004b90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2232      	movs	r2, #50	@ 0x32
 8004a92:	fb02 f303 	mul.w	r3, r2, r3
 8004a96:	4a3f      	ldr	r2, [pc, #252]	@ (8004b94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a98:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9c:	0c9b      	lsrs	r3, r3, #18
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aa2:	e002      	b.n	8004aaa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aaa:	4b38      	ldr	r3, [pc, #224]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab6:	d102      	bne.n	8004abe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f2      	bne.n	8004aa4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004abe:	4b33      	ldr	r3, [pc, #204]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aca:	d158      	bne.n	8004b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e057      	b.n	8004b80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004adc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ae0:	e04d      	b.n	8004b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae8:	d141      	bne.n	8004b6e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004aea:	4b28      	ldr	r3, [pc, #160]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af6:	d131      	bne.n	8004b5c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004af8:	4b24      	ldr	r3, [pc, #144]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004afe:	4a23      	ldr	r2, [pc, #140]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b08:	4b20      	ldr	r3, [pc, #128]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b10:	4a1e      	ldr	r2, [pc, #120]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004b18:	4b1d      	ldr	r3, [pc, #116]	@ (8004b90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2232      	movs	r2, #50	@ 0x32
 8004b1e:	fb02 f303 	mul.w	r3, r2, r3
 8004b22:	4a1c      	ldr	r2, [pc, #112]	@ (8004b94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b24:	fba2 2303 	umull	r2, r3, r2, r3
 8004b28:	0c9b      	lsrs	r3, r3, #18
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b2e:	e002      	b.n	8004b36 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	3b01      	subs	r3, #1
 8004b34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b36:	4b15      	ldr	r3, [pc, #84]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b42:	d102      	bne.n	8004b4a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f2      	bne.n	8004b30 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b4a:	4b10      	ldr	r3, [pc, #64]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b56:	d112      	bne.n	8004b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e011      	b.n	8004b80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b62:	4a0a      	ldr	r2, [pc, #40]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b6c:	e007      	b.n	8004b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b6e:	4b07      	ldr	r3, [pc, #28]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b76:	4a05      	ldr	r2, [pc, #20]	@ (8004b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b7c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr
 8004b8c:	40007000 	.word	0x40007000
 8004b90:	2000001c 	.word	0x2000001c
 8004b94:	431bde83 	.word	0x431bde83

08004b98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d102      	bne.n	8004bac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	f000 bc08 	b.w	80053bc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bac:	4b96      	ldr	r3, [pc, #600]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bb6:	4b94      	ldr	r3, [pc, #592]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0310 	and.w	r3, r3, #16
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 80e4 	beq.w	8004d96 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d007      	beq.n	8004be4 <HAL_RCC_OscConfig+0x4c>
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	2b0c      	cmp	r3, #12
 8004bd8:	f040 808b 	bne.w	8004cf2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	f040 8087 	bne.w	8004cf2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004be4:	4b88      	ldr	r3, [pc, #544]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d005      	beq.n	8004bfc <HAL_RCC_OscConfig+0x64>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e3df      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1a      	ldr	r2, [r3, #32]
 8004c00:	4b81      	ldr	r3, [pc, #516]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <HAL_RCC_OscConfig+0x7e>
 8004c0c:	4b7e      	ldr	r3, [pc, #504]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c14:	e005      	b.n	8004c22 <HAL_RCC_OscConfig+0x8a>
 8004c16:	4b7c      	ldr	r3, [pc, #496]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c1c:	091b      	lsrs	r3, r3, #4
 8004c1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d223      	bcs.n	8004c6e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 fdcc 	bl	80057c8 <RCC_SetFlashLatencyFromMSIRange>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e3c0      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c3a:	4b73      	ldr	r3, [pc, #460]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a72      	ldr	r2, [pc, #456]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c40:	f043 0308 	orr.w	r3, r3, #8
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	4b70      	ldr	r3, [pc, #448]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	496d      	ldr	r1, [pc, #436]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c58:	4b6b      	ldr	r3, [pc, #428]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	4968      	ldr	r1, [pc, #416]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
 8004c6c:	e025      	b.n	8004cba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c6e:	4b66      	ldr	r3, [pc, #408]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a65      	ldr	r2, [pc, #404]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c74:	f043 0308 	orr.w	r3, r3, #8
 8004c78:	6013      	str	r3, [r2, #0]
 8004c7a:	4b63      	ldr	r3, [pc, #396]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	4960      	ldr	r1, [pc, #384]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c8c:	4b5e      	ldr	r3, [pc, #376]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	495b      	ldr	r1, [pc, #364]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fd8c 	bl	80057c8 <RCC_SetFlashLatencyFromMSIRange>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e380      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cba:	f000 fcc1 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	4b51      	ldr	r3, [pc, #324]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	091b      	lsrs	r3, r3, #4
 8004cc6:	f003 030f 	and.w	r3, r3, #15
 8004cca:	4950      	ldr	r1, [pc, #320]	@ (8004e0c <HAL_RCC_OscConfig+0x274>)
 8004ccc:	5ccb      	ldrb	r3, [r1, r3]
 8004cce:	f003 031f 	and.w	r3, r3, #31
 8004cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cd8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cda:	4b4e      	ldr	r3, [pc, #312]	@ (8004e14 <HAL_RCC_OscConfig+0x27c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7fd ff42 	bl	8002b68 <HAL_InitTick>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d052      	beq.n	8004d94 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	e364      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d032      	beq.n	8004d60 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cfa:	4b43      	ldr	r3, [pc, #268]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a42      	ldr	r2, [pc, #264]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d00:	f043 0301 	orr.w	r3, r3, #1
 8004d04:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d06:	f7fd ff7f 	bl	8002c08 <HAL_GetTick>
 8004d0a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d0e:	f7fd ff7b 	bl	8002c08 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e34d      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d20:	4b39      	ldr	r3, [pc, #228]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0f0      	beq.n	8004d0e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d2c:	4b36      	ldr	r3, [pc, #216]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a35      	ldr	r2, [pc, #212]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d32:	f043 0308 	orr.w	r3, r3, #8
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	4b33      	ldr	r3, [pc, #204]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	4930      	ldr	r1, [pc, #192]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	021b      	lsls	r3, r3, #8
 8004d58:	492b      	ldr	r1, [pc, #172]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	604b      	str	r3, [r1, #4]
 8004d5e:	e01a      	b.n	8004d96 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d60:	4b29      	ldr	r3, [pc, #164]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a28      	ldr	r2, [pc, #160]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d66:	f023 0301 	bic.w	r3, r3, #1
 8004d6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d6c:	f7fd ff4c 	bl	8002c08 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d74:	f7fd ff48 	bl	8002c08 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e31a      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d86:	4b20      	ldr	r3, [pc, #128]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCC_OscConfig+0x1dc>
 8004d92:	e000      	b.n	8004d96 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d073      	beq.n	8004e8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d005      	beq.n	8004db4 <HAL_RCC_OscConfig+0x21c>
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	2b0c      	cmp	r3, #12
 8004dac:	d10e      	bne.n	8004dcc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2b03      	cmp	r3, #3
 8004db2:	d10b      	bne.n	8004dcc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db4:	4b14      	ldr	r3, [pc, #80]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d063      	beq.n	8004e88 <HAL_RCC_OscConfig+0x2f0>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d15f      	bne.n	8004e88 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e2f7      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd4:	d106      	bne.n	8004de4 <HAL_RCC_OscConfig+0x24c>
 8004dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a0b      	ldr	r2, [pc, #44]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e025      	b.n	8004e30 <HAL_RCC_OscConfig+0x298>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dec:	d114      	bne.n	8004e18 <HAL_RCC_OscConfig+0x280>
 8004dee:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a05      	ldr	r2, [pc, #20]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	4b03      	ldr	r3, [pc, #12]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a02      	ldr	r2, [pc, #8]	@ (8004e08 <HAL_RCC_OscConfig+0x270>)
 8004e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	e013      	b.n	8004e30 <HAL_RCC_OscConfig+0x298>
 8004e08:	40021000 	.word	0x40021000
 8004e0c:	0800b414 	.word	0x0800b414
 8004e10:	2000001c 	.word	0x2000001c
 8004e14:	20000030 	.word	0x20000030
 8004e18:	4ba0      	ldr	r3, [pc, #640]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a9f      	ldr	r2, [pc, #636]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b9d      	ldr	r3, [pc, #628]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a9c      	ldr	r2, [pc, #624]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d013      	beq.n	8004e60 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fd fee6 	bl	8002c08 <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e40:	f7fd fee2 	bl	8002c08 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e2b4      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e52:	4b92      	ldr	r3, [pc, #584]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0x2a8>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd fed2 	bl	8002c08 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fd fece 	bl	8002c08 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e2a0      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e7a:	4b88      	ldr	r3, [pc, #544]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x2d0>
 8004e86:	e000      	b.n	8004e8a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d060      	beq.n	8004f58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d005      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x310>
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	2b0c      	cmp	r3, #12
 8004ea0:	d119      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d116      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ea8:	4b7c      	ldr	r3, [pc, #496]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d005      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x328>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e27d      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec0:	4b76      	ldr	r3, [pc, #472]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	061b      	lsls	r3, r3, #24
 8004ece:	4973      	ldr	r1, [pc, #460]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ed4:	e040      	b.n	8004f58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d023      	beq.n	8004f26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ede:	4b6f      	ldr	r3, [pc, #444]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a6e      	ldr	r2, [pc, #440]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eea:	f7fd fe8d 	bl	8002c08 <HAL_GetTick>
 8004eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ef0:	e008      	b.n	8004f04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ef2:	f7fd fe89 	bl	8002c08 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d901      	bls.n	8004f04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e25b      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f04:	4b65      	ldr	r3, [pc, #404]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0f0      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f10:	4b62      	ldr	r3, [pc, #392]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	061b      	lsls	r3, r3, #24
 8004f1e:	495f      	ldr	r1, [pc, #380]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	604b      	str	r3, [r1, #4]
 8004f24:	e018      	b.n	8004f58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f26:	4b5d      	ldr	r3, [pc, #372]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a5c      	ldr	r2, [pc, #368]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f32:	f7fd fe69 	bl	8002c08 <HAL_GetTick>
 8004f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f38:	e008      	b.n	8004f4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f3a:	f7fd fe65 	bl	8002c08 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e237      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f4c:	4b53      	ldr	r3, [pc, #332]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d03c      	beq.n	8004fde <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d01c      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f6c:	4b4b      	ldr	r3, [pc, #300]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f72:	4a4a      	ldr	r2, [pc, #296]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f74:	f043 0301 	orr.w	r3, r3, #1
 8004f78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7c:	f7fd fe44 	bl	8002c08 <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f84:	f7fd fe40 	bl	8002c08 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e212      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f96:	4b41      	ldr	r3, [pc, #260]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d0ef      	beq.n	8004f84 <HAL_RCC_OscConfig+0x3ec>
 8004fa4:	e01b      	b.n	8004fde <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa6:	4b3d      	ldr	r3, [pc, #244]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fac:	4a3b      	ldr	r2, [pc, #236]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004fae:	f023 0301 	bic.w	r3, r3, #1
 8004fb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb6:	f7fd fe27 	bl	8002c08 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fbe:	f7fd fe23 	bl	8002c08 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e1f5      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fd0:	4b32      	ldr	r3, [pc, #200]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1ef      	bne.n	8004fbe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 80a6 	beq.w	8005138 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fec:	2300      	movs	r3, #0
 8004fee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10d      	bne.n	8005018 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ffc:	4b27      	ldr	r3, [pc, #156]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8004ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005000:	4a26      	ldr	r2, [pc, #152]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8005002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005006:	6593      	str	r3, [r2, #88]	@ 0x58
 8005008:	4b24      	ldr	r3, [pc, #144]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 800500a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005010:	60bb      	str	r3, [r7, #8]
 8005012:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005014:	2301      	movs	r3, #1
 8005016:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005018:	4b21      	ldr	r3, [pc, #132]	@ (80050a0 <HAL_RCC_OscConfig+0x508>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005020:	2b00      	cmp	r3, #0
 8005022:	d118      	bne.n	8005056 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005024:	4b1e      	ldr	r3, [pc, #120]	@ (80050a0 <HAL_RCC_OscConfig+0x508>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1d      	ldr	r2, [pc, #116]	@ (80050a0 <HAL_RCC_OscConfig+0x508>)
 800502a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800502e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005030:	f7fd fdea 	bl	8002c08 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005038:	f7fd fde6 	bl	8002c08 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e1b8      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800504a:	4b15      	ldr	r3, [pc, #84]	@ (80050a0 <HAL_RCC_OscConfig+0x508>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d108      	bne.n	8005070 <HAL_RCC_OscConfig+0x4d8>
 800505e:	4b0f      	ldr	r3, [pc, #60]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8005060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005064:	4a0d      	ldr	r2, [pc, #52]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8005066:	f043 0301 	orr.w	r3, r3, #1
 800506a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800506e:	e029      	b.n	80050c4 <HAL_RCC_OscConfig+0x52c>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b05      	cmp	r3, #5
 8005076:	d115      	bne.n	80050a4 <HAL_RCC_OscConfig+0x50c>
 8005078:	4b08      	ldr	r3, [pc, #32]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	4a07      	ldr	r2, [pc, #28]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8005080:	f043 0304 	orr.w	r3, r3, #4
 8005084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005088:	4b04      	ldr	r3, [pc, #16]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508e:	4a03      	ldr	r2, [pc, #12]	@ (800509c <HAL_RCC_OscConfig+0x504>)
 8005090:	f043 0301 	orr.w	r3, r3, #1
 8005094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005098:	e014      	b.n	80050c4 <HAL_RCC_OscConfig+0x52c>
 800509a:	bf00      	nop
 800509c:	40021000 	.word	0x40021000
 80050a0:	40007000 	.word	0x40007000
 80050a4:	4b9d      	ldr	r3, [pc, #628]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050aa:	4a9c      	ldr	r2, [pc, #624]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80050ac:	f023 0301 	bic.w	r3, r3, #1
 80050b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050b4:	4b99      	ldr	r3, [pc, #612]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ba:	4a98      	ldr	r2, [pc, #608]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80050bc:	f023 0304 	bic.w	r3, r3, #4
 80050c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d016      	beq.n	80050fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050cc:	f7fd fd9c 	bl	8002c08 <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050d2:	e00a      	b.n	80050ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d4:	f7fd fd98 	bl	8002c08 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e168      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ea:	4b8c      	ldr	r3, [pc, #560]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80050ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0ed      	beq.n	80050d4 <HAL_RCC_OscConfig+0x53c>
 80050f8:	e015      	b.n	8005126 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050fa:	f7fd fd85 	bl	8002c08 <HAL_GetTick>
 80050fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005100:	e00a      	b.n	8005118 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005102:	f7fd fd81 	bl	8002c08 <HAL_GetTick>
 8005106:	4602      	mov	r2, r0
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005110:	4293      	cmp	r3, r2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e151      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005118:	4b80      	ldr	r3, [pc, #512]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800511a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1ed      	bne.n	8005102 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005126:	7ffb      	ldrb	r3, [r7, #31]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d105      	bne.n	8005138 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800512c:	4b7b      	ldr	r3, [pc, #492]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800512e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005130:	4a7a      	ldr	r2, [pc, #488]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005132:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005136:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0320 	and.w	r3, r3, #32
 8005140:	2b00      	cmp	r3, #0
 8005142:	d03c      	beq.n	80051be <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01c      	beq.n	8005186 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800514c:	4b73      	ldr	r3, [pc, #460]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800514e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005152:	4a72      	ldr	r2, [pc, #456]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800515c:	f7fd fd54 	bl	8002c08 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005164:	f7fd fd50 	bl	8002c08 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e122      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005176:	4b69      	ldr	r3, [pc, #420]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d0ef      	beq.n	8005164 <HAL_RCC_OscConfig+0x5cc>
 8005184:	e01b      	b.n	80051be <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005186:	4b65      	ldr	r3, [pc, #404]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005188:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800518c:	4a63      	ldr	r2, [pc, #396]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005196:	f7fd fd37 	bl	8002c08 <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800519e:	f7fd fd33 	bl	8002c08 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e105      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051b0:	4b5a      	ldr	r3, [pc, #360]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80051b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1ef      	bne.n	800519e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 80f9 	beq.w	80053ba <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	f040 80cf 	bne.w	8005370 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80051d2:	4b52      	ldr	r3, [pc, #328]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f003 0203 	and.w	r2, r3, #3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d12c      	bne.n	8005240 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f0:	3b01      	subs	r3, #1
 80051f2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d123      	bne.n	8005240 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005202:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005204:	429a      	cmp	r2, r3
 8005206:	d11b      	bne.n	8005240 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005212:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d113      	bne.n	8005240 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005222:	085b      	lsrs	r3, r3, #1
 8005224:	3b01      	subs	r3, #1
 8005226:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005228:	429a      	cmp	r2, r3
 800522a:	d109      	bne.n	8005240 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	085b      	lsrs	r3, r3, #1
 8005238:	3b01      	subs	r3, #1
 800523a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800523c:	429a      	cmp	r2, r3
 800523e:	d071      	beq.n	8005324 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2b0c      	cmp	r3, #12
 8005244:	d068      	beq.n	8005318 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005246:	4b35      	ldr	r3, [pc, #212]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d105      	bne.n	800525e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005252:	4b32      	ldr	r3, [pc, #200]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e0ac      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005262:	4b2e      	ldr	r3, [pc, #184]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a2d      	ldr	r2, [pc, #180]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005268:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800526c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800526e:	f7fd fccb 	bl	8002c08 <HAL_GetTick>
 8005272:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005274:	e008      	b.n	8005288 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005276:	f7fd fcc7 	bl	8002c08 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d901      	bls.n	8005288 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e099      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005288:	4b24      	ldr	r3, [pc, #144]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1f0      	bne.n	8005276 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005294:	4b21      	ldr	r3, [pc, #132]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	4b21      	ldr	r3, [pc, #132]	@ (8005320 <HAL_RCC_OscConfig+0x788>)
 800529a:	4013      	ands	r3, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80052a4:	3a01      	subs	r2, #1
 80052a6:	0112      	lsls	r2, r2, #4
 80052a8:	4311      	orrs	r1, r2
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80052ae:	0212      	lsls	r2, r2, #8
 80052b0:	4311      	orrs	r1, r2
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052b6:	0852      	lsrs	r2, r2, #1
 80052b8:	3a01      	subs	r2, #1
 80052ba:	0552      	lsls	r2, r2, #21
 80052bc:	4311      	orrs	r1, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052c2:	0852      	lsrs	r2, r2, #1
 80052c4:	3a01      	subs	r2, #1
 80052c6:	0652      	lsls	r2, r2, #25
 80052c8:	4311      	orrs	r1, r2
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052ce:	06d2      	lsls	r2, r2, #27
 80052d0:	430a      	orrs	r2, r1
 80052d2:	4912      	ldr	r1, [pc, #72]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052d8:	4b10      	ldr	r3, [pc, #64]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a0f      	ldr	r2, [pc, #60]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80052de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052e4:	4b0d      	ldr	r3, [pc, #52]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	4a0c      	ldr	r2, [pc, #48]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 80052ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052f0:	f7fd fc8a 	bl	8002c08 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f8:	f7fd fc86 	bl	8002c08 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e058      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800530a:	4b04      	ldr	r3, [pc, #16]	@ (800531c <HAL_RCC_OscConfig+0x784>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005316:	e050      	b.n	80053ba <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e04f      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
 800531c:	40021000 	.word	0x40021000
 8005320:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005324:	4b27      	ldr	r3, [pc, #156]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d144      	bne.n	80053ba <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005330:	4b24      	ldr	r3, [pc, #144]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a23      	ldr	r2, [pc, #140]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005336:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800533a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800533c:	4b21      	ldr	r3, [pc, #132]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	4a20      	ldr	r2, [pc, #128]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005342:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005346:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005348:	f7fd fc5e 	bl	8002c08 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005350:	f7fd fc5a 	bl	8002c08 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b02      	cmp	r3, #2
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e02c      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005362:	4b18      	ldr	r3, [pc, #96]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0f0      	beq.n	8005350 <HAL_RCC_OscConfig+0x7b8>
 800536e:	e024      	b.n	80053ba <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	2b0c      	cmp	r3, #12
 8005374:	d01f      	beq.n	80053b6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005376:	4b13      	ldr	r3, [pc, #76]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a12      	ldr	r2, [pc, #72]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 800537c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005382:	f7fd fc41 	bl	8002c08 <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538a:	f7fd fc3d 	bl	8002c08 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e00f      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800539c:	4b09      	ldr	r3, [pc, #36]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1f0      	bne.n	800538a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80053a8:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 80053aa:	68da      	ldr	r2, [r3, #12]
 80053ac:	4905      	ldr	r1, [pc, #20]	@ (80053c4 <HAL_RCC_OscConfig+0x82c>)
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <HAL_RCC_OscConfig+0x830>)
 80053b0:	4013      	ands	r3, r2
 80053b2:	60cb      	str	r3, [r1, #12]
 80053b4:	e001      	b.n	80053ba <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3720      	adds	r7, #32
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	40021000 	.word	0x40021000
 80053c8:	feeefffc 	.word	0xfeeefffc

080053cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e11d      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053e4:	4b90      	ldr	r3, [pc, #576]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 030f 	and.w	r3, r3, #15
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d910      	bls.n	8005414 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f023 020f 	bic.w	r2, r3, #15
 80053fa:	498b      	ldr	r1, [pc, #556]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	4313      	orrs	r3, r2
 8005400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005402:	4b89      	ldr	r3, [pc, #548]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 030f 	and.w	r3, r3, #15
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e105      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d010      	beq.n	8005442 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	4b81      	ldr	r3, [pc, #516]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800542c:	429a      	cmp	r2, r3
 800542e:	d908      	bls.n	8005442 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005430:	4b7e      	ldr	r3, [pc, #504]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	497b      	ldr	r1, [pc, #492]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800543e:	4313      	orrs	r3, r2
 8005440:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d079      	beq.n	8005542 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2b03      	cmp	r3, #3
 8005454:	d11e      	bne.n	8005494 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005456:	4b75      	ldr	r3, [pc, #468]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e0dc      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005466:	f000 fa09 	bl	800587c <RCC_GetSysClockFreqFromPLLSource>
 800546a:	4603      	mov	r3, r0
 800546c:	4a70      	ldr	r2, [pc, #448]	@ (8005630 <HAL_RCC_ClockConfig+0x264>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d946      	bls.n	8005500 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005472:	4b6e      	ldr	r3, [pc, #440]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d140      	bne.n	8005500 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800547e:	4b6b      	ldr	r3, [pc, #428]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005486:	4a69      	ldr	r2, [pc, #420]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800548c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800548e:	2380      	movs	r3, #128	@ 0x80
 8005490:	617b      	str	r3, [r7, #20]
 8005492:	e035      	b.n	8005500 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	2b02      	cmp	r3, #2
 800549a:	d107      	bne.n	80054ac <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800549c:	4b63      	ldr	r3, [pc, #396]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d115      	bne.n	80054d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e0b9      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d107      	bne.n	80054c4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054b4:	4b5d      	ldr	r3, [pc, #372]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d109      	bne.n	80054d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0ad      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054c4:	4b59      	ldr	r3, [pc, #356]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e0a5      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80054d4:	f000 f8b4 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 80054d8:	4603      	mov	r3, r0
 80054da:	4a55      	ldr	r2, [pc, #340]	@ (8005630 <HAL_RCC_ClockConfig+0x264>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d90f      	bls.n	8005500 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80054e0:	4b52      	ldr	r3, [pc, #328]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d109      	bne.n	8005500 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80054ec:	4b4f      	ldr	r3, [pc, #316]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054f4:	4a4d      	ldr	r2, [pc, #308]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80054f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054fa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80054fc:	2380      	movs	r3, #128	@ 0x80
 80054fe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005500:	4b4a      	ldr	r3, [pc, #296]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f023 0203 	bic.w	r2, r3, #3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	4947      	ldr	r1, [pc, #284]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800550e:	4313      	orrs	r3, r2
 8005510:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005512:	f7fd fb79 	bl	8002c08 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005518:	e00a      	b.n	8005530 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800551a:	f7fd fb75 	bl	8002c08 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005528:	4293      	cmp	r3, r2
 800552a:	d901      	bls.n	8005530 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e077      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005530:	4b3e      	ldr	r3, [pc, #248]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 020c 	and.w	r2, r3, #12
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	429a      	cmp	r2, r3
 8005540:	d1eb      	bne.n	800551a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2b80      	cmp	r3, #128	@ 0x80
 8005546:	d105      	bne.n	8005554 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005548:	4b38      	ldr	r3, [pc, #224]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	4a37      	ldr	r2, [pc, #220]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800554e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005552:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d010      	beq.n	8005582 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	4b31      	ldr	r3, [pc, #196]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800556c:	429a      	cmp	r2, r3
 800556e:	d208      	bcs.n	8005582 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005570:	4b2e      	ldr	r3, [pc, #184]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	492b      	ldr	r1, [pc, #172]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 800557e:	4313      	orrs	r3, r2
 8005580:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005582:	4b29      	ldr	r3, [pc, #164]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 030f 	and.w	r3, r3, #15
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	429a      	cmp	r2, r3
 800558e:	d210      	bcs.n	80055b2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005590:	4b25      	ldr	r3, [pc, #148]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f023 020f 	bic.w	r2, r3, #15
 8005598:	4923      	ldr	r1, [pc, #140]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	4313      	orrs	r3, r2
 800559e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055a0:	4b21      	ldr	r3, [pc, #132]	@ (8005628 <HAL_RCC_ClockConfig+0x25c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 030f 	and.w	r3, r3, #15
 80055a8:	683a      	ldr	r2, [r7, #0]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d001      	beq.n	80055b2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e036      	b.n	8005620 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0304 	and.w	r3, r3, #4
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d008      	beq.n	80055d0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055be:	4b1b      	ldr	r3, [pc, #108]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	4918      	ldr	r1, [pc, #96]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d009      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055dc:	4b13      	ldr	r3, [pc, #76]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	00db      	lsls	r3, r3, #3
 80055ea:	4910      	ldr	r1, [pc, #64]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055f0:	f000 f826 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 80055f4:	4602      	mov	r2, r0
 80055f6:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <HAL_RCC_ClockConfig+0x260>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	091b      	lsrs	r3, r3, #4
 80055fc:	f003 030f 	and.w	r3, r3, #15
 8005600:	490c      	ldr	r1, [pc, #48]	@ (8005634 <HAL_RCC_ClockConfig+0x268>)
 8005602:	5ccb      	ldrb	r3, [r1, r3]
 8005604:	f003 031f 	and.w	r3, r3, #31
 8005608:	fa22 f303 	lsr.w	r3, r2, r3
 800560c:	4a0a      	ldr	r2, [pc, #40]	@ (8005638 <HAL_RCC_ClockConfig+0x26c>)
 800560e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005610:	4b0a      	ldr	r3, [pc, #40]	@ (800563c <HAL_RCC_ClockConfig+0x270>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f7fd faa7 	bl	8002b68 <HAL_InitTick>
 800561a:	4603      	mov	r3, r0
 800561c:	73fb      	strb	r3, [r7, #15]

  return status;
 800561e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005620:	4618      	mov	r0, r3
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	40022000 	.word	0x40022000
 800562c:	40021000 	.word	0x40021000
 8005630:	04c4b400 	.word	0x04c4b400
 8005634:	0800b414 	.word	0x0800b414
 8005638:	2000001c 	.word	0x2000001c
 800563c:	20000030 	.word	0x20000030

08005640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005640:	b480      	push	{r7}
 8005642:	b089      	sub	sp, #36	@ 0x24
 8005644:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	61fb      	str	r3, [r7, #28]
 800564a:	2300      	movs	r3, #0
 800564c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800564e:	4b3e      	ldr	r3, [pc, #248]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 030c 	and.w	r3, r3, #12
 8005656:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005658:	4b3b      	ldr	r3, [pc, #236]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f003 0303 	and.w	r3, r3, #3
 8005660:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d005      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x34>
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	2b0c      	cmp	r3, #12
 800566c:	d121      	bne.n	80056b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d11e      	bne.n	80056b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005674:	4b34      	ldr	r3, [pc, #208]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0308 	and.w	r3, r3, #8
 800567c:	2b00      	cmp	r3, #0
 800567e:	d107      	bne.n	8005690 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005680:	4b31      	ldr	r3, [pc, #196]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005682:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005686:	0a1b      	lsrs	r3, r3, #8
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	61fb      	str	r3, [r7, #28]
 800568e:	e005      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005690:	4b2d      	ldr	r3, [pc, #180]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	091b      	lsrs	r3, r3, #4
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800569c:	4a2b      	ldr	r2, [pc, #172]	@ (800574c <HAL_RCC_GetSysClockFreq+0x10c>)
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10d      	bne.n	80056c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056b0:	e00a      	b.n	80056c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b04      	cmp	r3, #4
 80056b6:	d102      	bne.n	80056be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056b8:	4b25      	ldr	r3, [pc, #148]	@ (8005750 <HAL_RCC_GetSysClockFreq+0x110>)
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	e004      	b.n	80056c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d101      	bne.n	80056c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056c4:	4b23      	ldr	r3, [pc, #140]	@ (8005754 <HAL_RCC_GetSysClockFreq+0x114>)
 80056c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	2b0c      	cmp	r3, #12
 80056cc:	d134      	bne.n	8005738 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d003      	beq.n	80056e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b03      	cmp	r3, #3
 80056e2:	d003      	beq.n	80056ec <HAL_RCC_GetSysClockFreq+0xac>
 80056e4:	e005      	b.n	80056f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80056e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005750 <HAL_RCC_GetSysClockFreq+0x110>)
 80056e8:	617b      	str	r3, [r7, #20]
      break;
 80056ea:	e005      	b.n	80056f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80056ec:	4b19      	ldr	r3, [pc, #100]	@ (8005754 <HAL_RCC_GetSysClockFreq+0x114>)
 80056ee:	617b      	str	r3, [r7, #20]
      break;
 80056f0:	e002      	b.n	80056f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	617b      	str	r3, [r7, #20]
      break;
 80056f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056f8:	4b13      	ldr	r3, [pc, #76]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	3301      	adds	r3, #1
 8005704:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005706:	4b10      	ldr	r3, [pc, #64]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	0a1b      	lsrs	r3, r3, #8
 800570c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	fb03 f202 	mul.w	r2, r3, r2
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	fbb2 f3f3 	udiv	r3, r2, r3
 800571c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800571e:	4b0a      	ldr	r3, [pc, #40]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x108>)
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	0e5b      	lsrs	r3, r3, #25
 8005724:	f003 0303 	and.w	r3, r3, #3
 8005728:	3301      	adds	r3, #1
 800572a:	005b      	lsls	r3, r3, #1
 800572c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	fbb2 f3f3 	udiv	r3, r2, r3
 8005736:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005738:	69bb      	ldr	r3, [r7, #24]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3724      	adds	r7, #36	@ 0x24
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40021000 	.word	0x40021000
 800574c:	0800b42c 	.word	0x0800b42c
 8005750:	00f42400 	.word	0x00f42400
 8005754:	007a1200 	.word	0x007a1200

08005758 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800575c:	4b03      	ldr	r3, [pc, #12]	@ (800576c <HAL_RCC_GetHCLKFreq+0x14>)
 800575e:	681b      	ldr	r3, [r3, #0]
}
 8005760:	4618      	mov	r0, r3
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	2000001c 	.word	0x2000001c

08005770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005774:	f7ff fff0 	bl	8005758 <HAL_RCC_GetHCLKFreq>
 8005778:	4602      	mov	r2, r0
 800577a:	4b06      	ldr	r3, [pc, #24]	@ (8005794 <HAL_RCC_GetPCLK1Freq+0x24>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	0a1b      	lsrs	r3, r3, #8
 8005780:	f003 0307 	and.w	r3, r3, #7
 8005784:	4904      	ldr	r1, [pc, #16]	@ (8005798 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005786:	5ccb      	ldrb	r3, [r1, r3]
 8005788:	f003 031f 	and.w	r3, r3, #31
 800578c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005790:	4618      	mov	r0, r3
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40021000 	.word	0x40021000
 8005798:	0800b424 	.word	0x0800b424

0800579c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80057a0:	f7ff ffda 	bl	8005758 <HAL_RCC_GetHCLKFreq>
 80057a4:	4602      	mov	r2, r0
 80057a6:	4b06      	ldr	r3, [pc, #24]	@ (80057c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	0adb      	lsrs	r3, r3, #11
 80057ac:	f003 0307 	and.w	r3, r3, #7
 80057b0:	4904      	ldr	r1, [pc, #16]	@ (80057c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80057b2:	5ccb      	ldrb	r3, [r1, r3]
 80057b4:	f003 031f 	and.w	r3, r3, #31
 80057b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057bc:	4618      	mov	r0, r3
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40021000 	.word	0x40021000
 80057c4:	0800b424 	.word	0x0800b424

080057c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80057d0:	2300      	movs	r3, #0
 80057d2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80057d4:	4b27      	ldr	r3, [pc, #156]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80057e0:	f7ff f916 	bl	8004a10 <HAL_PWREx_GetVoltageRange>
 80057e4:	6178      	str	r0, [r7, #20]
 80057e6:	e014      	b.n	8005812 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057e8:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ec:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80057f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057fc:	60fb      	str	r3, [r7, #12]
 80057fe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005800:	f7ff f906 	bl	8004a10 <HAL_PWREx_GetVoltageRange>
 8005804:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005806:	4b1b      	ldr	r3, [pc, #108]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580a:	4a1a      	ldr	r2, [pc, #104]	@ (8005874 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800580c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005810:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005818:	d10b      	bne.n	8005832 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b80      	cmp	r3, #128	@ 0x80
 800581e:	d913      	bls.n	8005848 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2ba0      	cmp	r3, #160	@ 0xa0
 8005824:	d902      	bls.n	800582c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005826:	2302      	movs	r3, #2
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	e00d      	b.n	8005848 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800582c:	2301      	movs	r3, #1
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	e00a      	b.n	8005848 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b7f      	cmp	r3, #127	@ 0x7f
 8005836:	d902      	bls.n	800583e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005838:	2302      	movs	r3, #2
 800583a:	613b      	str	r3, [r7, #16]
 800583c:	e004      	b.n	8005848 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b70      	cmp	r3, #112	@ 0x70
 8005842:	d101      	bne.n	8005848 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005844:	2301      	movs	r3, #1
 8005846:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005848:	4b0b      	ldr	r3, [pc, #44]	@ (8005878 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f023 020f 	bic.w	r2, r3, #15
 8005850:	4909      	ldr	r1, [pc, #36]	@ (8005878 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	4313      	orrs	r3, r2
 8005856:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005858:	4b07      	ldr	r3, [pc, #28]	@ (8005878 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 030f 	and.w	r3, r3, #15
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	429a      	cmp	r2, r3
 8005864:	d001      	beq.n	800586a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e000      	b.n	800586c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3718      	adds	r7, #24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40021000 	.word	0x40021000
 8005878:	40022000 	.word	0x40022000

0800587c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005882:	4b2d      	ldr	r3, [pc, #180]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b03      	cmp	r3, #3
 8005890:	d00b      	beq.n	80058aa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2b03      	cmp	r3, #3
 8005896:	d825      	bhi.n	80058e4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d008      	beq.n	80058b0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d11f      	bne.n	80058e4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80058a4:	4b25      	ldr	r3, [pc, #148]	@ (800593c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80058a6:	613b      	str	r3, [r7, #16]
    break;
 80058a8:	e01f      	b.n	80058ea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80058aa:	4b25      	ldr	r3, [pc, #148]	@ (8005940 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80058ac:	613b      	str	r3, [r7, #16]
    break;
 80058ae:	e01c      	b.n	80058ea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80058b0:	4b21      	ldr	r3, [pc, #132]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0308 	and.w	r3, r3, #8
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d107      	bne.n	80058cc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80058bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058c2:	0a1b      	lsrs	r3, r3, #8
 80058c4:	f003 030f 	and.w	r3, r3, #15
 80058c8:	617b      	str	r3, [r7, #20]
 80058ca:	e005      	b.n	80058d8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80058cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	091b      	lsrs	r3, r3, #4
 80058d2:	f003 030f 	and.w	r3, r3, #15
 80058d6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80058d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005944 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058e0:	613b      	str	r3, [r7, #16]
    break;
 80058e2:	e002      	b.n	80058ea <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80058e4:	2300      	movs	r3, #0
 80058e6:	613b      	str	r3, [r7, #16]
    break;
 80058e8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058ea:	4b13      	ldr	r3, [pc, #76]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	091b      	lsrs	r3, r3, #4
 80058f0:	f003 030f 	and.w	r3, r3, #15
 80058f4:	3301      	adds	r3, #1
 80058f6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80058f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	0a1b      	lsrs	r3, r3, #8
 80058fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	fb03 f202 	mul.w	r2, r3, r2
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	fbb2 f3f3 	udiv	r3, r2, r3
 800590e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005910:	4b09      	ldr	r3, [pc, #36]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	0e5b      	lsrs	r3, r3, #25
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	3301      	adds	r3, #1
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	fbb2 f3f3 	udiv	r3, r2, r3
 8005928:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800592a:	683b      	ldr	r3, [r7, #0]
}
 800592c:	4618      	mov	r0, r3
 800592e:	371c      	adds	r7, #28
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr
 8005938:	40021000 	.word	0x40021000
 800593c:	00f42400 	.word	0x00f42400
 8005940:	007a1200 	.word	0x007a1200
 8005944:	0800b42c 	.word	0x0800b42c

08005948 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005950:	2300      	movs	r3, #0
 8005952:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005954:	2300      	movs	r3, #0
 8005956:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005960:	2b00      	cmp	r3, #0
 8005962:	d040      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005968:	2b80      	cmp	r3, #128	@ 0x80
 800596a:	d02a      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800596c:	2b80      	cmp	r3, #128	@ 0x80
 800596e:	d825      	bhi.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005970:	2b60      	cmp	r3, #96	@ 0x60
 8005972:	d026      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005974:	2b60      	cmp	r3, #96	@ 0x60
 8005976:	d821      	bhi.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005978:	2b40      	cmp	r3, #64	@ 0x40
 800597a:	d006      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800597c:	2b40      	cmp	r3, #64	@ 0x40
 800597e:	d81d      	bhi.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d009      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005984:	2b20      	cmp	r3, #32
 8005986:	d010      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005988:	e018      	b.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800598a:	4b89      	ldr	r3, [pc, #548]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	4a88      	ldr	r2, [pc, #544]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005994:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005996:	e015      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3304      	adds	r3, #4
 800599c:	2100      	movs	r1, #0
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 fb02 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80059a8:	e00c      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3320      	adds	r3, #32
 80059ae:	2100      	movs	r1, #0
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 fbed 	bl	8006190 <RCCEx_PLLSAI2_Config>
 80059b6:	4603      	mov	r3, r0
 80059b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80059ba:	e003      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	74fb      	strb	r3, [r7, #19]
      break;
 80059c0:	e000      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80059c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10b      	bne.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059ca:	4b79      	ldr	r3, [pc, #484]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059d0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d8:	4975      	ldr	r1, [pc, #468]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80059e0:	e001      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e2:	7cfb      	ldrb	r3, [r7, #19]
 80059e4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d047      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059fa:	d030      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80059fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a00:	d82a      	bhi.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a06:	d02a      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a0c:	d824      	bhi.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005a0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a12:	d008      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a18:	d81e      	bhi.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00a      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a22:	d010      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005a24:	e018      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005a26:	4b62      	ldr	r3, [pc, #392]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	4a61      	ldr	r2, [pc, #388]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a30:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a32:	e015      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	3304      	adds	r3, #4
 8005a38:	2100      	movs	r1, #0
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fab4 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 8005a40:	4603      	mov	r3, r0
 8005a42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a44:	e00c      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	3320      	adds	r3, #32
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fb9f 	bl	8006190 <RCCEx_PLLSAI2_Config>
 8005a52:	4603      	mov	r3, r0
 8005a54:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a56:	e003      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	74fb      	strb	r3, [r7, #19]
      break;
 8005a5c:	e000      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005a5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a60:	7cfb      	ldrb	r3, [r7, #19]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005a66:	4b52      	ldr	r3, [pc, #328]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a74:	494e      	ldr	r1, [pc, #312]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005a7c:	e001      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a7e:	7cfb      	ldrb	r3, [r7, #19]
 8005a80:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 809f 	beq.w	8005bce <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a90:	2300      	movs	r3, #0
 8005a92:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a94:	4b46      	ldr	r3, [pc, #280]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00d      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aaa:	4b41      	ldr	r3, [pc, #260]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aae:	4a40      	ldr	r2, [pc, #256]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ab4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ab6:	4b3e      	ldr	r3, [pc, #248]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a3a      	ldr	r2, [pc, #232]	@ (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ad0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ad2:	f7fd f899 	bl	8002c08 <HAL_GetTick>
 8005ad6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ad8:	e009      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ada:	f7fd f895 	bl	8002c08 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d902      	bls.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	74fb      	strb	r3, [r7, #19]
        break;
 8005aec:	e005      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005aee:	4b31      	ldr	r3, [pc, #196]	@ (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d0ef      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005afa:	7cfb      	ldrb	r3, [r7, #19]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d15b      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b00:	4b2b      	ldr	r3, [pc, #172]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b0a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01f      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d019      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b1e:	4b24      	ldr	r3, [pc, #144]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b28:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b2a:	4b21      	ldr	r3, [pc, #132]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b30:	4a1f      	ldr	r2, [pc, #124]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b40:	4a1b      	ldr	r2, [pc, #108]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b4a:	4a19      	ldr	r2, [pc, #100]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d016      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5c:	f7fd f854 	bl	8002c08 <HAL_GetTick>
 8005b60:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b62:	e00b      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b64:	f7fd f850 	bl	8002c08 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d902      	bls.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	74fb      	strb	r3, [r7, #19]
            break;
 8005b7a:	e006      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d0ec      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005b8a:	7cfb      	ldrb	r3, [r7, #19]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d10c      	bne.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b90:	4b07      	ldr	r3, [pc, #28]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba0:	4903      	ldr	r1, [pc, #12]	@ (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005ba8:	e008      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005baa:	7cfb      	ldrb	r3, [r7, #19]
 8005bac:	74bb      	strb	r3, [r7, #18]
 8005bae:	e005      	b.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bb8:	7cfb      	ldrb	r3, [r7, #19]
 8005bba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bbc:	7c7b      	ldrb	r3, [r7, #17]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d105      	bne.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc2:	4ba0      	ldr	r3, [pc, #640]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc6:	4a9f      	ldr	r2, [pc, #636]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bcc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00a      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bda:	4b9a      	ldr	r3, [pc, #616]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be0:	f023 0203 	bic.w	r2, r3, #3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be8:	4996      	ldr	r1, [pc, #600]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00a      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bfc:	4b91      	ldr	r3, [pc, #580]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c02:	f023 020c 	bic.w	r2, r3, #12
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	498e      	ldr	r1, [pc, #568]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0304 	and.w	r3, r3, #4
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c1e:	4b89      	ldr	r3, [pc, #548]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2c:	4985      	ldr	r1, [pc, #532]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0308 	and.w	r3, r3, #8
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00a      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c40:	4b80      	ldr	r3, [pc, #512]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c4e:	497d      	ldr	r1, [pc, #500]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0310 	and.w	r3, r3, #16
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c62:	4b78      	ldr	r3, [pc, #480]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c70:	4974      	ldr	r1, [pc, #464]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0320 	and.w	r3, r3, #32
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00a      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c84:	4b6f      	ldr	r3, [pc, #444]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c92:	496c      	ldr	r1, [pc, #432]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00a      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ca6:	4b67      	ldr	r3, [pc, #412]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cb4:	4963      	ldr	r1, [pc, #396]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00a      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005cc8:	4b5e      	ldr	r3, [pc, #376]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cd6:	495b      	ldr	r1, [pc, #364]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00a      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cea:	4b56      	ldr	r3, [pc, #344]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cf0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf8:	4952      	ldr	r1, [pc, #328]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00a      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d12:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d1a:	494a      	ldr	r1, [pc, #296]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d2e:	4b45      	ldr	r3, [pc, #276]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d3c:	4941      	ldr	r1, [pc, #260]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d50:	4b3c      	ldr	r3, [pc, #240]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d56:	f023 0203 	bic.w	r2, r3, #3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d5e:	4939      	ldr	r1, [pc, #228]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d028      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d72:	4b34      	ldr	r3, [pc, #208]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d78:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d80:	4930      	ldr	r1, [pc, #192]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d90:	d106      	bne.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d92:	4b2c      	ldr	r3, [pc, #176]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	4a2b      	ldr	r2, [pc, #172]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d9c:	60d3      	str	r3, [r2, #12]
 8005d9e:	e011      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005da4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005da8:	d10c      	bne.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3304      	adds	r3, #4
 8005dae:	2101      	movs	r1, #1
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 f8f9 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 8005db6:	4603      	mov	r3, r0
 8005db8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005dba:	7cfb      	ldrb	r3, [r7, #19]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005dc0:	7cfb      	ldrb	r3, [r7, #19]
 8005dc2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d04d      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dd8:	d108      	bne.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005dda:	4b1a      	ldr	r3, [pc, #104]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ddc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005de0:	4a18      	ldr	r2, [pc, #96]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005de6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005dea:	e012      	b.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005dec:	4b15      	ldr	r3, [pc, #84]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005df2:	4a14      	ldr	r2, [pc, #80]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005df4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005df8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005dfc:	4b11      	ldr	r3, [pc, #68]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e0a:	490e      	ldr	r1, [pc, #56]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e1a:	d106      	bne.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e1c:	4b09      	ldr	r3, [pc, #36]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	4a08      	ldr	r2, [pc, #32]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e26:	60d3      	str	r3, [r2, #12]
 8005e28:	e020      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e32:	d109      	bne.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e34:	4b03      	ldr	r3, [pc, #12]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	4a02      	ldr	r2, [pc, #8]	@ (8005e44 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e3e:	60d3      	str	r3, [r2, #12]
 8005e40:	e014      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005e42:	bf00      	nop
 8005e44:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005e50:	d10c      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	3304      	adds	r3, #4
 8005e56:	2101      	movs	r1, #1
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 f8a5 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e62:	7cfb      	ldrb	r3, [r7, #19]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d001      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005e68:	7cfb      	ldrb	r3, [r7, #19]
 8005e6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d028      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e78:	4b4a      	ldr	r3, [pc, #296]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e86:	4947      	ldr	r1, [pc, #284]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e96:	d106      	bne.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e98:	4b42      	ldr	r3, [pc, #264]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	4a41      	ldr	r2, [pc, #260]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ea2:	60d3      	str	r3, [r2, #12]
 8005ea4:	e011      	b.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005eaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005eae:	d10c      	bne.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 f876 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ec0:	7cfb      	ldrb	r3, [r7, #19]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005ec6:	7cfb      	ldrb	r3, [r7, #19]
 8005ec8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d01e      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005ed6:	4b33      	ldr	r3, [pc, #204]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005edc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ee6:	492f      	ldr	r1, [pc, #188]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ef8:	d10c      	bne.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3304      	adds	r3, #4
 8005efe:	2102      	movs	r1, #2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 f851 	bl	8005fa8 <RCCEx_PLLSAI1_Config>
 8005f06:	4603      	mov	r3, r0
 8005f08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f0a:	7cfb      	ldrb	r3, [r7, #19]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005f10:	7cfb      	ldrb	r3, [r7, #19]
 8005f12:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00b      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f20:	4b20      	ldr	r3, [pc, #128]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f26:	f023 0204 	bic.w	r2, r3, #4
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f30:	491c      	ldr	r1, [pc, #112]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00b      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005f44:	4b17      	ldr	r3, [pc, #92]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f4a:	f023 0218 	bic.w	r2, r3, #24
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f54:	4913      	ldr	r1, [pc, #76]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d017      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005f68:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f78:	490a      	ldr	r1, [pc, #40]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f8a:	d105      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f8c:	4b05      	ldr	r3, [pc, #20]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	4a04      	ldr	r2, [pc, #16]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f96:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005f98:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40021000 	.word	0x40021000

08005fa8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005fb6:	4b72      	ldr	r3, [pc, #456]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0303 	and.w	r3, r3, #3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00e      	beq.n	8005fe0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005fc2:	4b6f      	ldr	r3, [pc, #444]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	f003 0203 	and.w	r2, r3, #3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d103      	bne.n	8005fda <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
       ||
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d142      	bne.n	8006060 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	73fb      	strb	r3, [r7, #15]
 8005fde:	e03f      	b.n	8006060 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b03      	cmp	r3, #3
 8005fe6:	d018      	beq.n	800601a <RCCEx_PLLSAI1_Config+0x72>
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d825      	bhi.n	8006038 <RCCEx_PLLSAI1_Config+0x90>
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d002      	beq.n	8005ff6 <RCCEx_PLLSAI1_Config+0x4e>
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d009      	beq.n	8006008 <RCCEx_PLLSAI1_Config+0x60>
 8005ff4:	e020      	b.n	8006038 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ff6:	4b62      	ldr	r3, [pc, #392]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d11d      	bne.n	800603e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006006:	e01a      	b.n	800603e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006008:	4b5d      	ldr	r3, [pc, #372]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006010:	2b00      	cmp	r3, #0
 8006012:	d116      	bne.n	8006042 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006018:	e013      	b.n	8006042 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800601a:	4b59      	ldr	r3, [pc, #356]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10f      	bne.n	8006046 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006026:	4b56      	ldr	r3, [pc, #344]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d109      	bne.n	8006046 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006036:	e006      	b.n	8006046 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	73fb      	strb	r3, [r7, #15]
      break;
 800603c:	e004      	b.n	8006048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800603e:	bf00      	nop
 8006040:	e002      	b.n	8006048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006042:	bf00      	nop
 8006044:	e000      	b.n	8006048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006046:	bf00      	nop
    }

    if(status == HAL_OK)
 8006048:	7bfb      	ldrb	r3, [r7, #15]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d108      	bne.n	8006060 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800604e:	4b4c      	ldr	r3, [pc, #304]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f023 0203 	bic.w	r2, r3, #3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4949      	ldr	r1, [pc, #292]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800605c:	4313      	orrs	r3, r2
 800605e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	2b00      	cmp	r3, #0
 8006064:	f040 8086 	bne.w	8006174 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006068:	4b45      	ldr	r3, [pc, #276]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a44      	ldr	r2, [pc, #272]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800606e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006072:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006074:	f7fc fdc8 	bl	8002c08 <HAL_GetTick>
 8006078:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800607a:	e009      	b.n	8006090 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800607c:	f7fc fdc4 	bl	8002c08 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d902      	bls.n	8006090 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	73fb      	strb	r3, [r7, #15]
        break;
 800608e:	e005      	b.n	800609c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006090:	4b3b      	ldr	r3, [pc, #236]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1ef      	bne.n	800607c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800609c:	7bfb      	ldrb	r3, [r7, #15]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d168      	bne.n	8006174 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d113      	bne.n	80060d0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060a8:	4b35      	ldr	r3, [pc, #212]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	4b35      	ldr	r3, [pc, #212]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1dc>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6892      	ldr	r2, [r2, #8]
 80060b4:	0211      	lsls	r1, r2, #8
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	68d2      	ldr	r2, [r2, #12]
 80060ba:	06d2      	lsls	r2, r2, #27
 80060bc:	4311      	orrs	r1, r2
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	6852      	ldr	r2, [r2, #4]
 80060c2:	3a01      	subs	r2, #1
 80060c4:	0112      	lsls	r2, r2, #4
 80060c6:	430a      	orrs	r2, r1
 80060c8:	492d      	ldr	r1, [pc, #180]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	610b      	str	r3, [r1, #16]
 80060ce:	e02d      	b.n	800612c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d115      	bne.n	8006102 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	4b2b      	ldr	r3, [pc, #172]	@ (8006188 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060dc:	4013      	ands	r3, r2
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	6892      	ldr	r2, [r2, #8]
 80060e2:	0211      	lsls	r1, r2, #8
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6912      	ldr	r2, [r2, #16]
 80060e8:	0852      	lsrs	r2, r2, #1
 80060ea:	3a01      	subs	r2, #1
 80060ec:	0552      	lsls	r2, r2, #21
 80060ee:	4311      	orrs	r1, r2
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	6852      	ldr	r2, [r2, #4]
 80060f4:	3a01      	subs	r2, #1
 80060f6:	0112      	lsls	r2, r2, #4
 80060f8:	430a      	orrs	r2, r1
 80060fa:	4921      	ldr	r1, [pc, #132]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	610b      	str	r3, [r1, #16]
 8006100:	e014      	b.n	800612c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006102:	4b1f      	ldr	r3, [pc, #124]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006104:	691a      	ldr	r2, [r3, #16]
 8006106:	4b21      	ldr	r3, [pc, #132]	@ (800618c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006108:	4013      	ands	r3, r2
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6892      	ldr	r2, [r2, #8]
 800610e:	0211      	lsls	r1, r2, #8
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6952      	ldr	r2, [r2, #20]
 8006114:	0852      	lsrs	r2, r2, #1
 8006116:	3a01      	subs	r2, #1
 8006118:	0652      	lsls	r2, r2, #25
 800611a:	4311      	orrs	r1, r2
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	6852      	ldr	r2, [r2, #4]
 8006120:	3a01      	subs	r2, #1
 8006122:	0112      	lsls	r2, r2, #4
 8006124:	430a      	orrs	r2, r1
 8006126:	4916      	ldr	r1, [pc, #88]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006128:	4313      	orrs	r3, r2
 800612a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800612c:	4b14      	ldr	r3, [pc, #80]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a13      	ldr	r2, [pc, #76]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006132:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006136:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006138:	f7fc fd66 	bl	8002c08 <HAL_GetTick>
 800613c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800613e:	e009      	b.n	8006154 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006140:	f7fc fd62 	bl	8002c08 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d902      	bls.n	8006154 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	73fb      	strb	r3, [r7, #15]
          break;
 8006152:	e005      	b.n	8006160 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006154:	4b0a      	ldr	r3, [pc, #40]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0ef      	beq.n	8006140 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006160:	7bfb      	ldrb	r3, [r7, #15]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d106      	bne.n	8006174 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006166:	4b06      	ldr	r3, [pc, #24]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006168:	691a      	ldr	r2, [r3, #16]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	4904      	ldr	r1, [pc, #16]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006170:	4313      	orrs	r3, r2
 8006172:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006174:	7bfb      	ldrb	r3, [r7, #15]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	40021000 	.word	0x40021000
 8006184:	07ff800f 	.word	0x07ff800f
 8006188:	ff9f800f 	.word	0xff9f800f
 800618c:	f9ff800f 	.word	0xf9ff800f

08006190 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800619e:	4b72      	ldr	r3, [pc, #456]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f003 0303 	and.w	r3, r3, #3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00e      	beq.n	80061c8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80061aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	f003 0203 	and.w	r2, r3, #3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d103      	bne.n	80061c2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
       ||
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d142      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	73fb      	strb	r3, [r7, #15]
 80061c6:	e03f      	b.n	8006248 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	d018      	beq.n	8006202 <RCCEx_PLLSAI2_Config+0x72>
 80061d0:	2b03      	cmp	r3, #3
 80061d2:	d825      	bhi.n	8006220 <RCCEx_PLLSAI2_Config+0x90>
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d002      	beq.n	80061de <RCCEx_PLLSAI2_Config+0x4e>
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d009      	beq.n	80061f0 <RCCEx_PLLSAI2_Config+0x60>
 80061dc:	e020      	b.n	8006220 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80061de:	4b62      	ldr	r3, [pc, #392]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d11d      	bne.n	8006226 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061ee:	e01a      	b.n	8006226 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80061f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d116      	bne.n	800622a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006200:	e013      	b.n	800622a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006202:	4b59      	ldr	r3, [pc, #356]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10f      	bne.n	800622e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800620e:	4b56      	ldr	r3, [pc, #344]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d109      	bne.n	800622e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800621e:	e006      	b.n	800622e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	73fb      	strb	r3, [r7, #15]
      break;
 8006224:	e004      	b.n	8006230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006226:	bf00      	nop
 8006228:	e002      	b.n	8006230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800622a:	bf00      	nop
 800622c:	e000      	b.n	8006230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800622e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d108      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006236:	4b4c      	ldr	r3, [pc, #304]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f023 0203 	bic.w	r2, r3, #3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4949      	ldr	r1, [pc, #292]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006244:	4313      	orrs	r3, r2
 8006246:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	2b00      	cmp	r3, #0
 800624c:	f040 8086 	bne.w	800635c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006250:	4b45      	ldr	r3, [pc, #276]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a44      	ldr	r2, [pc, #272]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006256:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800625a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800625c:	f7fc fcd4 	bl	8002c08 <HAL_GetTick>
 8006260:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006262:	e009      	b.n	8006278 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006264:	f7fc fcd0 	bl	8002c08 <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	2b02      	cmp	r3, #2
 8006270:	d902      	bls.n	8006278 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	73fb      	strb	r3, [r7, #15]
        break;
 8006276:	e005      	b.n	8006284 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006278:	4b3b      	ldr	r3, [pc, #236]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1ef      	bne.n	8006264 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d168      	bne.n	800635c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d113      	bne.n	80062b8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006290:	4b35      	ldr	r3, [pc, #212]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006292:	695a      	ldr	r2, [r3, #20]
 8006294:	4b35      	ldr	r3, [pc, #212]	@ (800636c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006296:	4013      	ands	r3, r2
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	6892      	ldr	r2, [r2, #8]
 800629c:	0211      	lsls	r1, r2, #8
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	68d2      	ldr	r2, [r2, #12]
 80062a2:	06d2      	lsls	r2, r2, #27
 80062a4:	4311      	orrs	r1, r2
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	6852      	ldr	r2, [r2, #4]
 80062aa:	3a01      	subs	r2, #1
 80062ac:	0112      	lsls	r2, r2, #4
 80062ae:	430a      	orrs	r2, r1
 80062b0:	492d      	ldr	r1, [pc, #180]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	614b      	str	r3, [r1, #20]
 80062b6:	e02d      	b.n	8006314 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d115      	bne.n	80062ea <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80062be:	4b2a      	ldr	r3, [pc, #168]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062c0:	695a      	ldr	r2, [r3, #20]
 80062c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006370 <RCCEx_PLLSAI2_Config+0x1e0>)
 80062c4:	4013      	ands	r3, r2
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	6892      	ldr	r2, [r2, #8]
 80062ca:	0211      	lsls	r1, r2, #8
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6912      	ldr	r2, [r2, #16]
 80062d0:	0852      	lsrs	r2, r2, #1
 80062d2:	3a01      	subs	r2, #1
 80062d4:	0552      	lsls	r2, r2, #21
 80062d6:	4311      	orrs	r1, r2
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	6852      	ldr	r2, [r2, #4]
 80062dc:	3a01      	subs	r2, #1
 80062de:	0112      	lsls	r2, r2, #4
 80062e0:	430a      	orrs	r2, r1
 80062e2:	4921      	ldr	r1, [pc, #132]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062e4:	4313      	orrs	r3, r2
 80062e6:	614b      	str	r3, [r1, #20]
 80062e8:	e014      	b.n	8006314 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80062ea:	4b1f      	ldr	r3, [pc, #124]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062ec:	695a      	ldr	r2, [r3, #20]
 80062ee:	4b21      	ldr	r3, [pc, #132]	@ (8006374 <RCCEx_PLLSAI2_Config+0x1e4>)
 80062f0:	4013      	ands	r3, r2
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6892      	ldr	r2, [r2, #8]
 80062f6:	0211      	lsls	r1, r2, #8
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6952      	ldr	r2, [r2, #20]
 80062fc:	0852      	lsrs	r2, r2, #1
 80062fe:	3a01      	subs	r2, #1
 8006300:	0652      	lsls	r2, r2, #25
 8006302:	4311      	orrs	r1, r2
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6852      	ldr	r2, [r2, #4]
 8006308:	3a01      	subs	r2, #1
 800630a:	0112      	lsls	r2, r2, #4
 800630c:	430a      	orrs	r2, r1
 800630e:	4916      	ldr	r1, [pc, #88]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006310:	4313      	orrs	r3, r2
 8006312:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006314:	4b14      	ldr	r3, [pc, #80]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a13      	ldr	r2, [pc, #76]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800631a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800631e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006320:	f7fc fc72 	bl	8002c08 <HAL_GetTick>
 8006324:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006326:	e009      	b.n	800633c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006328:	f7fc fc6e 	bl	8002c08 <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	2b02      	cmp	r3, #2
 8006334:	d902      	bls.n	800633c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	73fb      	strb	r3, [r7, #15]
          break;
 800633a:	e005      	b.n	8006348 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800633c:	4b0a      	ldr	r3, [pc, #40]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0ef      	beq.n	8006328 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d106      	bne.n	800635c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800634e:	4b06      	ldr	r3, [pc, #24]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006350:	695a      	ldr	r2, [r3, #20]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	4904      	ldr	r1, [pc, #16]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006358:	4313      	orrs	r3, r2
 800635a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800635c:	7bfb      	ldrb	r3, [r7, #15]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	40021000 	.word	0x40021000
 800636c:	07ff800f 	.word	0x07ff800f
 8006370:	ff9f800f 	.word	0xff9f800f
 8006374:	f9ff800f 	.word	0xf9ff800f

08006378 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e095      	b.n	80064b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638e:	2b00      	cmp	r3, #0
 8006390:	d108      	bne.n	80063a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800639a:	d009      	beq.n	80063b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	61da      	str	r2, [r3, #28]
 80063a2:	e005      	b.n	80063b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d106      	bne.n	80063d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7fb fd9e 	bl	8001f0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063f0:	d902      	bls.n	80063f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80063f2:	2300      	movs	r3, #0
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	e002      	b.n	80063fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006406:	d007      	beq.n	8006418 <HAL_SPI_Init+0xa0>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006410:	d002      	beq.n	8006418 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006428:	431a      	orrs	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	431a      	orrs	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	431a      	orrs	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006446:	431a      	orrs	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	69db      	ldr	r3, [r3, #28]
 800644c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006450:	431a      	orrs	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800645a:	ea42 0103 	orr.w	r1, r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006462:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	0c1b      	lsrs	r3, r3, #16
 8006474:	f003 0204 	and.w	r2, r3, #4
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800647c:	f003 0310 	and.w	r3, r3, #16
 8006480:	431a      	orrs	r2, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006486:	f003 0308 	and.w	r3, r3, #8
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006494:	ea42 0103 	orr.w	r1, r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064be:	b580      	push	{r7, lr}
 80064c0:	b088      	sub	sp, #32
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	60f8      	str	r0, [r7, #12]
 80064c6:	60b9      	str	r1, [r7, #8]
 80064c8:	603b      	str	r3, [r7, #0]
 80064ca:	4613      	mov	r3, r2
 80064cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ce:	f7fc fb9b 	bl	8002c08 <HAL_GetTick>
 80064d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064d4:	88fb      	ldrh	r3, [r7, #6]
 80064d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d001      	beq.n	80064e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80064e4:	2302      	movs	r3, #2
 80064e6:	e15c      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_SPI_Transmit+0x36>
 80064ee:	88fb      	ldrh	r3, [r7, #6]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d101      	bne.n	80064f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	e154      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d101      	bne.n	8006506 <HAL_SPI_Transmit+0x48>
 8006502:	2302      	movs	r3, #2
 8006504:	e14d      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2203      	movs	r2, #3
 8006512:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	88fa      	ldrh	r2, [r7, #6]
 8006526:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	88fa      	ldrh	r2, [r7, #6]
 800652c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006558:	d10f      	bne.n	800657a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006568:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006578:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006584:	2b40      	cmp	r3, #64	@ 0x40
 8006586:	d007      	beq.n	8006598 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065a0:	d952      	bls.n	8006648 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <HAL_SPI_Transmit+0xf2>
 80065aa:	8b7b      	ldrh	r3, [r7, #26]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d145      	bne.n	800663c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b4:	881a      	ldrh	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c0:	1c9a      	adds	r2, r3, #2
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065d4:	e032      	b.n	800663c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d112      	bne.n	800660a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e8:	881a      	ldrh	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f4:	1c9a      	adds	r2, r3, #2
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065fe:	b29b      	uxth	r3, r3
 8006600:	3b01      	subs	r3, #1
 8006602:	b29a      	uxth	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006608:	e018      	b.n	800663c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800660a:	f7fc fafd 	bl	8002c08 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	429a      	cmp	r2, r3
 8006618:	d803      	bhi.n	8006622 <HAL_SPI_Transmit+0x164>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006620:	d102      	bne.n	8006628 <HAL_SPI_Transmit+0x16a>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d109      	bne.n	800663c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e0b2      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1c7      	bne.n	80065d6 <HAL_SPI_Transmit+0x118>
 8006646:	e083      	b.n	8006750 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <HAL_SPI_Transmit+0x198>
 8006650:	8b7b      	ldrh	r3, [r7, #26]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d177      	bne.n	8006746 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800665a:	b29b      	uxth	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	d912      	bls.n	8006686 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006664:	881a      	ldrh	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006670:	1c9a      	adds	r2, r3, #2
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b02      	subs	r3, #2
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006684:	e05f      	b.n	8006746 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	330c      	adds	r3, #12
 8006690:	7812      	ldrb	r2, [r2, #0]
 8006692:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80066ac:	e04b      	b.n	8006746 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d12b      	bne.n	8006714 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d912      	bls.n	80066ec <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ca:	881a      	ldrh	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d6:	1c9a      	adds	r2, r3, #2
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	3b02      	subs	r3, #2
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066ea:	e02c      	b.n	8006746 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	330c      	adds	r3, #12
 80066f6:	7812      	ldrb	r2, [r2, #0]
 80066f8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fe:	1c5a      	adds	r2, r3, #1
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006708:	b29b      	uxth	r3, r3
 800670a:	3b01      	subs	r3, #1
 800670c:	b29a      	uxth	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006712:	e018      	b.n	8006746 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006714:	f7fc fa78 	bl	8002c08 <HAL_GetTick>
 8006718:	4602      	mov	r2, r0
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d803      	bhi.n	800672c <HAL_SPI_Transmit+0x26e>
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800672a:	d102      	bne.n	8006732 <HAL_SPI_Transmit+0x274>
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d109      	bne.n	8006746 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e02d      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1ae      	bne.n	80066ae <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006750:	69fa      	ldr	r2, [r7, #28]
 8006752:	6839      	ldr	r1, [r7, #0]
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 fcf5 	bl	8007144 <SPI_EndRxTxTransaction>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2220      	movs	r2, #32
 8006764:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10a      	bne.n	8006784 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	617b      	str	r3, [r7, #20]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	617b      	str	r3, [r7, #20]
 8006782:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006798:	2b00      	cmp	r3, #0
 800679a:	d001      	beq.n	80067a0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e000      	b.n	80067a2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80067a0:	2300      	movs	r3, #0
  }
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3720      	adds	r7, #32
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b088      	sub	sp, #32
 80067ae:	af02      	add	r7, sp, #8
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	603b      	str	r3, [r7, #0]
 80067b6:	4613      	mov	r3, r2
 80067b8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d001      	beq.n	80067ca <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80067c6:	2302      	movs	r3, #2
 80067c8:	e123      	b.n	8006a12 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067d2:	d112      	bne.n	80067fa <HAL_SPI_Receive+0x50>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d10e      	bne.n	80067fa <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2204      	movs	r2, #4
 80067e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80067e4:	88fa      	ldrh	r2, [r7, #6]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	4613      	mov	r3, r2
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	68b9      	ldr	r1, [r7, #8]
 80067f0:	68f8      	ldr	r0, [r7, #12]
 80067f2:	f000 f912 	bl	8006a1a <HAL_SPI_TransmitReceive>
 80067f6:	4603      	mov	r3, r0
 80067f8:	e10b      	b.n	8006a12 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fa:	f7fc fa05 	bl	8002c08 <HAL_GetTick>
 80067fe:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <HAL_SPI_Receive+0x62>
 8006806:	88fb      	ldrh	r3, [r7, #6]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e100      	b.n	8006a12 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006816:	2b01      	cmp	r3, #1
 8006818:	d101      	bne.n	800681e <HAL_SPI_Receive+0x74>
 800681a:	2302      	movs	r3, #2
 800681c:	e0f9      	b.n	8006a12 <HAL_SPI_Receive+0x268>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2204      	movs	r2, #4
 800682a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	88fa      	ldrh	r2, [r7, #6]
 800683e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	88fa      	ldrh	r2, [r7, #6]
 8006846:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006870:	d908      	bls.n	8006884 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006880:	605a      	str	r2, [r3, #4]
 8006882:	e007      	b.n	8006894 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685a      	ldr	r2, [r3, #4]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006892:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800689c:	d10f      	bne.n	80068be <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c8:	2b40      	cmp	r3, #64	@ 0x40
 80068ca:	d007      	beq.n	80068dc <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068e4:	d875      	bhi.n	80069d2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80068e6:	e037      	b.n	8006958 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d117      	bne.n	8006926 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f103 020c 	add.w	r2, r3, #12
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006902:	7812      	ldrb	r2, [r2, #0]
 8006904:	b2d2      	uxtb	r2, r2
 8006906:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006918:	b29b      	uxth	r3, r3
 800691a:	3b01      	subs	r3, #1
 800691c:	b29a      	uxth	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006924:	e018      	b.n	8006958 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006926:	f7fc f96f 	bl	8002c08 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	683a      	ldr	r2, [r7, #0]
 8006932:	429a      	cmp	r2, r3
 8006934:	d803      	bhi.n	800693e <HAL_SPI_Receive+0x194>
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800693c:	d102      	bne.n	8006944 <HAL_SPI_Receive+0x19a>
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d109      	bne.n	8006958 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e05c      	b.n	8006a12 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800695e:	b29b      	uxth	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1c1      	bne.n	80068e8 <HAL_SPI_Receive+0x13e>
 8006964:	e03b      	b.n	80069de <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b01      	cmp	r3, #1
 8006972:	d115      	bne.n	80069a0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	b292      	uxth	r2, r2
 8006980:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006986:	1c9a      	adds	r2, r3, #2
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006992:	b29b      	uxth	r3, r3
 8006994:	3b01      	subs	r3, #1
 8006996:	b29a      	uxth	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800699e:	e018      	b.n	80069d2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069a0:	f7fc f932 	bl	8002c08 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	683a      	ldr	r2, [r7, #0]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d803      	bhi.n	80069b8 <HAL_SPI_Receive+0x20e>
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069b6:	d102      	bne.n	80069be <HAL_SPI_Receive+0x214>
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d109      	bne.n	80069d2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e01f      	b.n	8006a12 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1c3      	bne.n	8006966 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	68f8      	ldr	r0, [r7, #12]
 80069e4:	f000 fb56 	bl	8007094 <SPI_EndRxTransaction>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d002      	beq.n	80069f4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2220      	movs	r2, #32
 80069f2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d001      	beq.n	8006a10 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e000      	b.n	8006a12 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006a10:	2300      	movs	r3, #0
  }
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3718      	adds	r7, #24
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b08a      	sub	sp, #40	@ 0x28
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	60b9      	str	r1, [r7, #8]
 8006a24:	607a      	str	r2, [r7, #4]
 8006a26:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a2c:	f7fc f8ec 	bl	8002c08 <HAL_GetTick>
 8006a30:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a38:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006a40:	887b      	ldrh	r3, [r7, #2]
 8006a42:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006a44:	887b      	ldrh	r3, [r7, #2]
 8006a46:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a48:	7ffb      	ldrb	r3, [r7, #31]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d00c      	beq.n	8006a68 <HAL_SPI_TransmitReceive+0x4e>
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a54:	d106      	bne.n	8006a64 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d102      	bne.n	8006a64 <HAL_SPI_TransmitReceive+0x4a>
 8006a5e:	7ffb      	ldrb	r3, [r7, #31]
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d001      	beq.n	8006a68 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a64:	2302      	movs	r3, #2
 8006a66:	e1f3      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d005      	beq.n	8006a7a <HAL_SPI_TransmitReceive+0x60>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <HAL_SPI_TransmitReceive+0x60>
 8006a74:	887b      	ldrh	r3, [r7, #2]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e1e8      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d101      	bne.n	8006a8c <HAL_SPI_TransmitReceive+0x72>
 8006a88:	2302      	movs	r3, #2
 8006a8a:	e1e1      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b04      	cmp	r3, #4
 8006a9e:	d003      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2205      	movs	r2, #5
 8006aa4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	887a      	ldrh	r2, [r7, #2]
 8006ab8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	887a      	ldrh	r2, [r7, #2]
 8006ac0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	887a      	ldrh	r2, [r7, #2]
 8006ace:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	887a      	ldrh	r2, [r7, #2]
 8006ad4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006aea:	d802      	bhi.n	8006af2 <HAL_SPI_TransmitReceive+0xd8>
 8006aec:	8abb      	ldrh	r3, [r7, #20]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d908      	bls.n	8006b04 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b00:	605a      	str	r2, [r3, #4]
 8006b02:	e007      	b.n	8006b14 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b12:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1e:	2b40      	cmp	r3, #64	@ 0x40
 8006b20:	d007      	beq.n	8006b32 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b3a:	f240 8083 	bls.w	8006c44 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d002      	beq.n	8006b4c <HAL_SPI_TransmitReceive+0x132>
 8006b46:	8afb      	ldrh	r3, [r7, #22]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d16f      	bne.n	8006c2c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b50:	881a      	ldrh	r2, [r3, #0]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5c:	1c9a      	adds	r2, r3, #2
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b70:	e05c      	b.n	8006c2c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d11b      	bne.n	8006bb8 <HAL_SPI_TransmitReceive+0x19e>
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d016      	beq.n	8006bb8 <HAL_SPI_TransmitReceive+0x19e>
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d113      	bne.n	8006bb8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b94:	881a      	ldrh	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba0:	1c9a      	adds	r2, r3, #2
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	3b01      	subs	r3, #1
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d11c      	bne.n	8006c00 <HAL_SPI_TransmitReceive+0x1e6>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d016      	beq.n	8006c00 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bdc:	b292      	uxth	r2, r2
 8006bde:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006be4:	1c9a      	adds	r2, r3, #2
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c00:	f7fc f802 	bl	8002c08 <HAL_GetTick>
 8006c04:	4602      	mov	r2, r0
 8006c06:	6a3b      	ldr	r3, [r7, #32]
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d80d      	bhi.n	8006c2c <HAL_SPI_TransmitReceive+0x212>
 8006c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c16:	d009      	beq.n	8006c2c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e111      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d19d      	bne.n	8006b72 <HAL_SPI_TransmitReceive+0x158>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d197      	bne.n	8006b72 <HAL_SPI_TransmitReceive+0x158>
 8006c42:	e0e5      	b.n	8006e10 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <HAL_SPI_TransmitReceive+0x23a>
 8006c4c:	8afb      	ldrh	r3, [r7, #22]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	f040 80d1 	bne.w	8006df6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d912      	bls.n	8006c84 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	881a      	ldrh	r2, [r3, #0]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6e:	1c9a      	adds	r2, r3, #2
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	3b02      	subs	r3, #2
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c82:	e0b8      	b.n	8006df6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	330c      	adds	r3, #12
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006caa:	e0a4      	b.n	8006df6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d134      	bne.n	8006d24 <HAL_SPI_TransmitReceive+0x30a>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d02f      	beq.n	8006d24 <HAL_SPI_TransmitReceive+0x30a>
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d12c      	bne.n	8006d24 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d912      	bls.n	8006cfa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd8:	881a      	ldrh	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce4:	1c9a      	adds	r2, r3, #2
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	3b02      	subs	r3, #2
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cf8:	e012      	b.n	8006d20 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	330c      	adds	r3, #12
 8006d04:	7812      	ldrb	r2, [r2, #0]
 8006d06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d0c:	1c5a      	adds	r2, r3, #1
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	b29a      	uxth	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d148      	bne.n	8006dc4 <HAL_SPI_TransmitReceive+0x3aa>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d042      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d923      	bls.n	8006d92 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d54:	b292      	uxth	r2, r2
 8006d56:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5c:	1c9a      	adds	r2, r3, #2
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	3b02      	subs	r3, #2
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d81f      	bhi.n	8006dc0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685a      	ldr	r2, [r3, #4]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d8e:	605a      	str	r2, [r3, #4]
 8006d90:	e016      	b.n	8006dc0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f103 020c 	add.w	r2, r3, #12
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9e:	7812      	ldrb	r2, [r2, #0]
 8006da0:	b2d2      	uxtb	r2, r2
 8006da2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	3b01      	subs	r3, #1
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006dc4:	f7fb ff20 	bl	8002c08 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d803      	bhi.n	8006ddc <HAL_SPI_TransmitReceive+0x3c2>
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006dda:	d102      	bne.n	8006de2 <HAL_SPI_TransmitReceive+0x3c8>
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d109      	bne.n	8006df6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2201      	movs	r2, #1
 8006de6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e02c      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f47f af55 	bne.w	8006cac <HAL_SPI_TransmitReceive+0x292>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f47f af4e 	bne.w	8006cac <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e10:	6a3a      	ldr	r2, [r7, #32]
 8006e12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 f995 	bl	8007144 <SPI_EndRxTxTransaction>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d008      	beq.n	8006e32 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2220      	movs	r2, #32
 8006e24:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e00e      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
  }
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3728      	adds	r7, #40	@ 0x28
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b088      	sub	sp, #32
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	603b      	str	r3, [r7, #0]
 8006e64:	4613      	mov	r3, r2
 8006e66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e68:	f7fb fece 	bl	8002c08 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	1a9b      	subs	r3, r3, r2
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	4413      	add	r3, r2
 8006e76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e78:	f7fb fec6 	bl	8002c08 <HAL_GetTick>
 8006e7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e7e:	4b39      	ldr	r3, [pc, #228]	@ (8006f64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	015b      	lsls	r3, r3, #5
 8006e84:	0d1b      	lsrs	r3, r3, #20
 8006e86:	69fa      	ldr	r2, [r7, #28]
 8006e88:	fb02 f303 	mul.w	r3, r2, r3
 8006e8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e8e:	e054      	b.n	8006f3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e96:	d050      	beq.n	8006f3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e98:	f7fb feb6 	bl	8002c08 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	69fa      	ldr	r2, [r7, #28]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d902      	bls.n	8006eae <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d13d      	bne.n	8006f2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ebc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ec6:	d111      	bne.n	8006eec <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ed0:	d004      	beq.n	8006edc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eda:	d107      	bne.n	8006eec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ef4:	d10f      	bne.n	8006f16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f04:	601a      	str	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e017      	b.n	8006f5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	4013      	ands	r3, r2
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	bf0c      	ite	eq
 8006f4a:	2301      	moveq	r3, #1
 8006f4c:	2300      	movne	r3, #0
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	461a      	mov	r2, r3
 8006f52:	79fb      	ldrb	r3, [r7, #7]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d19b      	bne.n	8006e90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3720      	adds	r7, #32
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	2000001c 	.word	0x2000001c

08006f68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b08a      	sub	sp, #40	@ 0x28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006f76:	2300      	movs	r3, #0
 8006f78:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f7a:	f7fb fe45 	bl	8002c08 <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f82:	1a9b      	subs	r3, r3, r2
 8006f84:	683a      	ldr	r2, [r7, #0]
 8006f86:	4413      	add	r3, r2
 8006f88:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006f8a:	f7fb fe3d 	bl	8002c08 <HAL_GetTick>
 8006f8e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	330c      	adds	r3, #12
 8006f96:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006f98:	4b3d      	ldr	r3, [pc, #244]	@ (8007090 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	00da      	lsls	r2, r3, #3
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	0d1b      	lsrs	r3, r3, #20
 8006fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006faa:	fb02 f303 	mul.w	r3, r2, r3
 8006fae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006fb0:	e060      	b.n	8007074 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006fb8:	d107      	bne.n	8006fca <SPI_WaitFifoStateUntilTimeout+0x62>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d104      	bne.n	8006fca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006fc8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fd0:	d050      	beq.n	8007074 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fd2:	f7fb fe19 	bl	8002c08 <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d902      	bls.n	8006fe8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d13d      	bne.n	8007064 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ff6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007000:	d111      	bne.n	8007026 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800700a:	d004      	beq.n	8007016 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007014:	d107      	bne.n	8007026 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007024:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800702e:	d10f      	bne.n	8007050 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800703e:	601a      	str	r2, [r3, #0]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800704e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e010      	b.n	8007086 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	3b01      	subs	r3, #1
 8007072:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	689a      	ldr	r2, [r3, #8]
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	4013      	ands	r3, r2
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	429a      	cmp	r2, r3
 8007082:	d196      	bne.n	8006fb2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3728      	adds	r7, #40	@ 0x28
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	2000001c 	.word	0x2000001c

08007094 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b086      	sub	sp, #24
 8007098:	af02      	add	r7, sp, #8
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070a8:	d111      	bne.n	80070ce <SPI_EndRxTransaction+0x3a>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070b2:	d004      	beq.n	80070be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070bc:	d107      	bne.n	80070ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070cc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2200      	movs	r2, #0
 80070d6:	2180      	movs	r1, #128	@ 0x80
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f7ff febd 	bl	8006e58 <SPI_WaitFlagStateUntilTimeout>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d007      	beq.n	80070f4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070e8:	f043 0220 	orr.w	r2, r3, #32
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e023      	b.n	800713c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070fc:	d11d      	bne.n	800713a <SPI_EndRxTransaction+0xa6>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007106:	d004      	beq.n	8007112 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007110:	d113      	bne.n	800713a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2200      	movs	r2, #0
 800711a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f7ff ff22 	bl	8006f68 <SPI_WaitFifoStateUntilTimeout>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d007      	beq.n	800713a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800712e:	f043 0220 	orr.w	r2, r3, #32
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e000      	b.n	800713c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af02      	add	r7, sp, #8
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	2200      	movs	r2, #0
 8007158:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f7ff ff03 	bl	8006f68 <SPI_WaitFifoStateUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d007      	beq.n	8007178 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800716c:	f043 0220 	orr.w	r2, r3, #32
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e027      	b.n	80071c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2200      	movs	r2, #0
 8007180:	2180      	movs	r1, #128	@ 0x80
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff fe68 	bl	8006e58 <SPI_WaitFlagStateUntilTimeout>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d007      	beq.n	800719e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007192:	f043 0220 	orr.w	r2, r3, #32
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e014      	b.n	80071c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2200      	movs	r2, #0
 80071a6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f7ff fedc 	bl	8006f68 <SPI_WaitFifoStateUntilTimeout>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ba:	f043 0220 	orr.w	r2, r3, #32
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e000      	b.n	80071c8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e049      	b.n	8007276 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d106      	bne.n	80071fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f7fa fecc 	bl	8001f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2202      	movs	r2, #2
 8007200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	3304      	adds	r3, #4
 800720c:	4619      	mov	r1, r3
 800720e:	4610      	mov	r0, r2
 8007210:	f001 f830 	bl	8008274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e049      	b.n	8007324 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b00      	cmp	r3, #0
 800729a:	d106      	bne.n	80072aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f841 	bl	800732c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2202      	movs	r2, #2
 80072ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	3304      	adds	r3, #4
 80072ba:	4619      	mov	r1, r3
 80072bc:	4610      	mov	r0, r2
 80072be:	f000 ffd9 	bl	8008274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3708      	adds	r7, #8
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d109      	bne.n	8007364 <HAL_TIM_PWM_Start+0x24>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b01      	cmp	r3, #1
 800735a:	bf14      	ite	ne
 800735c:	2301      	movne	r3, #1
 800735e:	2300      	moveq	r3, #0
 8007360:	b2db      	uxtb	r3, r3
 8007362:	e03c      	b.n	80073de <HAL_TIM_PWM_Start+0x9e>
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	2b04      	cmp	r3, #4
 8007368:	d109      	bne.n	800737e <HAL_TIM_PWM_Start+0x3e>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007370:	b2db      	uxtb	r3, r3
 8007372:	2b01      	cmp	r3, #1
 8007374:	bf14      	ite	ne
 8007376:	2301      	movne	r3, #1
 8007378:	2300      	moveq	r3, #0
 800737a:	b2db      	uxtb	r3, r3
 800737c:	e02f      	b.n	80073de <HAL_TIM_PWM_Start+0x9e>
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	2b08      	cmp	r3, #8
 8007382:	d109      	bne.n	8007398 <HAL_TIM_PWM_Start+0x58>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b01      	cmp	r3, #1
 800738e:	bf14      	ite	ne
 8007390:	2301      	movne	r3, #1
 8007392:	2300      	moveq	r3, #0
 8007394:	b2db      	uxtb	r3, r3
 8007396:	e022      	b.n	80073de <HAL_TIM_PWM_Start+0x9e>
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	2b0c      	cmp	r3, #12
 800739c:	d109      	bne.n	80073b2 <HAL_TIM_PWM_Start+0x72>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	bf14      	ite	ne
 80073aa:	2301      	movne	r3, #1
 80073ac:	2300      	moveq	r3, #0
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	e015      	b.n	80073de <HAL_TIM_PWM_Start+0x9e>
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2b10      	cmp	r3, #16
 80073b6:	d109      	bne.n	80073cc <HAL_TIM_PWM_Start+0x8c>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	bf14      	ite	ne
 80073c4:	2301      	movne	r3, #1
 80073c6:	2300      	moveq	r3, #0
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	e008      	b.n	80073de <HAL_TIM_PWM_Start+0x9e>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	bf14      	ite	ne
 80073d8:	2301      	movne	r3, #1
 80073da:	2300      	moveq	r3, #0
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e09c      	b.n	8007520 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d104      	bne.n	80073f6 <HAL_TIM_PWM_Start+0xb6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073f4:	e023      	b.n	800743e <HAL_TIM_PWM_Start+0xfe>
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	2b04      	cmp	r3, #4
 80073fa:	d104      	bne.n	8007406 <HAL_TIM_PWM_Start+0xc6>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2202      	movs	r2, #2
 8007400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007404:	e01b      	b.n	800743e <HAL_TIM_PWM_Start+0xfe>
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	2b08      	cmp	r3, #8
 800740a:	d104      	bne.n	8007416 <HAL_TIM_PWM_Start+0xd6>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2202      	movs	r2, #2
 8007410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007414:	e013      	b.n	800743e <HAL_TIM_PWM_Start+0xfe>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2b0c      	cmp	r3, #12
 800741a:	d104      	bne.n	8007426 <HAL_TIM_PWM_Start+0xe6>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2202      	movs	r2, #2
 8007420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007424:	e00b      	b.n	800743e <HAL_TIM_PWM_Start+0xfe>
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	2b10      	cmp	r3, #16
 800742a:	d104      	bne.n	8007436 <HAL_TIM_PWM_Start+0xf6>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2202      	movs	r2, #2
 8007430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007434:	e003      	b.n	800743e <HAL_TIM_PWM_Start+0xfe>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2202      	movs	r2, #2
 800743a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	2201      	movs	r2, #1
 8007444:	6839      	ldr	r1, [r7, #0]
 8007446:	4618      	mov	r0, r3
 8007448:	f001 fce2 	bl	8008e10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a35      	ldr	r2, [pc, #212]	@ (8007528 <HAL_TIM_PWM_Start+0x1e8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d013      	beq.n	800747e <HAL_TIM_PWM_Start+0x13e>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a34      	ldr	r2, [pc, #208]	@ (800752c <HAL_TIM_PWM_Start+0x1ec>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d00e      	beq.n	800747e <HAL_TIM_PWM_Start+0x13e>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a32      	ldr	r2, [pc, #200]	@ (8007530 <HAL_TIM_PWM_Start+0x1f0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d009      	beq.n	800747e <HAL_TIM_PWM_Start+0x13e>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a31      	ldr	r2, [pc, #196]	@ (8007534 <HAL_TIM_PWM_Start+0x1f4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d004      	beq.n	800747e <HAL_TIM_PWM_Start+0x13e>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a2f      	ldr	r2, [pc, #188]	@ (8007538 <HAL_TIM_PWM_Start+0x1f8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d101      	bne.n	8007482 <HAL_TIM_PWM_Start+0x142>
 800747e:	2301      	movs	r3, #1
 8007480:	e000      	b.n	8007484 <HAL_TIM_PWM_Start+0x144>
 8007482:	2300      	movs	r3, #0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d007      	beq.n	8007498 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007496:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a22      	ldr	r2, [pc, #136]	@ (8007528 <HAL_TIM_PWM_Start+0x1e8>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d01d      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074aa:	d018      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a22      	ldr	r2, [pc, #136]	@ (800753c <HAL_TIM_PWM_Start+0x1fc>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d013      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a21      	ldr	r2, [pc, #132]	@ (8007540 <HAL_TIM_PWM_Start+0x200>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d00e      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007544 <HAL_TIM_PWM_Start+0x204>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d009      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a17      	ldr	r2, [pc, #92]	@ (800752c <HAL_TIM_PWM_Start+0x1ec>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d004      	beq.n	80074de <HAL_TIM_PWM_Start+0x19e>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a15      	ldr	r2, [pc, #84]	@ (8007530 <HAL_TIM_PWM_Start+0x1f0>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d115      	bne.n	800750a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	689a      	ldr	r2, [r3, #8]
 80074e4:	4b18      	ldr	r3, [pc, #96]	@ (8007548 <HAL_TIM_PWM_Start+0x208>)
 80074e6:	4013      	ands	r3, r2
 80074e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b06      	cmp	r3, #6
 80074ee:	d015      	beq.n	800751c <HAL_TIM_PWM_Start+0x1dc>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f6:	d011      	beq.n	800751c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f042 0201 	orr.w	r2, r2, #1
 8007506:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007508:	e008      	b.n	800751c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f042 0201 	orr.w	r2, r2, #1
 8007518:	601a      	str	r2, [r3, #0]
 800751a:	e000      	b.n	800751e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800751c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	40012c00 	.word	0x40012c00
 800752c:	40013400 	.word	0x40013400
 8007530:	40014000 	.word	0x40014000
 8007534:	40014400 	.word	0x40014400
 8007538:	40014800 	.word	0x40014800
 800753c:	40000400 	.word	0x40000400
 8007540:	40000800 	.word	0x40000800
 8007544:	40000c00 	.word	0x40000c00
 8007548:	00010007 	.word	0x00010007

0800754c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e049      	b.n	80075f2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d106      	bne.n	8007578 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f841 	bl	80075fa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	3304      	adds	r3, #4
 8007588:	4619      	mov	r1, r3
 800758a:	4610      	mov	r0, r2
 800758c:	f000 fe72 	bl	8008274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b083      	sub	sp, #12
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007602:	bf00      	nop
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
	...

08007610 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <HAL_TIM_IC_Start+0x1a>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007626:	b2db      	uxtb	r3, r3
 8007628:	e023      	b.n	8007672 <HAL_TIM_IC_Start+0x62>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d104      	bne.n	800763a <HAL_TIM_IC_Start+0x2a>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007636:	b2db      	uxtb	r3, r3
 8007638:	e01b      	b.n	8007672 <HAL_TIM_IC_Start+0x62>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b08      	cmp	r3, #8
 800763e:	d104      	bne.n	800764a <HAL_TIM_IC_Start+0x3a>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007646:	b2db      	uxtb	r3, r3
 8007648:	e013      	b.n	8007672 <HAL_TIM_IC_Start+0x62>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b0c      	cmp	r3, #12
 800764e:	d104      	bne.n	800765a <HAL_TIM_IC_Start+0x4a>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007656:	b2db      	uxtb	r3, r3
 8007658:	e00b      	b.n	8007672 <HAL_TIM_IC_Start+0x62>
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b10      	cmp	r3, #16
 800765e:	d104      	bne.n	800766a <HAL_TIM_IC_Start+0x5a>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007666:	b2db      	uxtb	r3, r3
 8007668:	e003      	b.n	8007672 <HAL_TIM_IC_Start+0x62>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007670:	b2db      	uxtb	r3, r3
 8007672:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d104      	bne.n	8007684 <HAL_TIM_IC_Start+0x74>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007680:	b2db      	uxtb	r3, r3
 8007682:	e013      	b.n	80076ac <HAL_TIM_IC_Start+0x9c>
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	2b04      	cmp	r3, #4
 8007688:	d104      	bne.n	8007694 <HAL_TIM_IC_Start+0x84>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007690:	b2db      	uxtb	r3, r3
 8007692:	e00b      	b.n	80076ac <HAL_TIM_IC_Start+0x9c>
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	2b08      	cmp	r3, #8
 8007698:	d104      	bne.n	80076a4 <HAL_TIM_IC_Start+0x94>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	e003      	b.n	80076ac <HAL_TIM_IC_Start+0x9c>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d102      	bne.n	80076ba <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80076b4:	7bbb      	ldrb	r3, [r7, #14]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d001      	beq.n	80076be <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e092      	b.n	80077e4 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d104      	bne.n	80076ce <HAL_TIM_IC_Start+0xbe>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076cc:	e023      	b.n	8007716 <HAL_TIM_IC_Start+0x106>
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b04      	cmp	r3, #4
 80076d2:	d104      	bne.n	80076de <HAL_TIM_IC_Start+0xce>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076dc:	e01b      	b.n	8007716 <HAL_TIM_IC_Start+0x106>
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d104      	bne.n	80076ee <HAL_TIM_IC_Start+0xde>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2202      	movs	r2, #2
 80076e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076ec:	e013      	b.n	8007716 <HAL_TIM_IC_Start+0x106>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b0c      	cmp	r3, #12
 80076f2:	d104      	bne.n	80076fe <HAL_TIM_IC_Start+0xee>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076fc:	e00b      	b.n	8007716 <HAL_TIM_IC_Start+0x106>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b10      	cmp	r3, #16
 8007702:	d104      	bne.n	800770e <HAL_TIM_IC_Start+0xfe>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800770c:	e003      	b.n	8007716 <HAL_TIM_IC_Start+0x106>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d104      	bne.n	8007726 <HAL_TIM_IC_Start+0x116>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2202      	movs	r2, #2
 8007720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007724:	e013      	b.n	800774e <HAL_TIM_IC_Start+0x13e>
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	2b04      	cmp	r3, #4
 800772a:	d104      	bne.n	8007736 <HAL_TIM_IC_Start+0x126>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2202      	movs	r2, #2
 8007730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007734:	e00b      	b.n	800774e <HAL_TIM_IC_Start+0x13e>
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	2b08      	cmp	r3, #8
 800773a:	d104      	bne.n	8007746 <HAL_TIM_IC_Start+0x136>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2202      	movs	r2, #2
 8007740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007744:	e003      	b.n	800774e <HAL_TIM_IC_Start+0x13e>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2202      	movs	r2, #2
 800774a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2201      	movs	r2, #1
 8007754:	6839      	ldr	r1, [r7, #0]
 8007756:	4618      	mov	r0, r3
 8007758:	f001 fb5a 	bl	8008e10 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a22      	ldr	r2, [pc, #136]	@ (80077ec <HAL_TIM_IC_Start+0x1dc>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d01d      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800776e:	d018      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1e      	ldr	r2, [pc, #120]	@ (80077f0 <HAL_TIM_IC_Start+0x1e0>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d013      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a1d      	ldr	r2, [pc, #116]	@ (80077f4 <HAL_TIM_IC_Start+0x1e4>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d00e      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a1b      	ldr	r2, [pc, #108]	@ (80077f8 <HAL_TIM_IC_Start+0x1e8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d009      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a1a      	ldr	r2, [pc, #104]	@ (80077fc <HAL_TIM_IC_Start+0x1ec>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d004      	beq.n	80077a2 <HAL_TIM_IC_Start+0x192>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a18      	ldr	r2, [pc, #96]	@ (8007800 <HAL_TIM_IC_Start+0x1f0>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d115      	bne.n	80077ce <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	689a      	ldr	r2, [r3, #8]
 80077a8:	4b16      	ldr	r3, [pc, #88]	@ (8007804 <HAL_TIM_IC_Start+0x1f4>)
 80077aa:	4013      	ands	r3, r2
 80077ac:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b06      	cmp	r3, #6
 80077b2:	d015      	beq.n	80077e0 <HAL_TIM_IC_Start+0x1d0>
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077ba:	d011      	beq.n	80077e0 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f042 0201 	orr.w	r2, r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077cc:	e008      	b.n	80077e0 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f042 0201 	orr.w	r2, r2, #1
 80077dc:	601a      	str	r2, [r3, #0]
 80077de:	e000      	b.n	80077e2 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	40012c00 	.word	0x40012c00
 80077f0:	40000400 	.word	0x40000400
 80077f4:	40000800 	.word	0x40000800
 80077f8:	40000c00 	.word	0x40000c00
 80077fc:	40013400 	.word	0x40013400
 8007800:	40014000 	.word	0x40014000
 8007804:	00010007 	.word	0x00010007

08007808 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d104      	bne.n	8007826 <HAL_TIM_IC_Start_IT+0x1e>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007822:	b2db      	uxtb	r3, r3
 8007824:	e023      	b.n	800786e <HAL_TIM_IC_Start_IT+0x66>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	2b04      	cmp	r3, #4
 800782a:	d104      	bne.n	8007836 <HAL_TIM_IC_Start_IT+0x2e>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007832:	b2db      	uxtb	r3, r3
 8007834:	e01b      	b.n	800786e <HAL_TIM_IC_Start_IT+0x66>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b08      	cmp	r3, #8
 800783a:	d104      	bne.n	8007846 <HAL_TIM_IC_Start_IT+0x3e>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007842:	b2db      	uxtb	r3, r3
 8007844:	e013      	b.n	800786e <HAL_TIM_IC_Start_IT+0x66>
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b0c      	cmp	r3, #12
 800784a:	d104      	bne.n	8007856 <HAL_TIM_IC_Start_IT+0x4e>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007852:	b2db      	uxtb	r3, r3
 8007854:	e00b      	b.n	800786e <HAL_TIM_IC_Start_IT+0x66>
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	2b10      	cmp	r3, #16
 800785a:	d104      	bne.n	8007866 <HAL_TIM_IC_Start_IT+0x5e>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007862:	b2db      	uxtb	r3, r3
 8007864:	e003      	b.n	800786e <HAL_TIM_IC_Start_IT+0x66>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800786c:	b2db      	uxtb	r3, r3
 800786e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d104      	bne.n	8007880 <HAL_TIM_IC_Start_IT+0x78>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800787c:	b2db      	uxtb	r3, r3
 800787e:	e013      	b.n	80078a8 <HAL_TIM_IC_Start_IT+0xa0>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b04      	cmp	r3, #4
 8007884:	d104      	bne.n	8007890 <HAL_TIM_IC_Start_IT+0x88>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800788c:	b2db      	uxtb	r3, r3
 800788e:	e00b      	b.n	80078a8 <HAL_TIM_IC_Start_IT+0xa0>
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	2b08      	cmp	r3, #8
 8007894:	d104      	bne.n	80078a0 <HAL_TIM_IC_Start_IT+0x98>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800789c:	b2db      	uxtb	r3, r3
 800789e:	e003      	b.n	80078a8 <HAL_TIM_IC_Start_IT+0xa0>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80078aa:	7bbb      	ldrb	r3, [r7, #14]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d102      	bne.n	80078b6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80078b0:	7b7b      	ldrb	r3, [r7, #13]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d001      	beq.n	80078ba <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e0dd      	b.n	8007a76 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d104      	bne.n	80078ca <HAL_TIM_IC_Start_IT+0xc2>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2202      	movs	r2, #2
 80078c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078c8:	e023      	b.n	8007912 <HAL_TIM_IC_Start_IT+0x10a>
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	2b04      	cmp	r3, #4
 80078ce:	d104      	bne.n	80078da <HAL_TIM_IC_Start_IT+0xd2>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2202      	movs	r2, #2
 80078d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078d8:	e01b      	b.n	8007912 <HAL_TIM_IC_Start_IT+0x10a>
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	2b08      	cmp	r3, #8
 80078de:	d104      	bne.n	80078ea <HAL_TIM_IC_Start_IT+0xe2>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2202      	movs	r2, #2
 80078e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078e8:	e013      	b.n	8007912 <HAL_TIM_IC_Start_IT+0x10a>
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	2b0c      	cmp	r3, #12
 80078ee:	d104      	bne.n	80078fa <HAL_TIM_IC_Start_IT+0xf2>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2202      	movs	r2, #2
 80078f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078f8:	e00b      	b.n	8007912 <HAL_TIM_IC_Start_IT+0x10a>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d104      	bne.n	800790a <HAL_TIM_IC_Start_IT+0x102>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2202      	movs	r2, #2
 8007904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007908:	e003      	b.n	8007912 <HAL_TIM_IC_Start_IT+0x10a>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2202      	movs	r2, #2
 800790e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d104      	bne.n	8007922 <HAL_TIM_IC_Start_IT+0x11a>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2202      	movs	r2, #2
 800791c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007920:	e013      	b.n	800794a <HAL_TIM_IC_Start_IT+0x142>
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b04      	cmp	r3, #4
 8007926:	d104      	bne.n	8007932 <HAL_TIM_IC_Start_IT+0x12a>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2202      	movs	r2, #2
 800792c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007930:	e00b      	b.n	800794a <HAL_TIM_IC_Start_IT+0x142>
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	2b08      	cmp	r3, #8
 8007936:	d104      	bne.n	8007942 <HAL_TIM_IC_Start_IT+0x13a>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2202      	movs	r2, #2
 800793c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007940:	e003      	b.n	800794a <HAL_TIM_IC_Start_IT+0x142>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2202      	movs	r2, #2
 8007946:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	2b0c      	cmp	r3, #12
 800794e:	d841      	bhi.n	80079d4 <HAL_TIM_IC_Start_IT+0x1cc>
 8007950:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <HAL_TIM_IC_Start_IT+0x150>)
 8007952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007956:	bf00      	nop
 8007958:	0800798d 	.word	0x0800798d
 800795c:	080079d5 	.word	0x080079d5
 8007960:	080079d5 	.word	0x080079d5
 8007964:	080079d5 	.word	0x080079d5
 8007968:	0800799f 	.word	0x0800799f
 800796c:	080079d5 	.word	0x080079d5
 8007970:	080079d5 	.word	0x080079d5
 8007974:	080079d5 	.word	0x080079d5
 8007978:	080079b1 	.word	0x080079b1
 800797c:	080079d5 	.word	0x080079d5
 8007980:	080079d5 	.word	0x080079d5
 8007984:	080079d5 	.word	0x080079d5
 8007988:	080079c3 	.word	0x080079c3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f042 0202 	orr.w	r2, r2, #2
 800799a:	60da      	str	r2, [r3, #12]
      break;
 800799c:	e01d      	b.n	80079da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68da      	ldr	r2, [r3, #12]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f042 0204 	orr.w	r2, r2, #4
 80079ac:	60da      	str	r2, [r3, #12]
      break;
 80079ae:	e014      	b.n	80079da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68da      	ldr	r2, [r3, #12]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0208 	orr.w	r2, r2, #8
 80079be:	60da      	str	r2, [r3, #12]
      break;
 80079c0:	e00b      	b.n	80079da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 0210 	orr.w	r2, r2, #16
 80079d0:	60da      	str	r2, [r3, #12]
      break;
 80079d2:	e002      	b.n	80079da <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	73fb      	strb	r3, [r7, #15]
      break;
 80079d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80079da:	7bfb      	ldrb	r3, [r7, #15]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d149      	bne.n	8007a74 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2201      	movs	r2, #1
 80079e6:	6839      	ldr	r1, [r7, #0]
 80079e8:	4618      	mov	r0, r3
 80079ea:	f001 fa11 	bl	8008e10 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a23      	ldr	r2, [pc, #140]	@ (8007a80 <HAL_TIM_IC_Start_IT+0x278>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d01d      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a00:	d018      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a1f      	ldr	r2, [pc, #124]	@ (8007a84 <HAL_TIM_IC_Start_IT+0x27c>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d013      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a1d      	ldr	r2, [pc, #116]	@ (8007a88 <HAL_TIM_IC_Start_IT+0x280>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00e      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8007a8c <HAL_TIM_IC_Start_IT+0x284>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d009      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a1a      	ldr	r2, [pc, #104]	@ (8007a90 <HAL_TIM_IC_Start_IT+0x288>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d004      	beq.n	8007a34 <HAL_TIM_IC_Start_IT+0x22c>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a19      	ldr	r2, [pc, #100]	@ (8007a94 <HAL_TIM_IC_Start_IT+0x28c>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d115      	bne.n	8007a60 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	4b17      	ldr	r3, [pc, #92]	@ (8007a98 <HAL_TIM_IC_Start_IT+0x290>)
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2b06      	cmp	r3, #6
 8007a44:	d015      	beq.n	8007a72 <HAL_TIM_IC_Start_IT+0x26a>
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a4c:	d011      	beq.n	8007a72 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f042 0201 	orr.w	r2, r2, #1
 8007a5c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a5e:	e008      	b.n	8007a72 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f042 0201 	orr.w	r2, r2, #1
 8007a6e:	601a      	str	r2, [r3, #0]
 8007a70:	e000      	b.n	8007a74 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a72:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	40012c00 	.word	0x40012c00
 8007a84:	40000400 	.word	0x40000400
 8007a88:	40000800 	.word	0x40000800
 8007a8c:	40000c00 	.word	0x40000c00
 8007a90:	40013400 	.word	0x40013400
 8007a94:	40014000 	.word	0x40014000
 8007a98:	00010007 	.word	0x00010007

08007a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d020      	beq.n	8007b00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f003 0302 	and.w	r3, r3, #2
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d01b      	beq.n	8007b00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f06f 0202 	mvn.w	r2, #2
 8007ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	f003 0303 	and.w	r3, r3, #3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d003      	beq.n	8007aee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7f9 fa6c 	bl	8000fc4 <HAL_TIM_IC_CaptureCallback>
 8007aec:	e005      	b.n	8007afa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 fba1 	bl	8008236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 fba8 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	f003 0304 	and.w	r3, r3, #4
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d020      	beq.n	8007b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f003 0304 	and.w	r3, r3, #4
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d01b      	beq.n	8007b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f06f 0204 	mvn.w	r2, #4
 8007b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2202      	movs	r2, #2
 8007b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d003      	beq.n	8007b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7f9 fa46 	bl	8000fc4 <HAL_TIM_IC_CaptureCallback>
 8007b38:	e005      	b.n	8007b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fb7b 	bl	8008236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fb82 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f003 0308 	and.w	r3, r3, #8
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d020      	beq.n	8007b98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f003 0308 	and.w	r3, r3, #8
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d01b      	beq.n	8007b98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f06f 0208 	mvn.w	r2, #8
 8007b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2204      	movs	r2, #4
 8007b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	69db      	ldr	r3, [r3, #28]
 8007b76:	f003 0303 	and.w	r3, r3, #3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d003      	beq.n	8007b86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7f9 fa20 	bl	8000fc4 <HAL_TIM_IC_CaptureCallback>
 8007b84:	e005      	b.n	8007b92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fb55 	bl	8008236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fb5c 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d020      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d01b      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0210 	mvn.w	r2, #16
 8007bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2208      	movs	r2, #8
 8007bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d003      	beq.n	8007bd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7f9 f9fa 	bl	8000fc4 <HAL_TIM_IC_CaptureCallback>
 8007bd0:	e005      	b.n	8007bde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fb2f 	bl	8008236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fb36 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	f003 0301 	and.w	r3, r3, #1
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00c      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d007      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f06f 0201 	mvn.w	r2, #1
 8007c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 fb0d 	bl	8008222 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d104      	bne.n	8007c1c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00c      	beq.n	8007c36 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d007      	beq.n	8007c36 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f001 f9a5 	bl	8008f80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00c      	beq.n	8007c5a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d007      	beq.n	8007c5a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f001 f99d 	bl	8008f94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00c      	beq.n	8007c7e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d007      	beq.n	8007c7e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 faf0 	bl	800825e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	f003 0320 	and.w	r3, r3, #32
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00c      	beq.n	8007ca2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f003 0320 	and.w	r3, r3, #32
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d007      	beq.n	8007ca2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f06f 0220 	mvn.w	r2, #32
 8007c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f001 f965 	bl	8008f6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ca2:	bf00      	nop
 8007ca4:	3710      	adds	r7, #16
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b086      	sub	sp, #24
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	60f8      	str	r0, [r7, #12]
 8007cb2:	60b9      	str	r1, [r7, #8]
 8007cb4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d101      	bne.n	8007cc8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	e088      	b.n	8007dda <HAL_TIM_IC_ConfigChannel+0x130>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d11b      	bne.n	8007d0e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007ce6:	f000 fed5 	bl	8008a94 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	699a      	ldr	r2, [r3, #24]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 020c 	bic.w	r2, r2, #12
 8007cf8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6999      	ldr	r1, [r3, #24]
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	619a      	str	r2, [r3, #24]
 8007d0c:	e060      	b.n	8007dd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d11c      	bne.n	8007d4e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007d24:	f000 ff53 	bl	8008bce <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	699a      	ldr	r2, [r3, #24]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007d36:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6999      	ldr	r1, [r3, #24]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	021a      	lsls	r2, r3, #8
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	430a      	orrs	r2, r1
 8007d4a:	619a      	str	r2, [r3, #24]
 8007d4c:	e040      	b.n	8007dd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2b08      	cmp	r3, #8
 8007d52:	d11b      	bne.n	8007d8c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007d64:	f000 ffa0 	bl	8008ca8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	69da      	ldr	r2, [r3, #28]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f022 020c 	bic.w	r2, r2, #12
 8007d76:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	69d9      	ldr	r1, [r3, #28]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	689a      	ldr	r2, [r3, #8]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	61da      	str	r2, [r3, #28]
 8007d8a:	e021      	b.n	8007dd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b0c      	cmp	r3, #12
 8007d90:	d11c      	bne.n	8007dcc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007da2:	f000 ffbd 	bl	8008d20 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69da      	ldr	r2, [r3, #28]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007db4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69d9      	ldr	r1, [r3, #28]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	021a      	lsls	r2, r3, #8
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	61da      	str	r2, [r3, #28]
 8007dca:	e001      	b.n	8007dd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3718      	adds	r7, #24
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
	...

08007de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d101      	bne.n	8007e02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e0ff      	b.n	8008002 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2b14      	cmp	r3, #20
 8007e0e:	f200 80f0 	bhi.w	8007ff2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007e12:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e18:	08007e6d 	.word	0x08007e6d
 8007e1c:	08007ff3 	.word	0x08007ff3
 8007e20:	08007ff3 	.word	0x08007ff3
 8007e24:	08007ff3 	.word	0x08007ff3
 8007e28:	08007ead 	.word	0x08007ead
 8007e2c:	08007ff3 	.word	0x08007ff3
 8007e30:	08007ff3 	.word	0x08007ff3
 8007e34:	08007ff3 	.word	0x08007ff3
 8007e38:	08007eef 	.word	0x08007eef
 8007e3c:	08007ff3 	.word	0x08007ff3
 8007e40:	08007ff3 	.word	0x08007ff3
 8007e44:	08007ff3 	.word	0x08007ff3
 8007e48:	08007f2f 	.word	0x08007f2f
 8007e4c:	08007ff3 	.word	0x08007ff3
 8007e50:	08007ff3 	.word	0x08007ff3
 8007e54:	08007ff3 	.word	0x08007ff3
 8007e58:	08007f71 	.word	0x08007f71
 8007e5c:	08007ff3 	.word	0x08007ff3
 8007e60:	08007ff3 	.word	0x08007ff3
 8007e64:	08007ff3 	.word	0x08007ff3
 8007e68:	08007fb1 	.word	0x08007fb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68b9      	ldr	r1, [r7, #8]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f000 faa4 	bl	80083c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	699a      	ldr	r2, [r3, #24]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f042 0208 	orr.w	r2, r2, #8
 8007e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	699a      	ldr	r2, [r3, #24]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0204 	bic.w	r2, r2, #4
 8007e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	6999      	ldr	r1, [r3, #24]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	691a      	ldr	r2, [r3, #16]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	619a      	str	r2, [r3, #24]
      break;
 8007eaa:	e0a5      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68b9      	ldr	r1, [r7, #8]
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f000 fb14 	bl	80084e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	699a      	ldr	r2, [r3, #24]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	699a      	ldr	r2, [r3, #24]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	6999      	ldr	r1, [r3, #24]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	021a      	lsls	r2, r3, #8
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	619a      	str	r2, [r3, #24]
      break;
 8007eec:	e084      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68b9      	ldr	r1, [r7, #8]
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f000 fb7d 	bl	80085f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	69da      	ldr	r2, [r3, #28]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f042 0208 	orr.w	r2, r2, #8
 8007f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	69da      	ldr	r2, [r3, #28]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f022 0204 	bic.w	r2, r2, #4
 8007f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69d9      	ldr	r1, [r3, #28]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	691a      	ldr	r2, [r3, #16]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	61da      	str	r2, [r3, #28]
      break;
 8007f2c:	e064      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68b9      	ldr	r1, [r7, #8]
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 fbe5 	bl	8008704 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	69da      	ldr	r2, [r3, #28]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	69da      	ldr	r2, [r3, #28]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69d9      	ldr	r1, [r3, #28]
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	021a      	lsls	r2, r3, #8
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	430a      	orrs	r2, r1
 8007f6c:	61da      	str	r2, [r3, #28]
      break;
 8007f6e:	e043      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68b9      	ldr	r1, [r7, #8]
 8007f76:	4618      	mov	r0, r3
 8007f78:	f000 fc2e 	bl	80087d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f042 0208 	orr.w	r2, r2, #8
 8007f8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0204 	bic.w	r2, r2, #4
 8007f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	691a      	ldr	r2, [r3, #16]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	430a      	orrs	r2, r1
 8007fac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007fae:	e023      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 fc72 	bl	80088a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	691b      	ldr	r3, [r3, #16]
 8007fe6:	021a      	lsls	r2, r3, #8
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	430a      	orrs	r2, r1
 8007fee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007ff0:	e002      	b.n	8007ff8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	75fb      	strb	r3, [r7, #23]
      break;
 8007ff6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008000:	7dfb      	ldrb	r3, [r7, #23]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3718      	adds	r7, #24
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop

0800800c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008020:	2b01      	cmp	r3, #1
 8008022:	d101      	bne.n	8008028 <HAL_TIM_ConfigClockSource+0x1c>
 8008024:	2302      	movs	r3, #2
 8008026:	e0b6      	b.n	8008196 <HAL_TIM_ConfigClockSource+0x18a>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2202      	movs	r2, #2
 8008034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008046:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800804a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008052:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008064:	d03e      	beq.n	80080e4 <HAL_TIM_ConfigClockSource+0xd8>
 8008066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800806a:	f200 8087 	bhi.w	800817c <HAL_TIM_ConfigClockSource+0x170>
 800806e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008072:	f000 8086 	beq.w	8008182 <HAL_TIM_ConfigClockSource+0x176>
 8008076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800807a:	d87f      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 800807c:	2b70      	cmp	r3, #112	@ 0x70
 800807e:	d01a      	beq.n	80080b6 <HAL_TIM_ConfigClockSource+0xaa>
 8008080:	2b70      	cmp	r3, #112	@ 0x70
 8008082:	d87b      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 8008084:	2b60      	cmp	r3, #96	@ 0x60
 8008086:	d050      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x11e>
 8008088:	2b60      	cmp	r3, #96	@ 0x60
 800808a:	d877      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 800808c:	2b50      	cmp	r3, #80	@ 0x50
 800808e:	d03c      	beq.n	800810a <HAL_TIM_ConfigClockSource+0xfe>
 8008090:	2b50      	cmp	r3, #80	@ 0x50
 8008092:	d873      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 8008094:	2b40      	cmp	r3, #64	@ 0x40
 8008096:	d058      	beq.n	800814a <HAL_TIM_ConfigClockSource+0x13e>
 8008098:	2b40      	cmp	r3, #64	@ 0x40
 800809a:	d86f      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 800809c:	2b30      	cmp	r3, #48	@ 0x30
 800809e:	d064      	beq.n	800816a <HAL_TIM_ConfigClockSource+0x15e>
 80080a0:	2b30      	cmp	r3, #48	@ 0x30
 80080a2:	d86b      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 80080a4:	2b20      	cmp	r3, #32
 80080a6:	d060      	beq.n	800816a <HAL_TIM_ConfigClockSource+0x15e>
 80080a8:	2b20      	cmp	r3, #32
 80080aa:	d867      	bhi.n	800817c <HAL_TIM_ConfigClockSource+0x170>
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d05c      	beq.n	800816a <HAL_TIM_ConfigClockSource+0x15e>
 80080b0:	2b10      	cmp	r3, #16
 80080b2:	d05a      	beq.n	800816a <HAL_TIM_ConfigClockSource+0x15e>
 80080b4:	e062      	b.n	800817c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080c6:	f000 fe83 	bl	8008dd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80080d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	609a      	str	r2, [r3, #8]
      break;
 80080e2:	e04f      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080f4:	f000 fe6c 	bl	8008dd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689a      	ldr	r2, [r3, #8]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008106:	609a      	str	r2, [r3, #8]
      break;
 8008108:	e03c      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008116:	461a      	mov	r2, r3
 8008118:	f000 fd2a 	bl	8008b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2150      	movs	r1, #80	@ 0x50
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fe39 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008128:	e02c      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008136:	461a      	mov	r2, r3
 8008138:	f000 fd86 	bl	8008c48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2160      	movs	r1, #96	@ 0x60
 8008142:	4618      	mov	r0, r3
 8008144:	f000 fe29 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008148:	e01c      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008156:	461a      	mov	r2, r3
 8008158:	f000 fd0a 	bl	8008b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2140      	movs	r1, #64	@ 0x40
 8008162:	4618      	mov	r0, r3
 8008164:	f000 fe19 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008168:	e00c      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4619      	mov	r1, r3
 8008174:	4610      	mov	r0, r2
 8008176:	f000 fe10 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 800817a:	e003      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	73fb      	strb	r3, [r7, #15]
      break;
 8008180:	e000      	b.n	8008184 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008182:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008194:	7bfb      	ldrb	r3, [r7, #15]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}

0800819e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b082      	sub	sp, #8
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
 80081a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d101      	bne.n	80081b6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80081b2:	2302      	movs	r3, #2
 80081b4:	e031      	b.n	800821a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2202      	movs	r2, #2
 80081c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80081c6:	6839      	ldr	r1, [r7, #0]
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fbcf 	bl	800896c <TIM_SlaveTimer_SetConfig>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d009      	beq.n	80081e8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e018      	b.n	800821a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68da      	ldr	r2, [r3, #12]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081f6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008206:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800822a:	bf00      	nop
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008236:	b480      	push	{r7}
 8008238:	b083      	sub	sp, #12
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr

0800824a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800824a:	b480      	push	{r7}
 800824c:	b083      	sub	sp, #12
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008252:	bf00      	nop
 8008254:	370c      	adds	r7, #12
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800825e:	b480      	push	{r7}
 8008260:	b083      	sub	sp, #12
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
	...

08008274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a46      	ldr	r2, [pc, #280]	@ (80083a0 <TIM_Base_SetConfig+0x12c>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d013      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008292:	d00f      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a43      	ldr	r2, [pc, #268]	@ (80083a4 <TIM_Base_SetConfig+0x130>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d00b      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a42      	ldr	r2, [pc, #264]	@ (80083a8 <TIM_Base_SetConfig+0x134>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d007      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a41      	ldr	r2, [pc, #260]	@ (80083ac <TIM_Base_SetConfig+0x138>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d003      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a40      	ldr	r2, [pc, #256]	@ (80083b0 <TIM_Base_SetConfig+0x13c>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d108      	bne.n	80082c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a35      	ldr	r2, [pc, #212]	@ (80083a0 <TIM_Base_SetConfig+0x12c>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d01f      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082d4:	d01b      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a32      	ldr	r2, [pc, #200]	@ (80083a4 <TIM_Base_SetConfig+0x130>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d017      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a31      	ldr	r2, [pc, #196]	@ (80083a8 <TIM_Base_SetConfig+0x134>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d013      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a30      	ldr	r2, [pc, #192]	@ (80083ac <TIM_Base_SetConfig+0x138>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d00f      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a2f      	ldr	r2, [pc, #188]	@ (80083b0 <TIM_Base_SetConfig+0x13c>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d00b      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a2e      	ldr	r2, [pc, #184]	@ (80083b4 <TIM_Base_SetConfig+0x140>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d007      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a2d      	ldr	r2, [pc, #180]	@ (80083b8 <TIM_Base_SetConfig+0x144>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d003      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a2c      	ldr	r2, [pc, #176]	@ (80083bc <TIM_Base_SetConfig+0x148>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d108      	bne.n	8008320 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4313      	orrs	r3, r2
 800831e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	689a      	ldr	r2, [r3, #8]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a16      	ldr	r2, [pc, #88]	@ (80083a0 <TIM_Base_SetConfig+0x12c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d00f      	beq.n	800836c <TIM_Base_SetConfig+0xf8>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a18      	ldr	r2, [pc, #96]	@ (80083b0 <TIM_Base_SetConfig+0x13c>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d00b      	beq.n	800836c <TIM_Base_SetConfig+0xf8>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a17      	ldr	r2, [pc, #92]	@ (80083b4 <TIM_Base_SetConfig+0x140>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d007      	beq.n	800836c <TIM_Base_SetConfig+0xf8>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a16      	ldr	r2, [pc, #88]	@ (80083b8 <TIM_Base_SetConfig+0x144>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d003      	beq.n	800836c <TIM_Base_SetConfig+0xf8>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a15      	ldr	r2, [pc, #84]	@ (80083bc <TIM_Base_SetConfig+0x148>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d103      	bne.n	8008374 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	691a      	ldr	r2, [r3, #16]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b01      	cmp	r3, #1
 8008384:	d105      	bne.n	8008392 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	f023 0201 	bic.w	r2, r3, #1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	611a      	str	r2, [r3, #16]
  }
}
 8008392:	bf00      	nop
 8008394:	3714      	adds	r7, #20
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	40012c00 	.word	0x40012c00
 80083a4:	40000400 	.word	0x40000400
 80083a8:	40000800 	.word	0x40000800
 80083ac:	40000c00 	.word	0x40000c00
 80083b0:	40013400 	.word	0x40013400
 80083b4:	40014000 	.word	0x40014000
 80083b8:	40014400 	.word	0x40014400
 80083bc:	40014800 	.word	0x40014800

080083c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b087      	sub	sp, #28
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a1b      	ldr	r3, [r3, #32]
 80083d4:	f023 0201 	bic.w	r2, r3, #1
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f023 0303 	bic.w	r3, r3, #3
 80083fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	4313      	orrs	r3, r2
 8008404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f023 0302 	bic.w	r3, r3, #2
 800840c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	4313      	orrs	r3, r2
 8008416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a2c      	ldr	r2, [pc, #176]	@ (80084cc <TIM_OC1_SetConfig+0x10c>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d00f      	beq.n	8008440 <TIM_OC1_SetConfig+0x80>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a2b      	ldr	r2, [pc, #172]	@ (80084d0 <TIM_OC1_SetConfig+0x110>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d00b      	beq.n	8008440 <TIM_OC1_SetConfig+0x80>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	4a2a      	ldr	r2, [pc, #168]	@ (80084d4 <TIM_OC1_SetConfig+0x114>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d007      	beq.n	8008440 <TIM_OC1_SetConfig+0x80>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a29      	ldr	r2, [pc, #164]	@ (80084d8 <TIM_OC1_SetConfig+0x118>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d003      	beq.n	8008440 <TIM_OC1_SetConfig+0x80>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a28      	ldr	r2, [pc, #160]	@ (80084dc <TIM_OC1_SetConfig+0x11c>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d10c      	bne.n	800845a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f023 0308 	bic.w	r3, r3, #8
 8008446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	4313      	orrs	r3, r2
 8008450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f023 0304 	bic.w	r3, r3, #4
 8008458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a1b      	ldr	r2, [pc, #108]	@ (80084cc <TIM_OC1_SetConfig+0x10c>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d00f      	beq.n	8008482 <TIM_OC1_SetConfig+0xc2>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a1a      	ldr	r2, [pc, #104]	@ (80084d0 <TIM_OC1_SetConfig+0x110>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d00b      	beq.n	8008482 <TIM_OC1_SetConfig+0xc2>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a19      	ldr	r2, [pc, #100]	@ (80084d4 <TIM_OC1_SetConfig+0x114>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d007      	beq.n	8008482 <TIM_OC1_SetConfig+0xc2>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a18      	ldr	r2, [pc, #96]	@ (80084d8 <TIM_OC1_SetConfig+0x118>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d003      	beq.n	8008482 <TIM_OC1_SetConfig+0xc2>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a17      	ldr	r2, [pc, #92]	@ (80084dc <TIM_OC1_SetConfig+0x11c>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d111      	bne.n	80084a6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	693a      	ldr	r2, [r7, #16]
 8008498:	4313      	orrs	r3, r2
 800849a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	621a      	str	r2, [r3, #32]
}
 80084c0:	bf00      	nop
 80084c2:	371c      	adds	r7, #28
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	40012c00 	.word	0x40012c00
 80084d0:	40013400 	.word	0x40013400
 80084d4:	40014000 	.word	0x40014000
 80084d8:	40014400 	.word	0x40014400
 80084dc:	40014800 	.word	0x40014800

080084e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b087      	sub	sp, #28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1b      	ldr	r3, [r3, #32]
 80084ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6a1b      	ldr	r3, [r3, #32]
 80084f4:	f023 0210 	bic.w	r2, r3, #16
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800850e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800851a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	021b      	lsls	r3, r3, #8
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	4313      	orrs	r3, r2
 8008526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	f023 0320 	bic.w	r3, r3, #32
 800852e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	011b      	lsls	r3, r3, #4
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	4313      	orrs	r3, r2
 800853a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a28      	ldr	r2, [pc, #160]	@ (80085e0 <TIM_OC2_SetConfig+0x100>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d003      	beq.n	800854c <TIM_OC2_SetConfig+0x6c>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4a27      	ldr	r2, [pc, #156]	@ (80085e4 <TIM_OC2_SetConfig+0x104>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d10d      	bne.n	8008568 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008552:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	4313      	orrs	r3, r2
 800855e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008566:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a1d      	ldr	r2, [pc, #116]	@ (80085e0 <TIM_OC2_SetConfig+0x100>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d00f      	beq.n	8008590 <TIM_OC2_SetConfig+0xb0>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a1c      	ldr	r2, [pc, #112]	@ (80085e4 <TIM_OC2_SetConfig+0x104>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d00b      	beq.n	8008590 <TIM_OC2_SetConfig+0xb0>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a1b      	ldr	r2, [pc, #108]	@ (80085e8 <TIM_OC2_SetConfig+0x108>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d007      	beq.n	8008590 <TIM_OC2_SetConfig+0xb0>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a1a      	ldr	r2, [pc, #104]	@ (80085ec <TIM_OC2_SetConfig+0x10c>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_OC2_SetConfig+0xb0>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a19      	ldr	r2, [pc, #100]	@ (80085f0 <TIM_OC2_SetConfig+0x110>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d113      	bne.n	80085b8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008596:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800859e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	695b      	ldr	r3, [r3, #20]
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	693a      	ldr	r2, [r7, #16]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	693a      	ldr	r2, [r7, #16]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	621a      	str	r2, [r3, #32]
}
 80085d2:	bf00      	nop
 80085d4:	371c      	adds	r7, #28
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	40012c00 	.word	0x40012c00
 80085e4:	40013400 	.word	0x40013400
 80085e8:	40014000 	.word	0x40014000
 80085ec:	40014400 	.word	0x40014400
 80085f0:	40014800 	.word	0x40014800

080085f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a1b      	ldr	r3, [r3, #32]
 8008608:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 0303 	bic.w	r3, r3, #3
 800862e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	021b      	lsls	r3, r3, #8
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	4313      	orrs	r3, r2
 800864c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a27      	ldr	r2, [pc, #156]	@ (80086f0 <TIM_OC3_SetConfig+0xfc>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d003      	beq.n	800865e <TIM_OC3_SetConfig+0x6a>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a26      	ldr	r2, [pc, #152]	@ (80086f4 <TIM_OC3_SetConfig+0x100>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d10d      	bne.n	800867a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008664:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	021b      	lsls	r3, r3, #8
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	4313      	orrs	r3, r2
 8008670:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008678:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a1c      	ldr	r2, [pc, #112]	@ (80086f0 <TIM_OC3_SetConfig+0xfc>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d00f      	beq.n	80086a2 <TIM_OC3_SetConfig+0xae>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a1b      	ldr	r2, [pc, #108]	@ (80086f4 <TIM_OC3_SetConfig+0x100>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d00b      	beq.n	80086a2 <TIM_OC3_SetConfig+0xae>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a1a      	ldr	r2, [pc, #104]	@ (80086f8 <TIM_OC3_SetConfig+0x104>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d007      	beq.n	80086a2 <TIM_OC3_SetConfig+0xae>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a19      	ldr	r2, [pc, #100]	@ (80086fc <TIM_OC3_SetConfig+0x108>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d003      	beq.n	80086a2 <TIM_OC3_SetConfig+0xae>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a18      	ldr	r2, [pc, #96]	@ (8008700 <TIM_OC3_SetConfig+0x10c>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d113      	bne.n	80086ca <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80086b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	695b      	ldr	r3, [r3, #20]
 80086b6:	011b      	lsls	r3, r3, #4
 80086b8:	693a      	ldr	r2, [r7, #16]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	011b      	lsls	r3, r3, #4
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	693a      	ldr	r2, [r7, #16]
 80086ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	685a      	ldr	r2, [r3, #4]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	621a      	str	r2, [r3, #32]
}
 80086e4:	bf00      	nop
 80086e6:	371c      	adds	r7, #28
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr
 80086f0:	40012c00 	.word	0x40012c00
 80086f4:	40013400 	.word	0x40013400
 80086f8:	40014000 	.word	0x40014000
 80086fc:	40014400 	.word	0x40014400
 8008700:	40014800 	.word	0x40014800

08008704 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008704:	b480      	push	{r7}
 8008706:	b087      	sub	sp, #28
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a1b      	ldr	r3, [r3, #32]
 8008712:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	69db      	ldr	r3, [r3, #28]
 800872a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800873e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	021b      	lsls	r3, r3, #8
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	4313      	orrs	r3, r2
 800874a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008752:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	031b      	lsls	r3, r3, #12
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	4313      	orrs	r3, r2
 800875e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a18      	ldr	r2, [pc, #96]	@ (80087c4 <TIM_OC4_SetConfig+0xc0>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00f      	beq.n	8008788 <TIM_OC4_SetConfig+0x84>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a17      	ldr	r2, [pc, #92]	@ (80087c8 <TIM_OC4_SetConfig+0xc4>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d00b      	beq.n	8008788 <TIM_OC4_SetConfig+0x84>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a16      	ldr	r2, [pc, #88]	@ (80087cc <TIM_OC4_SetConfig+0xc8>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d007      	beq.n	8008788 <TIM_OC4_SetConfig+0x84>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a15      	ldr	r2, [pc, #84]	@ (80087d0 <TIM_OC4_SetConfig+0xcc>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d003      	beq.n	8008788 <TIM_OC4_SetConfig+0x84>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a14      	ldr	r2, [pc, #80]	@ (80087d4 <TIM_OC4_SetConfig+0xd0>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d109      	bne.n	800879c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800878e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	695b      	ldr	r3, [r3, #20]
 8008794:	019b      	lsls	r3, r3, #6
 8008796:	697a      	ldr	r2, [r7, #20]
 8008798:	4313      	orrs	r3, r2
 800879a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	621a      	str	r2, [r3, #32]
}
 80087b6:	bf00      	nop
 80087b8:	371c      	adds	r7, #28
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	40012c00 	.word	0x40012c00
 80087c8:	40013400 	.word	0x40013400
 80087cc:	40014000 	.word	0x40014000
 80087d0:	40014400 	.word	0x40014400
 80087d4:	40014800 	.word	0x40014800

080087d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80087d8:	b480      	push	{r7}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a1b      	ldr	r3, [r3, #32]
 80087e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a1b      	ldr	r3, [r3, #32]
 80087ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800880a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	4313      	orrs	r3, r2
 8008814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800881c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	041b      	lsls	r3, r3, #16
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	4313      	orrs	r3, r2
 8008828:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	4a17      	ldr	r2, [pc, #92]	@ (800888c <TIM_OC5_SetConfig+0xb4>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d00f      	beq.n	8008852 <TIM_OC5_SetConfig+0x7a>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a16      	ldr	r2, [pc, #88]	@ (8008890 <TIM_OC5_SetConfig+0xb8>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d00b      	beq.n	8008852 <TIM_OC5_SetConfig+0x7a>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	4a15      	ldr	r2, [pc, #84]	@ (8008894 <TIM_OC5_SetConfig+0xbc>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d007      	beq.n	8008852 <TIM_OC5_SetConfig+0x7a>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a14      	ldr	r2, [pc, #80]	@ (8008898 <TIM_OC5_SetConfig+0xc0>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d003      	beq.n	8008852 <TIM_OC5_SetConfig+0x7a>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a13      	ldr	r2, [pc, #76]	@ (800889c <TIM_OC5_SetConfig+0xc4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d109      	bne.n	8008866 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008858:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	695b      	ldr	r3, [r3, #20]
 800885e:	021b      	lsls	r3, r3, #8
 8008860:	697a      	ldr	r2, [r7, #20]
 8008862:	4313      	orrs	r3, r2
 8008864:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	621a      	str	r2, [r3, #32]
}
 8008880:	bf00      	nop
 8008882:	371c      	adds	r7, #28
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr
 800888c:	40012c00 	.word	0x40012c00
 8008890:	40013400 	.word	0x40013400
 8008894:	40014000 	.word	0x40014000
 8008898:	40014400 	.word	0x40014400
 800889c:	40014800 	.word	0x40014800

080088a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b087      	sub	sp, #28
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	021b      	lsls	r3, r3, #8
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	4313      	orrs	r3, r2
 80088de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80088e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	051b      	lsls	r3, r3, #20
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a18      	ldr	r2, [pc, #96]	@ (8008958 <TIM_OC6_SetConfig+0xb8>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d00f      	beq.n	800891c <TIM_OC6_SetConfig+0x7c>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a17      	ldr	r2, [pc, #92]	@ (800895c <TIM_OC6_SetConfig+0xbc>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d00b      	beq.n	800891c <TIM_OC6_SetConfig+0x7c>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a16      	ldr	r2, [pc, #88]	@ (8008960 <TIM_OC6_SetConfig+0xc0>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d007      	beq.n	800891c <TIM_OC6_SetConfig+0x7c>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a15      	ldr	r2, [pc, #84]	@ (8008964 <TIM_OC6_SetConfig+0xc4>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d003      	beq.n	800891c <TIM_OC6_SetConfig+0x7c>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a14      	ldr	r2, [pc, #80]	@ (8008968 <TIM_OC6_SetConfig+0xc8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d109      	bne.n	8008930 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008922:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	029b      	lsls	r3, r3, #10
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	4313      	orrs	r3, r2
 800892e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	685a      	ldr	r2, [r3, #4]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	621a      	str	r2, [r3, #32]
}
 800894a:	bf00      	nop
 800894c:	371c      	adds	r7, #28
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr
 8008956:	bf00      	nop
 8008958:	40012c00 	.word	0x40012c00
 800895c:	40013400 	.word	0x40013400
 8008960:	40014000 	.word	0x40014000
 8008964:	40014400 	.word	0x40014400
 8008968:	40014800 	.word	0x40014800

0800896c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b086      	sub	sp, #24
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008988:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	693a      	ldr	r2, [r7, #16]
 8008990:	4313      	orrs	r3, r2
 8008992:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800899a:	f023 0307 	bic.w	r3, r3, #7
 800899e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	2b70      	cmp	r3, #112	@ 0x70
 80089b8:	d01a      	beq.n	80089f0 <TIM_SlaveTimer_SetConfig+0x84>
 80089ba:	2b70      	cmp	r3, #112	@ 0x70
 80089bc:	d860      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089be:	2b60      	cmp	r3, #96	@ 0x60
 80089c0:	d054      	beq.n	8008a6c <TIM_SlaveTimer_SetConfig+0x100>
 80089c2:	2b60      	cmp	r3, #96	@ 0x60
 80089c4:	d85c      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089c6:	2b50      	cmp	r3, #80	@ 0x50
 80089c8:	d046      	beq.n	8008a58 <TIM_SlaveTimer_SetConfig+0xec>
 80089ca:	2b50      	cmp	r3, #80	@ 0x50
 80089cc:	d858      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089ce:	2b40      	cmp	r3, #64	@ 0x40
 80089d0:	d019      	beq.n	8008a06 <TIM_SlaveTimer_SetConfig+0x9a>
 80089d2:	2b40      	cmp	r3, #64	@ 0x40
 80089d4:	d854      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089d6:	2b30      	cmp	r3, #48	@ 0x30
 80089d8:	d055      	beq.n	8008a86 <TIM_SlaveTimer_SetConfig+0x11a>
 80089da:	2b30      	cmp	r3, #48	@ 0x30
 80089dc:	d850      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089de:	2b20      	cmp	r3, #32
 80089e0:	d051      	beq.n	8008a86 <TIM_SlaveTimer_SetConfig+0x11a>
 80089e2:	2b20      	cmp	r3, #32
 80089e4:	d84c      	bhi.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d04d      	beq.n	8008a86 <TIM_SlaveTimer_SetConfig+0x11a>
 80089ea:	2b10      	cmp	r3, #16
 80089ec:	d04b      	beq.n	8008a86 <TIM_SlaveTimer_SetConfig+0x11a>
 80089ee:	e047      	b.n	8008a80 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8008a00:	f000 f9e6 	bl	8008dd0 <TIM_ETR_SetConfig>
      break;
 8008a04:	e040      	b.n	8008a88 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2b05      	cmp	r3, #5
 8008a0c:	d101      	bne.n	8008a12 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e03b      	b.n	8008a8a <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	6a1b      	ldr	r3, [r3, #32]
 8008a18:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6a1a      	ldr	r2, [r3, #32]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 0201 	bic.w	r2, r2, #1
 8008a28:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	699b      	ldr	r3, [r3, #24]
 8008a30:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a38:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	011b      	lsls	r3, r3, #4
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	621a      	str	r2, [r3, #32]
      break;
 8008a56:	e017      	b.n	8008a88 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a64:	461a      	mov	r2, r3
 8008a66:	f000 f883 	bl	8008b70 <TIM_TI1_ConfigInputStage>
      break;
 8008a6a:	e00d      	b.n	8008a88 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a78:	461a      	mov	r2, r3
 8008a7a:	f000 f8e5 	bl	8008c48 <TIM_TI2_ConfigInputStage>
      break;
 8008a7e:	e003      	b.n	8008a88 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	75fb      	strb	r3, [r7, #23]
      break;
 8008a84:	e000      	b.n	8008a88 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8008a86:	bf00      	nop
  }

  return status;
 8008a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3718      	adds	r7, #24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
	...

08008a94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b087      	sub	sp, #28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
 8008aa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	6a1b      	ldr	r3, [r3, #32]
 8008aa6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6a1b      	ldr	r3, [r3, #32]
 8008aac:	f023 0201 	bic.w	r2, r3, #1
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	4a26      	ldr	r2, [pc, #152]	@ (8008b58 <TIM_TI1_SetConfig+0xc4>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d017      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac8:	d013      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4a23      	ldr	r2, [pc, #140]	@ (8008b5c <TIM_TI1_SetConfig+0xc8>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d00f      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	4a22      	ldr	r2, [pc, #136]	@ (8008b60 <TIM_TI1_SetConfig+0xcc>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d00b      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4a21      	ldr	r2, [pc, #132]	@ (8008b64 <TIM_TI1_SetConfig+0xd0>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d007      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4a20      	ldr	r2, [pc, #128]	@ (8008b68 <TIM_TI1_SetConfig+0xd4>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d003      	beq.n	8008af2 <TIM_TI1_SetConfig+0x5e>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	4a1f      	ldr	r2, [pc, #124]	@ (8008b6c <TIM_TI1_SetConfig+0xd8>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d101      	bne.n	8008af6 <TIM_TI1_SetConfig+0x62>
 8008af2:	2301      	movs	r3, #1
 8008af4:	e000      	b.n	8008af8 <TIM_TI1_SetConfig+0x64>
 8008af6:	2300      	movs	r3, #0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d008      	beq.n	8008b0e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	f023 0303 	bic.w	r3, r3, #3
 8008b02:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008b04:	697a      	ldr	r2, [r7, #20]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	617b      	str	r3, [r7, #20]
 8008b0c:	e003      	b.n	8008b16 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f043 0301 	orr.w	r3, r3, #1
 8008b14:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	011b      	lsls	r3, r3, #4
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	f023 030a 	bic.w	r3, r3, #10
 8008b30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	f003 030a 	and.w	r3, r3, #10
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	697a      	ldr	r2, [r7, #20]
 8008b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	40012c00 	.word	0x40012c00
 8008b5c:	40000400 	.word	0x40000400
 8008b60:	40000800 	.word	0x40000800
 8008b64:	40000c00 	.word	0x40000c00
 8008b68:	40013400 	.word	0x40013400
 8008b6c:	40014000 	.word	0x40014000

08008b70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b087      	sub	sp, #28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	6a1b      	ldr	r3, [r3, #32]
 8008b80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	f023 0201 	bic.w	r2, r3, #1
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	011b      	lsls	r3, r3, #4
 8008ba0:	693a      	ldr	r2, [r7, #16]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	f023 030a 	bic.w	r3, r3, #10
 8008bac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	697a      	ldr	r2, [r7, #20]
 8008bc0:	621a      	str	r2, [r3, #32]
}
 8008bc2:	bf00      	nop
 8008bc4:	371c      	adds	r7, #28
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr

08008bce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b087      	sub	sp, #28
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	60f8      	str	r0, [r7, #12]
 8008bd6:	60b9      	str	r1, [r7, #8]
 8008bd8:	607a      	str	r2, [r7, #4]
 8008bda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6a1b      	ldr	r3, [r3, #32]
 8008be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6a1b      	ldr	r3, [r3, #32]
 8008be6:	f023 0210 	bic.w	r2, r3, #16
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	021b      	lsls	r3, r3, #8
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	031b      	lsls	r3, r3, #12
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	011b      	lsls	r3, r3, #4
 8008c26:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008c2a:	697a      	ldr	r2, [r7, #20]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	693a      	ldr	r2, [r7, #16]
 8008c34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	621a      	str	r2, [r3, #32]
}
 8008c3c:	bf00      	nop
 8008c3e:	371c      	adds	r7, #28
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b087      	sub	sp, #28
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6a1b      	ldr	r3, [r3, #32]
 8008c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6a1b      	ldr	r3, [r3, #32]
 8008c5e:	f023 0210 	bic.w	r2, r3, #16
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	699b      	ldr	r3, [r3, #24]
 8008c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	031b      	lsls	r3, r3, #12
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c84:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	011b      	lsls	r3, r3, #4
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	693a      	ldr	r2, [r7, #16]
 8008c94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	697a      	ldr	r2, [r7, #20]
 8008c9a:	621a      	str	r2, [r3, #32]
}
 8008c9c:	bf00      	nop
 8008c9e:	371c      	adds	r7, #28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f023 0303 	bic.w	r3, r3, #3
 8008cd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008cd6:	693a      	ldr	r2, [r7, #16]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ce4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	011b      	lsls	r3, r3, #4
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	021b      	lsls	r3, r3, #8
 8008cfe:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008d02:	697a      	ldr	r2, [r7, #20]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	621a      	str	r2, [r3, #32]
}
 8008d14:	bf00      	nop
 8008d16:	371c      	adds	r7, #28
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b087      	sub	sp, #28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
 8008d2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6a1b      	ldr	r3, [r3, #32]
 8008d32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6a1b      	ldr	r3, [r3, #32]
 8008d38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	69db      	ldr	r3, [r3, #28]
 8008d44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	021b      	lsls	r3, r3, #8
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	031b      	lsls	r3, r3, #12
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008d72:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	031b      	lsls	r3, r3, #12
 8008d78:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	621a      	str	r2, [r3, #32]
}
 8008d8e:	bf00      	nop
 8008d90:	371c      	adds	r7, #28
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	b085      	sub	sp, #20
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	f043 0307 	orr.w	r3, r3, #7
 8008dbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	609a      	str	r2, [r3, #8]
}
 8008dc4:	bf00      	nop
 8008dc6:	3714      	adds	r7, #20
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b087      	sub	sp, #28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
 8008ddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	021a      	lsls	r2, r3, #8
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	431a      	orrs	r2, r3
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	697a      	ldr	r2, [r7, #20]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	609a      	str	r2, [r3, #8]
}
 8008e04:	bf00      	nop
 8008e06:	371c      	adds	r7, #28
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b087      	sub	sp, #28
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	f003 031f 	and.w	r3, r3, #31
 8008e22:	2201      	movs	r2, #1
 8008e24:	fa02 f303 	lsl.w	r3, r2, r3
 8008e28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	6a1a      	ldr	r2, [r3, #32]
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	43db      	mvns	r3, r3
 8008e32:	401a      	ands	r2, r3
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6a1a      	ldr	r2, [r3, #32]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	f003 031f 	and.w	r3, r3, #31
 8008e42:	6879      	ldr	r1, [r7, #4]
 8008e44:	fa01 f303 	lsl.w	r3, r1, r3
 8008e48:	431a      	orrs	r2, r3
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	621a      	str	r2, [r3, #32]
}
 8008e4e:	bf00      	nop
 8008e50:	371c      	adds	r7, #28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
	...

08008e5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d101      	bne.n	8008e74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e70:	2302      	movs	r3, #2
 8008e72:	e068      	b.n	8008f46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a2e      	ldr	r2, [pc, #184]	@ (8008f54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d004      	beq.n	8008ea8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8008f58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d108      	bne.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008eae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ec0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8008f54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d01d      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ee6:	d018      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a1b      	ldr	r2, [pc, #108]	@ (8008f5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d013      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a1a      	ldr	r2, [pc, #104]	@ (8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d00e      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a18      	ldr	r2, [pc, #96]	@ (8008f64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d009      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a13      	ldr	r2, [pc, #76]	@ (8008f58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d004      	beq.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a14      	ldr	r2, [pc, #80]	@ (8008f68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d10c      	bne.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68ba      	ldr	r2, [r7, #8]
 8008f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	40012c00 	.word	0x40012c00
 8008f58:	40013400 	.word	0x40013400
 8008f5c:	40000400 	.word	0x40000400
 8008f60:	40000800 	.word	0x40000800
 8008f64:	40000c00 	.word	0x40000c00
 8008f68:	40014000 	.word	0x40014000

08008f6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f74:	bf00      	nop
 8008f76:	370c      	adds	r7, #12
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e042      	b.n	8009040 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d106      	bne.n	8008fd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f7f9 f877 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2224      	movs	r2, #36	@ 0x24
 8008fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f022 0201 	bic.w	r2, r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d002      	beq.n	8008ff8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fc7c 	bl	80098f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f97d 	bl	80092f8 <UART_SetConfig>
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	e01b      	b.n	8009040 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009016:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689a      	ldr	r2, [r3, #8]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009026:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f042 0201 	orr.w	r2, r2, #1
 8009036:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fcfb 	bl	8009a34 <UART_CheckIdleState>
 800903e:	4603      	mov	r3, r0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08a      	sub	sp, #40	@ 0x28
 800904c:	af02      	add	r7, sp, #8
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	603b      	str	r3, [r7, #0]
 8009054:	4613      	mov	r3, r2
 8009056:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800905e:	2b20      	cmp	r3, #32
 8009060:	d17b      	bne.n	800915a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d002      	beq.n	800906e <HAL_UART_Transmit+0x26>
 8009068:	88fb      	ldrh	r3, [r7, #6]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d101      	bne.n	8009072 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e074      	b.n	800915c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2200      	movs	r2, #0
 8009076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2221      	movs	r2, #33	@ 0x21
 800907e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009082:	f7f9 fdc1 	bl	8002c08 <HAL_GetTick>
 8009086:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	88fa      	ldrh	r2, [r7, #6]
 800908c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	88fa      	ldrh	r2, [r7, #6]
 8009094:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090a0:	d108      	bne.n	80090b4 <HAL_UART_Transmit+0x6c>
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	691b      	ldr	r3, [r3, #16]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d104      	bne.n	80090b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	61bb      	str	r3, [r7, #24]
 80090b2:	e003      	b.n	80090bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090b8:	2300      	movs	r3, #0
 80090ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090bc:	e030      	b.n	8009120 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	2200      	movs	r2, #0
 80090c6:	2180      	movs	r1, #128	@ 0x80
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f000 fd5d 	bl	8009b88 <UART_WaitOnFlagUntilTimeout>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2220      	movs	r2, #32
 80090d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e03d      	b.n	800915c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10b      	bne.n	80090fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	881a      	ldrh	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090f2:	b292      	uxth	r2, r2
 80090f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	3302      	adds	r3, #2
 80090fa:	61bb      	str	r3, [r7, #24]
 80090fc:	e007      	b.n	800910e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	781a      	ldrb	r2, [r3, #0]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	3301      	adds	r3, #1
 800910c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009114:	b29b      	uxth	r3, r3
 8009116:	3b01      	subs	r3, #1
 8009118:	b29a      	uxth	r2, r3
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009126:	b29b      	uxth	r3, r3
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1c8      	bne.n	80090be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	9300      	str	r3, [sp, #0]
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	2200      	movs	r2, #0
 8009134:	2140      	movs	r1, #64	@ 0x40
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 fd26 	bl	8009b88 <UART_WaitOnFlagUntilTimeout>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d005      	beq.n	800914e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2220      	movs	r2, #32
 8009146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800914a:	2303      	movs	r3, #3
 800914c:	e006      	b.n	800915c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2220      	movs	r2, #32
 8009152:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	e000      	b.n	800915c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800915a:	2302      	movs	r3, #2
  }
}
 800915c:	4618      	mov	r0, r3
 800915e:	3720      	adds	r7, #32
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08a      	sub	sp, #40	@ 0x28
 8009168:	af02      	add	r7, sp, #8
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	603b      	str	r3, [r7, #0]
 8009170:	4613      	mov	r3, r2
 8009172:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800917a:	2b20      	cmp	r3, #32
 800917c:	f040 80b6 	bne.w	80092ec <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d002      	beq.n	800918c <HAL_UART_Receive+0x28>
 8009186:	88fb      	ldrh	r3, [r7, #6]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	e0ae      	b.n	80092ee <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2222      	movs	r2, #34	@ 0x22
 800919c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2200      	movs	r2, #0
 80091a4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80091a6:	f7f9 fd2f 	bl	8002c08 <HAL_GetTick>
 80091aa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	88fa      	ldrh	r2, [r7, #6]
 80091b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	88fa      	ldrh	r2, [r7, #6]
 80091b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091c4:	d10e      	bne.n	80091e4 <HAL_UART_Receive+0x80>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d105      	bne.n	80091da <HAL_UART_Receive+0x76>
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80091d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091d8:	e02d      	b.n	8009236 <HAL_UART_Receive+0xd2>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	22ff      	movs	r2, #255	@ 0xff
 80091de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091e2:	e028      	b.n	8009236 <HAL_UART_Receive+0xd2>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10d      	bne.n	8009208 <HAL_UART_Receive+0xa4>
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	691b      	ldr	r3, [r3, #16]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d104      	bne.n	80091fe <HAL_UART_Receive+0x9a>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	22ff      	movs	r2, #255	@ 0xff
 80091f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091fc:	e01b      	b.n	8009236 <HAL_UART_Receive+0xd2>
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	227f      	movs	r2, #127	@ 0x7f
 8009202:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009206:	e016      	b.n	8009236 <HAL_UART_Receive+0xd2>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009210:	d10d      	bne.n	800922e <HAL_UART_Receive+0xca>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d104      	bne.n	8009224 <HAL_UART_Receive+0xc0>
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	227f      	movs	r2, #127	@ 0x7f
 800921e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009222:	e008      	b.n	8009236 <HAL_UART_Receive+0xd2>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	223f      	movs	r2, #63	@ 0x3f
 8009228:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800922c:	e003      	b.n	8009236 <HAL_UART_Receive+0xd2>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800923c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009246:	d108      	bne.n	800925a <HAL_UART_Receive+0xf6>
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d104      	bne.n	800925a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009250:	2300      	movs	r3, #0
 8009252:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	61bb      	str	r3, [r7, #24]
 8009258:	e003      	b.n	8009262 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800925e:	2300      	movs	r3, #0
 8009260:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009262:	e037      	b.n	80092d4 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	2200      	movs	r2, #0
 800926c:	2120      	movs	r1, #32
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fc8a 	bl	8009b88 <UART_WaitOnFlagUntilTimeout>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d005      	beq.n	8009286 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2220      	movs	r2, #32
 800927e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	e033      	b.n	80092ee <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d10c      	bne.n	80092a6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009292:	b29a      	uxth	r2, r3
 8009294:	8a7b      	ldrh	r3, [r7, #18]
 8009296:	4013      	ands	r3, r2
 8009298:	b29a      	uxth	r2, r3
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	3302      	adds	r3, #2
 80092a2:	61bb      	str	r3, [r7, #24]
 80092a4:	e00d      	b.n	80092c2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	8a7b      	ldrh	r3, [r7, #18]
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	4013      	ands	r3, r2
 80092b6:	b2da      	uxtb	r2, r3
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	3301      	adds	r3, #1
 80092c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	3b01      	subs	r3, #1
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092da:	b29b      	uxth	r3, r3
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1c1      	bne.n	8009264 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2220      	movs	r2, #32
 80092e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80092e8:	2300      	movs	r3, #0
 80092ea:	e000      	b.n	80092ee <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80092ec:	2302      	movs	r3, #2
  }
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3720      	adds	r7, #32
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
	...

080092f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092fc:	b08c      	sub	sp, #48	@ 0x30
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009302:	2300      	movs	r3, #0
 8009304:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	689a      	ldr	r2, [r3, #8]
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	431a      	orrs	r2, r3
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	695b      	ldr	r3, [r3, #20]
 8009316:	431a      	orrs	r2, r3
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	4313      	orrs	r3, r2
 800931e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	4baa      	ldr	r3, [pc, #680]	@ (80095d0 <UART_SetConfig+0x2d8>)
 8009328:	4013      	ands	r3, r2
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	6812      	ldr	r2, [r2, #0]
 800932e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009330:	430b      	orrs	r3, r1
 8009332:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	68da      	ldr	r2, [r3, #12]
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a9f      	ldr	r2, [pc, #636]	@ (80095d4 <UART_SetConfig+0x2dc>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d004      	beq.n	8009364 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009360:	4313      	orrs	r3, r2
 8009362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800936e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009372:	697a      	ldr	r2, [r7, #20]
 8009374:	6812      	ldr	r2, [r2, #0]
 8009376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009378:	430b      	orrs	r3, r1
 800937a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009382:	f023 010f 	bic.w	r1, r3, #15
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	430a      	orrs	r2, r1
 8009390:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a90      	ldr	r2, [pc, #576]	@ (80095d8 <UART_SetConfig+0x2e0>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d125      	bne.n	80093e8 <UART_SetConfig+0xf0>
 800939c:	4b8f      	ldr	r3, [pc, #572]	@ (80095dc <UART_SetConfig+0x2e4>)
 800939e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093a2:	f003 0303 	and.w	r3, r3, #3
 80093a6:	2b03      	cmp	r3, #3
 80093a8:	d81a      	bhi.n	80093e0 <UART_SetConfig+0xe8>
 80093aa:	a201      	add	r2, pc, #4	@ (adr r2, 80093b0 <UART_SetConfig+0xb8>)
 80093ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b0:	080093c1 	.word	0x080093c1
 80093b4:	080093d1 	.word	0x080093d1
 80093b8:	080093c9 	.word	0x080093c9
 80093bc:	080093d9 	.word	0x080093d9
 80093c0:	2301      	movs	r3, #1
 80093c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093c6:	e116      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80093c8:	2302      	movs	r3, #2
 80093ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ce:	e112      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80093d0:	2304      	movs	r3, #4
 80093d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093d6:	e10e      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80093d8:	2308      	movs	r3, #8
 80093da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093de:	e10a      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80093e0:	2310      	movs	r3, #16
 80093e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093e6:	e106      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a7c      	ldr	r2, [pc, #496]	@ (80095e0 <UART_SetConfig+0x2e8>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d138      	bne.n	8009464 <UART_SetConfig+0x16c>
 80093f2:	4b7a      	ldr	r3, [pc, #488]	@ (80095dc <UART_SetConfig+0x2e4>)
 80093f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093f8:	f003 030c 	and.w	r3, r3, #12
 80093fc:	2b0c      	cmp	r3, #12
 80093fe:	d82d      	bhi.n	800945c <UART_SetConfig+0x164>
 8009400:	a201      	add	r2, pc, #4	@ (adr r2, 8009408 <UART_SetConfig+0x110>)
 8009402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009406:	bf00      	nop
 8009408:	0800943d 	.word	0x0800943d
 800940c:	0800945d 	.word	0x0800945d
 8009410:	0800945d 	.word	0x0800945d
 8009414:	0800945d 	.word	0x0800945d
 8009418:	0800944d 	.word	0x0800944d
 800941c:	0800945d 	.word	0x0800945d
 8009420:	0800945d 	.word	0x0800945d
 8009424:	0800945d 	.word	0x0800945d
 8009428:	08009445 	.word	0x08009445
 800942c:	0800945d 	.word	0x0800945d
 8009430:	0800945d 	.word	0x0800945d
 8009434:	0800945d 	.word	0x0800945d
 8009438:	08009455 	.word	0x08009455
 800943c:	2300      	movs	r3, #0
 800943e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009442:	e0d8      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009444:	2302      	movs	r3, #2
 8009446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800944a:	e0d4      	b.n	80095f6 <UART_SetConfig+0x2fe>
 800944c:	2304      	movs	r3, #4
 800944e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009452:	e0d0      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009454:	2308      	movs	r3, #8
 8009456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800945a:	e0cc      	b.n	80095f6 <UART_SetConfig+0x2fe>
 800945c:	2310      	movs	r3, #16
 800945e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009462:	e0c8      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a5e      	ldr	r2, [pc, #376]	@ (80095e4 <UART_SetConfig+0x2ec>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d125      	bne.n	80094ba <UART_SetConfig+0x1c2>
 800946e:	4b5b      	ldr	r3, [pc, #364]	@ (80095dc <UART_SetConfig+0x2e4>)
 8009470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009474:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009478:	2b30      	cmp	r3, #48	@ 0x30
 800947a:	d016      	beq.n	80094aa <UART_SetConfig+0x1b2>
 800947c:	2b30      	cmp	r3, #48	@ 0x30
 800947e:	d818      	bhi.n	80094b2 <UART_SetConfig+0x1ba>
 8009480:	2b20      	cmp	r3, #32
 8009482:	d00a      	beq.n	800949a <UART_SetConfig+0x1a2>
 8009484:	2b20      	cmp	r3, #32
 8009486:	d814      	bhi.n	80094b2 <UART_SetConfig+0x1ba>
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <UART_SetConfig+0x19a>
 800948c:	2b10      	cmp	r3, #16
 800948e:	d008      	beq.n	80094a2 <UART_SetConfig+0x1aa>
 8009490:	e00f      	b.n	80094b2 <UART_SetConfig+0x1ba>
 8009492:	2300      	movs	r3, #0
 8009494:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009498:	e0ad      	b.n	80095f6 <UART_SetConfig+0x2fe>
 800949a:	2302      	movs	r3, #2
 800949c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a0:	e0a9      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094a2:	2304      	movs	r3, #4
 80094a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a8:	e0a5      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094aa:	2308      	movs	r3, #8
 80094ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b0:	e0a1      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094b2:	2310      	movs	r3, #16
 80094b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b8:	e09d      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a4a      	ldr	r2, [pc, #296]	@ (80095e8 <UART_SetConfig+0x2f0>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d125      	bne.n	8009510 <UART_SetConfig+0x218>
 80094c4:	4b45      	ldr	r3, [pc, #276]	@ (80095dc <UART_SetConfig+0x2e4>)
 80094c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80094ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80094d0:	d016      	beq.n	8009500 <UART_SetConfig+0x208>
 80094d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80094d4:	d818      	bhi.n	8009508 <UART_SetConfig+0x210>
 80094d6:	2b80      	cmp	r3, #128	@ 0x80
 80094d8:	d00a      	beq.n	80094f0 <UART_SetConfig+0x1f8>
 80094da:	2b80      	cmp	r3, #128	@ 0x80
 80094dc:	d814      	bhi.n	8009508 <UART_SetConfig+0x210>
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d002      	beq.n	80094e8 <UART_SetConfig+0x1f0>
 80094e2:	2b40      	cmp	r3, #64	@ 0x40
 80094e4:	d008      	beq.n	80094f8 <UART_SetConfig+0x200>
 80094e6:	e00f      	b.n	8009508 <UART_SetConfig+0x210>
 80094e8:	2300      	movs	r3, #0
 80094ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ee:	e082      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094f0:	2302      	movs	r3, #2
 80094f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094f6:	e07e      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80094f8:	2304      	movs	r3, #4
 80094fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094fe:	e07a      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009500:	2308      	movs	r3, #8
 8009502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009506:	e076      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009508:	2310      	movs	r3, #16
 800950a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800950e:	e072      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a35      	ldr	r2, [pc, #212]	@ (80095ec <UART_SetConfig+0x2f4>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d12a      	bne.n	8009570 <UART_SetConfig+0x278>
 800951a:	4b30      	ldr	r3, [pc, #192]	@ (80095dc <UART_SetConfig+0x2e4>)
 800951c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009520:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009524:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009528:	d01a      	beq.n	8009560 <UART_SetConfig+0x268>
 800952a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800952e:	d81b      	bhi.n	8009568 <UART_SetConfig+0x270>
 8009530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009534:	d00c      	beq.n	8009550 <UART_SetConfig+0x258>
 8009536:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800953a:	d815      	bhi.n	8009568 <UART_SetConfig+0x270>
 800953c:	2b00      	cmp	r3, #0
 800953e:	d003      	beq.n	8009548 <UART_SetConfig+0x250>
 8009540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009544:	d008      	beq.n	8009558 <UART_SetConfig+0x260>
 8009546:	e00f      	b.n	8009568 <UART_SetConfig+0x270>
 8009548:	2300      	movs	r3, #0
 800954a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800954e:	e052      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009550:	2302      	movs	r3, #2
 8009552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009556:	e04e      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009558:	2304      	movs	r3, #4
 800955a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800955e:	e04a      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009560:	2308      	movs	r3, #8
 8009562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009566:	e046      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009568:	2310      	movs	r3, #16
 800956a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800956e:	e042      	b.n	80095f6 <UART_SetConfig+0x2fe>
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a17      	ldr	r2, [pc, #92]	@ (80095d4 <UART_SetConfig+0x2dc>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d13a      	bne.n	80095f0 <UART_SetConfig+0x2f8>
 800957a:	4b18      	ldr	r3, [pc, #96]	@ (80095dc <UART_SetConfig+0x2e4>)
 800957c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009580:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009584:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009588:	d01a      	beq.n	80095c0 <UART_SetConfig+0x2c8>
 800958a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800958e:	d81b      	bhi.n	80095c8 <UART_SetConfig+0x2d0>
 8009590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009594:	d00c      	beq.n	80095b0 <UART_SetConfig+0x2b8>
 8009596:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800959a:	d815      	bhi.n	80095c8 <UART_SetConfig+0x2d0>
 800959c:	2b00      	cmp	r3, #0
 800959e:	d003      	beq.n	80095a8 <UART_SetConfig+0x2b0>
 80095a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095a4:	d008      	beq.n	80095b8 <UART_SetConfig+0x2c0>
 80095a6:	e00f      	b.n	80095c8 <UART_SetConfig+0x2d0>
 80095a8:	2300      	movs	r3, #0
 80095aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ae:	e022      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80095b0:	2302      	movs	r3, #2
 80095b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095b6:	e01e      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80095b8:	2304      	movs	r3, #4
 80095ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095be:	e01a      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80095c0:	2308      	movs	r3, #8
 80095c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095c6:	e016      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80095c8:	2310      	movs	r3, #16
 80095ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ce:	e012      	b.n	80095f6 <UART_SetConfig+0x2fe>
 80095d0:	cfff69f3 	.word	0xcfff69f3
 80095d4:	40008000 	.word	0x40008000
 80095d8:	40013800 	.word	0x40013800
 80095dc:	40021000 	.word	0x40021000
 80095e0:	40004400 	.word	0x40004400
 80095e4:	40004800 	.word	0x40004800
 80095e8:	40004c00 	.word	0x40004c00
 80095ec:	40005000 	.word	0x40005000
 80095f0:	2310      	movs	r3, #16
 80095f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4aae      	ldr	r2, [pc, #696]	@ (80098b4 <UART_SetConfig+0x5bc>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	f040 8097 	bne.w	8009730 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009602:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009606:	2b08      	cmp	r3, #8
 8009608:	d823      	bhi.n	8009652 <UART_SetConfig+0x35a>
 800960a:	a201      	add	r2, pc, #4	@ (adr r2, 8009610 <UART_SetConfig+0x318>)
 800960c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009610:	08009635 	.word	0x08009635
 8009614:	08009653 	.word	0x08009653
 8009618:	0800963d 	.word	0x0800963d
 800961c:	08009653 	.word	0x08009653
 8009620:	08009643 	.word	0x08009643
 8009624:	08009653 	.word	0x08009653
 8009628:	08009653 	.word	0x08009653
 800962c:	08009653 	.word	0x08009653
 8009630:	0800964b 	.word	0x0800964b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009634:	f7fc f89c 	bl	8005770 <HAL_RCC_GetPCLK1Freq>
 8009638:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800963a:	e010      	b.n	800965e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800963c:	4b9e      	ldr	r3, [pc, #632]	@ (80098b8 <UART_SetConfig+0x5c0>)
 800963e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009640:	e00d      	b.n	800965e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009642:	f7fb fffd 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 8009646:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009648:	e009      	b.n	800965e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800964a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800964e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009650:	e005      	b.n	800965e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009652:	2300      	movs	r3, #0
 8009654:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800965c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800965e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009660:	2b00      	cmp	r3, #0
 8009662:	f000 8130 	beq.w	80098c6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800966a:	4a94      	ldr	r2, [pc, #592]	@ (80098bc <UART_SetConfig+0x5c4>)
 800966c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009670:	461a      	mov	r2, r3
 8009672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009674:	fbb3 f3f2 	udiv	r3, r3, r2
 8009678:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	4613      	mov	r3, r2
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	4413      	add	r3, r2
 8009684:	69ba      	ldr	r2, [r7, #24]
 8009686:	429a      	cmp	r2, r3
 8009688:	d305      	bcc.n	8009696 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009690:	69ba      	ldr	r2, [r7, #24]
 8009692:	429a      	cmp	r2, r3
 8009694:	d903      	bls.n	800969e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800969c:	e113      	b.n	80098c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800969e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a0:	2200      	movs	r2, #0
 80096a2:	60bb      	str	r3, [r7, #8]
 80096a4:	60fa      	str	r2, [r7, #12]
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096aa:	4a84      	ldr	r2, [pc, #528]	@ (80098bc <UART_SetConfig+0x5c4>)
 80096ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2200      	movs	r2, #0
 80096b4:	603b      	str	r3, [r7, #0]
 80096b6:	607a      	str	r2, [r7, #4]
 80096b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80096c0:	f7f6 fe06 	bl	80002d0 <__aeabi_uldivmod>
 80096c4:	4602      	mov	r2, r0
 80096c6:	460b      	mov	r3, r1
 80096c8:	4610      	mov	r0, r2
 80096ca:	4619      	mov	r1, r3
 80096cc:	f04f 0200 	mov.w	r2, #0
 80096d0:	f04f 0300 	mov.w	r3, #0
 80096d4:	020b      	lsls	r3, r1, #8
 80096d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80096da:	0202      	lsls	r2, r0, #8
 80096dc:	6979      	ldr	r1, [r7, #20]
 80096de:	6849      	ldr	r1, [r1, #4]
 80096e0:	0849      	lsrs	r1, r1, #1
 80096e2:	2000      	movs	r0, #0
 80096e4:	460c      	mov	r4, r1
 80096e6:	4605      	mov	r5, r0
 80096e8:	eb12 0804 	adds.w	r8, r2, r4
 80096ec:	eb43 0905 	adc.w	r9, r3, r5
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	469a      	mov	sl, r3
 80096f8:	4693      	mov	fp, r2
 80096fa:	4652      	mov	r2, sl
 80096fc:	465b      	mov	r3, fp
 80096fe:	4640      	mov	r0, r8
 8009700:	4649      	mov	r1, r9
 8009702:	f7f6 fde5 	bl	80002d0 <__aeabi_uldivmod>
 8009706:	4602      	mov	r2, r0
 8009708:	460b      	mov	r3, r1
 800970a:	4613      	mov	r3, r2
 800970c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800970e:	6a3b      	ldr	r3, [r7, #32]
 8009710:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009714:	d308      	bcc.n	8009728 <UART_SetConfig+0x430>
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800971c:	d204      	bcs.n	8009728 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	6a3a      	ldr	r2, [r7, #32]
 8009724:	60da      	str	r2, [r3, #12]
 8009726:	e0ce      	b.n	80098c6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800972e:	e0ca      	b.n	80098c6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	69db      	ldr	r3, [r3, #28]
 8009734:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009738:	d166      	bne.n	8009808 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800973a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800973e:	2b08      	cmp	r3, #8
 8009740:	d827      	bhi.n	8009792 <UART_SetConfig+0x49a>
 8009742:	a201      	add	r2, pc, #4	@ (adr r2, 8009748 <UART_SetConfig+0x450>)
 8009744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009748:	0800976d 	.word	0x0800976d
 800974c:	08009775 	.word	0x08009775
 8009750:	0800977d 	.word	0x0800977d
 8009754:	08009793 	.word	0x08009793
 8009758:	08009783 	.word	0x08009783
 800975c:	08009793 	.word	0x08009793
 8009760:	08009793 	.word	0x08009793
 8009764:	08009793 	.word	0x08009793
 8009768:	0800978b 	.word	0x0800978b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800976c:	f7fc f800 	bl	8005770 <HAL_RCC_GetPCLK1Freq>
 8009770:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009772:	e014      	b.n	800979e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009774:	f7fc f812 	bl	800579c <HAL_RCC_GetPCLK2Freq>
 8009778:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800977a:	e010      	b.n	800979e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800977c:	4b4e      	ldr	r3, [pc, #312]	@ (80098b8 <UART_SetConfig+0x5c0>)
 800977e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009780:	e00d      	b.n	800979e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009782:	f7fb ff5d 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 8009786:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009788:	e009      	b.n	800979e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800978a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800978e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009790:	e005      	b.n	800979e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009792:	2300      	movs	r3, #0
 8009794:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800979c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800979e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 8090 	beq.w	80098c6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097aa:	4a44      	ldr	r2, [pc, #272]	@ (80098bc <UART_SetConfig+0x5c4>)
 80097ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097b0:	461a      	mov	r2, r3
 80097b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80097b8:	005a      	lsls	r2, r3, #1
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	085b      	lsrs	r3, r3, #1
 80097c0:	441a      	add	r2, r3
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ca:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097cc:	6a3b      	ldr	r3, [r7, #32]
 80097ce:	2b0f      	cmp	r3, #15
 80097d0:	d916      	bls.n	8009800 <UART_SetConfig+0x508>
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097d8:	d212      	bcs.n	8009800 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	b29b      	uxth	r3, r3
 80097de:	f023 030f 	bic.w	r3, r3, #15
 80097e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097e4:	6a3b      	ldr	r3, [r7, #32]
 80097e6:	085b      	lsrs	r3, r3, #1
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	f003 0307 	and.w	r3, r3, #7
 80097ee:	b29a      	uxth	r2, r3
 80097f0:	8bfb      	ldrh	r3, [r7, #30]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	8bfa      	ldrh	r2, [r7, #30]
 80097fc:	60da      	str	r2, [r3, #12]
 80097fe:	e062      	b.n	80098c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009806:	e05e      	b.n	80098c6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009808:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800980c:	2b08      	cmp	r3, #8
 800980e:	d828      	bhi.n	8009862 <UART_SetConfig+0x56a>
 8009810:	a201      	add	r2, pc, #4	@ (adr r2, 8009818 <UART_SetConfig+0x520>)
 8009812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009816:	bf00      	nop
 8009818:	0800983d 	.word	0x0800983d
 800981c:	08009845 	.word	0x08009845
 8009820:	0800984d 	.word	0x0800984d
 8009824:	08009863 	.word	0x08009863
 8009828:	08009853 	.word	0x08009853
 800982c:	08009863 	.word	0x08009863
 8009830:	08009863 	.word	0x08009863
 8009834:	08009863 	.word	0x08009863
 8009838:	0800985b 	.word	0x0800985b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800983c:	f7fb ff98 	bl	8005770 <HAL_RCC_GetPCLK1Freq>
 8009840:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009842:	e014      	b.n	800986e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009844:	f7fb ffaa 	bl	800579c <HAL_RCC_GetPCLK2Freq>
 8009848:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800984a:	e010      	b.n	800986e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800984c:	4b1a      	ldr	r3, [pc, #104]	@ (80098b8 <UART_SetConfig+0x5c0>)
 800984e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009850:	e00d      	b.n	800986e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009852:	f7fb fef5 	bl	8005640 <HAL_RCC_GetSysClockFreq>
 8009856:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009858:	e009      	b.n	800986e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800985a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800985e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009860:	e005      	b.n	800986e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800986c:	bf00      	nop
    }

    if (pclk != 0U)
 800986e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009870:	2b00      	cmp	r3, #0
 8009872:	d028      	beq.n	80098c6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009878:	4a10      	ldr	r2, [pc, #64]	@ (80098bc <UART_SetConfig+0x5c4>)
 800987a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800987e:	461a      	mov	r2, r3
 8009880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009882:	fbb3 f2f2 	udiv	r2, r3, r2
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	085b      	lsrs	r3, r3, #1
 800988c:	441a      	add	r2, r3
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	fbb2 f3f3 	udiv	r3, r2, r3
 8009896:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009898:	6a3b      	ldr	r3, [r7, #32]
 800989a:	2b0f      	cmp	r3, #15
 800989c:	d910      	bls.n	80098c0 <UART_SetConfig+0x5c8>
 800989e:	6a3b      	ldr	r3, [r7, #32]
 80098a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098a4:	d20c      	bcs.n	80098c0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80098a6:	6a3b      	ldr	r3, [r7, #32]
 80098a8:	b29a      	uxth	r2, r3
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	60da      	str	r2, [r3, #12]
 80098b0:	e009      	b.n	80098c6 <UART_SetConfig+0x5ce>
 80098b2:	bf00      	nop
 80098b4:	40008000 	.word	0x40008000
 80098b8:	00f42400 	.word	0x00f42400
 80098bc:	0800b45c 	.word	0x0800b45c
      }
      else
      {
        ret = HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	2201      	movs	r2, #1
 80098ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	2201      	movs	r2, #1
 80098d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	2200      	movs	r2, #0
 80098da:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	2200      	movs	r2, #0
 80098e0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80098e2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3730      	adds	r7, #48	@ 0x30
 80098ea:	46bd      	mov	sp, r7
 80098ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080098f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098fc:	f003 0308 	and.w	r3, r3, #8
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00a      	beq.n	800991a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	430a      	orrs	r2, r1
 8009918:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800991e:	f003 0301 	and.w	r3, r3, #1
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00a      	beq.n	800993c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	430a      	orrs	r2, r1
 800993a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009940:	f003 0302 	and.w	r3, r3, #2
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00a      	beq.n	800995e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	430a      	orrs	r2, r1
 800995c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009962:	f003 0304 	and.w	r3, r3, #4
 8009966:	2b00      	cmp	r3, #0
 8009968:	d00a      	beq.n	8009980 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	430a      	orrs	r2, r1
 800997e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009984:	f003 0310 	and.w	r3, r3, #16
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00a      	beq.n	80099a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	689b      	ldr	r3, [r3, #8]
 8009992:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	430a      	orrs	r2, r1
 80099a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a6:	f003 0320 	and.w	r3, r3, #32
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00a      	beq.n	80099c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	430a      	orrs	r2, r1
 80099c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d01a      	beq.n	8009a06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	430a      	orrs	r2, r1
 80099e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099ee:	d10a      	bne.n	8009a06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	430a      	orrs	r2, r1
 8009a04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	430a      	orrs	r2, r1
 8009a26:	605a      	str	r2, [r3, #4]
  }
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b098      	sub	sp, #96	@ 0x60
 8009a38:	af02      	add	r7, sp, #8
 8009a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a44:	f7f9 f8e0 	bl	8002c08 <HAL_GetTick>
 8009a48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 0308 	and.w	r3, r3, #8
 8009a54:	2b08      	cmp	r3, #8
 8009a56:	d12f      	bne.n	8009ab8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a60:	2200      	movs	r2, #0
 8009a62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f88e 	bl	8009b88 <UART_WaitOnFlagUntilTimeout>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d022      	beq.n	8009ab8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a7a:	e853 3f00 	ldrex	r3, [r3]
 8009a7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a86:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a92:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a98:	e841 2300 	strex	r3, r2, [r1]
 8009a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1e6      	bne.n	8009a72 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ab4:	2303      	movs	r3, #3
 8009ab6:	e063      	b.n	8009b80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0304 	and.w	r3, r3, #4
 8009ac2:	2b04      	cmp	r3, #4
 8009ac4:	d149      	bne.n	8009b5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ac6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009aca:	9300      	str	r3, [sp, #0]
 8009acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f857 	bl	8009b88 <UART_WaitOnFlagUntilTimeout>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d03c      	beq.n	8009b5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae8:	e853 3f00 	ldrex	r3, [r3]
 8009aec:	623b      	str	r3, [r7, #32]
   return(result);
 8009aee:	6a3b      	ldr	r3, [r7, #32]
 8009af0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	461a      	mov	r2, r3
 8009afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009afe:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b00:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b06:	e841 2300 	strex	r3, r2, [r1]
 8009b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e6      	bne.n	8009ae0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	3308      	adds	r3, #8
 8009b18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	e853 3f00 	ldrex	r3, [r3]
 8009b20:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	f023 0301 	bic.w	r3, r3, #1
 8009b28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	3308      	adds	r3, #8
 8009b30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b32:	61fa      	str	r2, [r7, #28]
 8009b34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b36:	69b9      	ldr	r1, [r7, #24]
 8009b38:	69fa      	ldr	r2, [r7, #28]
 8009b3a:	e841 2300 	strex	r3, r2, [r1]
 8009b3e:	617b      	str	r3, [r7, #20]
   return(result);
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1e5      	bne.n	8009b12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2220      	movs	r2, #32
 8009b4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e012      	b.n	8009b80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2220      	movs	r2, #32
 8009b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2220      	movs	r2, #32
 8009b66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b7e:	2300      	movs	r3, #0
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3758      	adds	r7, #88	@ 0x58
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	603b      	str	r3, [r7, #0]
 8009b94:	4613      	mov	r3, r2
 8009b96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b98:	e04f      	b.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ba0:	d04b      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ba2:	f7f9 f831 	bl	8002c08 <HAL_GetTick>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	1ad3      	subs	r3, r2, r3
 8009bac:	69ba      	ldr	r2, [r7, #24]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d302      	bcc.n	8009bb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	e04e      	b.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f003 0304 	and.w	r3, r3, #4
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d037      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	2b80      	cmp	r3, #128	@ 0x80
 8009bce:	d034      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	2b40      	cmp	r3, #64	@ 0x40
 8009bd4:	d031      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	69db      	ldr	r3, [r3, #28]
 8009bdc:	f003 0308 	and.w	r3, r3, #8
 8009be0:	2b08      	cmp	r3, #8
 8009be2:	d110      	bne.n	8009c06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2208      	movs	r2, #8
 8009bea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f000 f838 	bl	8009c62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2208      	movs	r2, #8
 8009bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	e029      	b.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	69db      	ldr	r3, [r3, #28]
 8009c0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c14:	d111      	bne.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c20:	68f8      	ldr	r0, [r7, #12]
 8009c22:	f000 f81e 	bl	8009c62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009c36:	2303      	movs	r3, #3
 8009c38:	e00f      	b.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	69da      	ldr	r2, [r3, #28]
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	4013      	ands	r3, r2
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	429a      	cmp	r2, r3
 8009c48:	bf0c      	ite	eq
 8009c4a:	2301      	moveq	r3, #1
 8009c4c:	2300      	movne	r3, #0
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	461a      	mov	r2, r3
 8009c52:	79fb      	ldrb	r3, [r7, #7]
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d0a0      	beq.n	8009b9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b095      	sub	sp, #84	@ 0x54
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	461a      	mov	r2, r3
 8009c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c88:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e6      	bne.n	8009c6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3308      	adds	r3, #8
 8009ca2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca4:	6a3b      	ldr	r3, [r7, #32]
 8009ca6:	e853 3f00 	ldrex	r3, [r3]
 8009caa:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009cb2:	f023 0301 	bic.w	r3, r3, #1
 8009cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	3308      	adds	r3, #8
 8009cbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cc8:	e841 2300 	strex	r3, r2, [r1]
 8009ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1e3      	bne.n	8009c9c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d118      	bne.n	8009d0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	e853 3f00 	ldrex	r3, [r3]
 8009ce8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	f023 0310 	bic.w	r3, r3, #16
 8009cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cfa:	61bb      	str	r3, [r7, #24]
 8009cfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfe:	6979      	ldr	r1, [r7, #20]
 8009d00:	69ba      	ldr	r2, [r7, #24]
 8009d02:	e841 2300 	strex	r3, r2, [r1]
 8009d06:	613b      	str	r3, [r7, #16]
   return(result);
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1e6      	bne.n	8009cdc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d22:	bf00      	nop
 8009d24:	3754      	adds	r7, #84	@ 0x54
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b085      	sub	sp, #20
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d101      	bne.n	8009d44 <HAL_UARTEx_DisableFifoMode+0x16>
 8009d40:	2302      	movs	r3, #2
 8009d42:	e027      	b.n	8009d94 <HAL_UARTEx_DisableFifoMode+0x66>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2224      	movs	r2, #36	@ 0x24
 8009d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f022 0201 	bic.w	r2, r2, #1
 8009d6a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d72:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2220      	movs	r2, #32
 8009d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d101      	bne.n	8009db8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009db4:	2302      	movs	r3, #2
 8009db6:	e02d      	b.n	8009e14 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2224      	movs	r2, #36	@ 0x24
 8009dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f022 0201 	bic.w	r2, r2, #1
 8009dde:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	683a      	ldr	r2, [r7, #0]
 8009df0:	430a      	orrs	r2, r1
 8009df2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f84f 	bl	8009e98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	68fa      	ldr	r2, [r7, #12]
 8009e00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2220      	movs	r2, #32
 8009e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e12:	2300      	movs	r3, #0
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3710      	adds	r7, #16
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d101      	bne.n	8009e34 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009e30:	2302      	movs	r3, #2
 8009e32:	e02d      	b.n	8009e90 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2224      	movs	r2, #36	@ 0x24
 8009e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	681a      	ldr	r2, [r3, #0]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f022 0201 	bic.w	r2, r2, #1
 8009e5a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 f811 	bl	8009e98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	68fa      	ldr	r2, [r7, #12]
 8009e7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2220      	movs	r2, #32
 8009e82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e8e:	2300      	movs	r3, #0
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d108      	bne.n	8009eba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009eb8:	e031      	b.n	8009f1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009eba:	2308      	movs	r3, #8
 8009ebc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ebe:	2308      	movs	r3, #8
 8009ec0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	0e5b      	lsrs	r3, r3, #25
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	f003 0307 	and.w	r3, r3, #7
 8009ed0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	0f5b      	lsrs	r3, r3, #29
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	f003 0307 	and.w	r3, r3, #7
 8009ee0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ee2:	7bbb      	ldrb	r3, [r7, #14]
 8009ee4:	7b3a      	ldrb	r2, [r7, #12]
 8009ee6:	4911      	ldr	r1, [pc, #68]	@ (8009f2c <UARTEx_SetNbDataToProcess+0x94>)
 8009ee8:	5c8a      	ldrb	r2, [r1, r2]
 8009eea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009eee:	7b3a      	ldrb	r2, [r7, #12]
 8009ef0:	490f      	ldr	r1, [pc, #60]	@ (8009f30 <UARTEx_SetNbDataToProcess+0x98>)
 8009ef2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ef4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ef8:	b29a      	uxth	r2, r3
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009f00:	7bfb      	ldrb	r3, [r7, #15]
 8009f02:	7b7a      	ldrb	r2, [r7, #13]
 8009f04:	4909      	ldr	r1, [pc, #36]	@ (8009f2c <UARTEx_SetNbDataToProcess+0x94>)
 8009f06:	5c8a      	ldrb	r2, [r1, r2]
 8009f08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009f0c:	7b7a      	ldrb	r2, [r7, #13]
 8009f0e:	4908      	ldr	r1, [pc, #32]	@ (8009f30 <UARTEx_SetNbDataToProcess+0x98>)
 8009f10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009f12:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f16:	b29a      	uxth	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009f1e:	bf00      	nop
 8009f20:	3714      	adds	r7, #20
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	0800b474 	.word	0x0800b474
 8009f30:	0800b47c 	.word	0x0800b47c

08009f34 <sniprintf>:
 8009f34:	b40c      	push	{r2, r3}
 8009f36:	b530      	push	{r4, r5, lr}
 8009f38:	4b18      	ldr	r3, [pc, #96]	@ (8009f9c <sniprintf+0x68>)
 8009f3a:	1e0c      	subs	r4, r1, #0
 8009f3c:	681d      	ldr	r5, [r3, #0]
 8009f3e:	b09d      	sub	sp, #116	@ 0x74
 8009f40:	da08      	bge.n	8009f54 <sniprintf+0x20>
 8009f42:	238b      	movs	r3, #139	@ 0x8b
 8009f44:	602b      	str	r3, [r5, #0]
 8009f46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f4a:	b01d      	add	sp, #116	@ 0x74
 8009f4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f50:	b002      	add	sp, #8
 8009f52:	4770      	bx	lr
 8009f54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009f58:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009f5c:	f04f 0300 	mov.w	r3, #0
 8009f60:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009f62:	bf14      	ite	ne
 8009f64:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009f68:	4623      	moveq	r3, r4
 8009f6a:	9304      	str	r3, [sp, #16]
 8009f6c:	9307      	str	r3, [sp, #28]
 8009f6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009f72:	9002      	str	r0, [sp, #8]
 8009f74:	9006      	str	r0, [sp, #24]
 8009f76:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009f7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009f7c:	ab21      	add	r3, sp, #132	@ 0x84
 8009f7e:	a902      	add	r1, sp, #8
 8009f80:	4628      	mov	r0, r5
 8009f82:	9301      	str	r3, [sp, #4]
 8009f84:	f000 f9d2 	bl	800a32c <_svfiprintf_r>
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	bfbc      	itt	lt
 8009f8c:	238b      	movlt	r3, #139	@ 0x8b
 8009f8e:	602b      	strlt	r3, [r5, #0]
 8009f90:	2c00      	cmp	r4, #0
 8009f92:	d0da      	beq.n	8009f4a <sniprintf+0x16>
 8009f94:	9b02      	ldr	r3, [sp, #8]
 8009f96:	2200      	movs	r2, #0
 8009f98:	701a      	strb	r2, [r3, #0]
 8009f9a:	e7d6      	b.n	8009f4a <sniprintf+0x16>
 8009f9c:	20000044 	.word	0x20000044

08009fa0 <siprintf>:
 8009fa0:	b40e      	push	{r1, r2, r3}
 8009fa2:	b510      	push	{r4, lr}
 8009fa4:	b09d      	sub	sp, #116	@ 0x74
 8009fa6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009fa8:	9002      	str	r0, [sp, #8]
 8009faa:	9006      	str	r0, [sp, #24]
 8009fac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009fb0:	480a      	ldr	r0, [pc, #40]	@ (8009fdc <siprintf+0x3c>)
 8009fb2:	9107      	str	r1, [sp, #28]
 8009fb4:	9104      	str	r1, [sp, #16]
 8009fb6:	490a      	ldr	r1, [pc, #40]	@ (8009fe0 <siprintf+0x40>)
 8009fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fbc:	9105      	str	r1, [sp, #20]
 8009fbe:	2400      	movs	r4, #0
 8009fc0:	a902      	add	r1, sp, #8
 8009fc2:	6800      	ldr	r0, [r0, #0]
 8009fc4:	9301      	str	r3, [sp, #4]
 8009fc6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009fc8:	f000 f9b0 	bl	800a32c <_svfiprintf_r>
 8009fcc:	9b02      	ldr	r3, [sp, #8]
 8009fce:	701c      	strb	r4, [r3, #0]
 8009fd0:	b01d      	add	sp, #116	@ 0x74
 8009fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fd6:	b003      	add	sp, #12
 8009fd8:	4770      	bx	lr
 8009fda:	bf00      	nop
 8009fdc:	20000044 	.word	0x20000044
 8009fe0:	ffff0208 	.word	0xffff0208

08009fe4 <std>:
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	b510      	push	{r4, lr}
 8009fe8:	4604      	mov	r4, r0
 8009fea:	e9c0 3300 	strd	r3, r3, [r0]
 8009fee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ff2:	6083      	str	r3, [r0, #8]
 8009ff4:	8181      	strh	r1, [r0, #12]
 8009ff6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009ff8:	81c2      	strh	r2, [r0, #14]
 8009ffa:	6183      	str	r3, [r0, #24]
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	2208      	movs	r2, #8
 800a000:	305c      	adds	r0, #92	@ 0x5c
 800a002:	f000 f8c3 	bl	800a18c <memset>
 800a006:	4b0d      	ldr	r3, [pc, #52]	@ (800a03c <std+0x58>)
 800a008:	6263      	str	r3, [r4, #36]	@ 0x24
 800a00a:	4b0d      	ldr	r3, [pc, #52]	@ (800a040 <std+0x5c>)
 800a00c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a00e:	4b0d      	ldr	r3, [pc, #52]	@ (800a044 <std+0x60>)
 800a010:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a012:	4b0d      	ldr	r3, [pc, #52]	@ (800a048 <std+0x64>)
 800a014:	6323      	str	r3, [r4, #48]	@ 0x30
 800a016:	4b0d      	ldr	r3, [pc, #52]	@ (800a04c <std+0x68>)
 800a018:	6224      	str	r4, [r4, #32]
 800a01a:	429c      	cmp	r4, r3
 800a01c:	d006      	beq.n	800a02c <std+0x48>
 800a01e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a022:	4294      	cmp	r4, r2
 800a024:	d002      	beq.n	800a02c <std+0x48>
 800a026:	33d0      	adds	r3, #208	@ 0xd0
 800a028:	429c      	cmp	r4, r3
 800a02a:	d105      	bne.n	800a038 <std+0x54>
 800a02c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a034:	f000 b90e 	b.w	800a254 <__retarget_lock_init_recursive>
 800a038:	bd10      	pop	{r4, pc}
 800a03a:	bf00      	nop
 800a03c:	0800ad75 	.word	0x0800ad75
 800a040:	0800ad97 	.word	0x0800ad97
 800a044:	0800adcf 	.word	0x0800adcf
 800a048:	0800adf3 	.word	0x0800adf3
 800a04c:	20000d34 	.word	0x20000d34

0800a050 <stdio_exit_handler>:
 800a050:	4a02      	ldr	r2, [pc, #8]	@ (800a05c <stdio_exit_handler+0xc>)
 800a052:	4903      	ldr	r1, [pc, #12]	@ (800a060 <stdio_exit_handler+0x10>)
 800a054:	4803      	ldr	r0, [pc, #12]	@ (800a064 <stdio_exit_handler+0x14>)
 800a056:	f000 b869 	b.w	800a12c <_fwalk_sglue>
 800a05a:	bf00      	nop
 800a05c:	20000038 	.word	0x20000038
 800a060:	0800ad0d 	.word	0x0800ad0d
 800a064:	20000048 	.word	0x20000048

0800a068 <cleanup_stdio>:
 800a068:	6841      	ldr	r1, [r0, #4]
 800a06a:	4b0c      	ldr	r3, [pc, #48]	@ (800a09c <cleanup_stdio+0x34>)
 800a06c:	4299      	cmp	r1, r3
 800a06e:	b510      	push	{r4, lr}
 800a070:	4604      	mov	r4, r0
 800a072:	d001      	beq.n	800a078 <cleanup_stdio+0x10>
 800a074:	f000 fe4a 	bl	800ad0c <_fflush_r>
 800a078:	68a1      	ldr	r1, [r4, #8]
 800a07a:	4b09      	ldr	r3, [pc, #36]	@ (800a0a0 <cleanup_stdio+0x38>)
 800a07c:	4299      	cmp	r1, r3
 800a07e:	d002      	beq.n	800a086 <cleanup_stdio+0x1e>
 800a080:	4620      	mov	r0, r4
 800a082:	f000 fe43 	bl	800ad0c <_fflush_r>
 800a086:	68e1      	ldr	r1, [r4, #12]
 800a088:	4b06      	ldr	r3, [pc, #24]	@ (800a0a4 <cleanup_stdio+0x3c>)
 800a08a:	4299      	cmp	r1, r3
 800a08c:	d004      	beq.n	800a098 <cleanup_stdio+0x30>
 800a08e:	4620      	mov	r0, r4
 800a090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a094:	f000 be3a 	b.w	800ad0c <_fflush_r>
 800a098:	bd10      	pop	{r4, pc}
 800a09a:	bf00      	nop
 800a09c:	20000d34 	.word	0x20000d34
 800a0a0:	20000d9c 	.word	0x20000d9c
 800a0a4:	20000e04 	.word	0x20000e04

0800a0a8 <global_stdio_init.part.0>:
 800a0a8:	b510      	push	{r4, lr}
 800a0aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a0d8 <global_stdio_init.part.0+0x30>)
 800a0ac:	4c0b      	ldr	r4, [pc, #44]	@ (800a0dc <global_stdio_init.part.0+0x34>)
 800a0ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a0e0 <global_stdio_init.part.0+0x38>)
 800a0b0:	601a      	str	r2, [r3, #0]
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	2104      	movs	r1, #4
 800a0b8:	f7ff ff94 	bl	8009fe4 <std>
 800a0bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	2109      	movs	r1, #9
 800a0c4:	f7ff ff8e 	bl	8009fe4 <std>
 800a0c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a0cc:	2202      	movs	r2, #2
 800a0ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0d2:	2112      	movs	r1, #18
 800a0d4:	f7ff bf86 	b.w	8009fe4 <std>
 800a0d8:	20000e6c 	.word	0x20000e6c
 800a0dc:	20000d34 	.word	0x20000d34
 800a0e0:	0800a051 	.word	0x0800a051

0800a0e4 <__sfp_lock_acquire>:
 800a0e4:	4801      	ldr	r0, [pc, #4]	@ (800a0ec <__sfp_lock_acquire+0x8>)
 800a0e6:	f000 b8b6 	b.w	800a256 <__retarget_lock_acquire_recursive>
 800a0ea:	bf00      	nop
 800a0ec:	20000e71 	.word	0x20000e71

0800a0f0 <__sfp_lock_release>:
 800a0f0:	4801      	ldr	r0, [pc, #4]	@ (800a0f8 <__sfp_lock_release+0x8>)
 800a0f2:	f000 b8b1 	b.w	800a258 <__retarget_lock_release_recursive>
 800a0f6:	bf00      	nop
 800a0f8:	20000e71 	.word	0x20000e71

0800a0fc <__sinit>:
 800a0fc:	b510      	push	{r4, lr}
 800a0fe:	4604      	mov	r4, r0
 800a100:	f7ff fff0 	bl	800a0e4 <__sfp_lock_acquire>
 800a104:	6a23      	ldr	r3, [r4, #32]
 800a106:	b11b      	cbz	r3, 800a110 <__sinit+0x14>
 800a108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a10c:	f7ff bff0 	b.w	800a0f0 <__sfp_lock_release>
 800a110:	4b04      	ldr	r3, [pc, #16]	@ (800a124 <__sinit+0x28>)
 800a112:	6223      	str	r3, [r4, #32]
 800a114:	4b04      	ldr	r3, [pc, #16]	@ (800a128 <__sinit+0x2c>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1f5      	bne.n	800a108 <__sinit+0xc>
 800a11c:	f7ff ffc4 	bl	800a0a8 <global_stdio_init.part.0>
 800a120:	e7f2      	b.n	800a108 <__sinit+0xc>
 800a122:	bf00      	nop
 800a124:	0800a069 	.word	0x0800a069
 800a128:	20000e6c 	.word	0x20000e6c

0800a12c <_fwalk_sglue>:
 800a12c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a130:	4607      	mov	r7, r0
 800a132:	4688      	mov	r8, r1
 800a134:	4614      	mov	r4, r2
 800a136:	2600      	movs	r6, #0
 800a138:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a13c:	f1b9 0901 	subs.w	r9, r9, #1
 800a140:	d505      	bpl.n	800a14e <_fwalk_sglue+0x22>
 800a142:	6824      	ldr	r4, [r4, #0]
 800a144:	2c00      	cmp	r4, #0
 800a146:	d1f7      	bne.n	800a138 <_fwalk_sglue+0xc>
 800a148:	4630      	mov	r0, r6
 800a14a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a14e:	89ab      	ldrh	r3, [r5, #12]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d907      	bls.n	800a164 <_fwalk_sglue+0x38>
 800a154:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a158:	3301      	adds	r3, #1
 800a15a:	d003      	beq.n	800a164 <_fwalk_sglue+0x38>
 800a15c:	4629      	mov	r1, r5
 800a15e:	4638      	mov	r0, r7
 800a160:	47c0      	blx	r8
 800a162:	4306      	orrs	r6, r0
 800a164:	3568      	adds	r5, #104	@ 0x68
 800a166:	e7e9      	b.n	800a13c <_fwalk_sglue+0x10>

0800a168 <iprintf>:
 800a168:	b40f      	push	{r0, r1, r2, r3}
 800a16a:	b507      	push	{r0, r1, r2, lr}
 800a16c:	4906      	ldr	r1, [pc, #24]	@ (800a188 <iprintf+0x20>)
 800a16e:	ab04      	add	r3, sp, #16
 800a170:	6808      	ldr	r0, [r1, #0]
 800a172:	f853 2b04 	ldr.w	r2, [r3], #4
 800a176:	6881      	ldr	r1, [r0, #8]
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	f000 f9fd 	bl	800a578 <_vfiprintf_r>
 800a17e:	b003      	add	sp, #12
 800a180:	f85d eb04 	ldr.w	lr, [sp], #4
 800a184:	b004      	add	sp, #16
 800a186:	4770      	bx	lr
 800a188:	20000044 	.word	0x20000044

0800a18c <memset>:
 800a18c:	4402      	add	r2, r0
 800a18e:	4603      	mov	r3, r0
 800a190:	4293      	cmp	r3, r2
 800a192:	d100      	bne.n	800a196 <memset+0xa>
 800a194:	4770      	bx	lr
 800a196:	f803 1b01 	strb.w	r1, [r3], #1
 800a19a:	e7f9      	b.n	800a190 <memset+0x4>

0800a19c <strcat>:
 800a19c:	b510      	push	{r4, lr}
 800a19e:	4602      	mov	r2, r0
 800a1a0:	7814      	ldrb	r4, [r2, #0]
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	3201      	adds	r2, #1
 800a1a6:	2c00      	cmp	r4, #0
 800a1a8:	d1fa      	bne.n	800a1a0 <strcat+0x4>
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1b0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1b4:	2a00      	cmp	r2, #0
 800a1b6:	d1f9      	bne.n	800a1ac <strcat+0x10>
 800a1b8:	bd10      	pop	{r4, pc}

0800a1ba <strchr>:
 800a1ba:	b2c9      	uxtb	r1, r1
 800a1bc:	4603      	mov	r3, r0
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1c4:	b112      	cbz	r2, 800a1cc <strchr+0x12>
 800a1c6:	428a      	cmp	r2, r1
 800a1c8:	d1f9      	bne.n	800a1be <strchr+0x4>
 800a1ca:	4770      	bx	lr
 800a1cc:	2900      	cmp	r1, #0
 800a1ce:	bf18      	it	ne
 800a1d0:	2000      	movne	r0, #0
 800a1d2:	4770      	bx	lr

0800a1d4 <strstr>:
 800a1d4:	780a      	ldrb	r2, [r1, #0]
 800a1d6:	b570      	push	{r4, r5, r6, lr}
 800a1d8:	b96a      	cbnz	r2, 800a1f6 <strstr+0x22>
 800a1da:	bd70      	pop	{r4, r5, r6, pc}
 800a1dc:	429a      	cmp	r2, r3
 800a1de:	d109      	bne.n	800a1f4 <strstr+0x20>
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d0f6      	beq.n	800a1da <strstr+0x6>
 800a1ec:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a1f0:	429e      	cmp	r6, r3
 800a1f2:	d0f7      	beq.n	800a1e4 <strstr+0x10>
 800a1f4:	3001      	adds	r0, #1
 800a1f6:	7803      	ldrb	r3, [r0, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1ef      	bne.n	800a1dc <strstr+0x8>
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	e7ec      	b.n	800a1da <strstr+0x6>

0800a200 <__errno>:
 800a200:	4b01      	ldr	r3, [pc, #4]	@ (800a208 <__errno+0x8>)
 800a202:	6818      	ldr	r0, [r3, #0]
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	20000044 	.word	0x20000044

0800a20c <__libc_init_array>:
 800a20c:	b570      	push	{r4, r5, r6, lr}
 800a20e:	4d0d      	ldr	r5, [pc, #52]	@ (800a244 <__libc_init_array+0x38>)
 800a210:	4c0d      	ldr	r4, [pc, #52]	@ (800a248 <__libc_init_array+0x3c>)
 800a212:	1b64      	subs	r4, r4, r5
 800a214:	10a4      	asrs	r4, r4, #2
 800a216:	2600      	movs	r6, #0
 800a218:	42a6      	cmp	r6, r4
 800a21a:	d109      	bne.n	800a230 <__libc_init_array+0x24>
 800a21c:	4d0b      	ldr	r5, [pc, #44]	@ (800a24c <__libc_init_array+0x40>)
 800a21e:	4c0c      	ldr	r4, [pc, #48]	@ (800a250 <__libc_init_array+0x44>)
 800a220:	f000 fff4 	bl	800b20c <_init>
 800a224:	1b64      	subs	r4, r4, r5
 800a226:	10a4      	asrs	r4, r4, #2
 800a228:	2600      	movs	r6, #0
 800a22a:	42a6      	cmp	r6, r4
 800a22c:	d105      	bne.n	800a23a <__libc_init_array+0x2e>
 800a22e:	bd70      	pop	{r4, r5, r6, pc}
 800a230:	f855 3b04 	ldr.w	r3, [r5], #4
 800a234:	4798      	blx	r3
 800a236:	3601      	adds	r6, #1
 800a238:	e7ee      	b.n	800a218 <__libc_init_array+0xc>
 800a23a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a23e:	4798      	blx	r3
 800a240:	3601      	adds	r6, #1
 800a242:	e7f2      	b.n	800a22a <__libc_init_array+0x1e>
 800a244:	0800b4c0 	.word	0x0800b4c0
 800a248:	0800b4c0 	.word	0x0800b4c0
 800a24c:	0800b4c0 	.word	0x0800b4c0
 800a250:	0800b4c4 	.word	0x0800b4c4

0800a254 <__retarget_lock_init_recursive>:
 800a254:	4770      	bx	lr

0800a256 <__retarget_lock_acquire_recursive>:
 800a256:	4770      	bx	lr

0800a258 <__retarget_lock_release_recursive>:
 800a258:	4770      	bx	lr

0800a25a <memcpy>:
 800a25a:	440a      	add	r2, r1
 800a25c:	4291      	cmp	r1, r2
 800a25e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a262:	d100      	bne.n	800a266 <memcpy+0xc>
 800a264:	4770      	bx	lr
 800a266:	b510      	push	{r4, lr}
 800a268:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a26c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a270:	4291      	cmp	r1, r2
 800a272:	d1f9      	bne.n	800a268 <memcpy+0xe>
 800a274:	bd10      	pop	{r4, pc}

0800a276 <__ssputs_r>:
 800a276:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a27a:	688e      	ldr	r6, [r1, #8]
 800a27c:	461f      	mov	r7, r3
 800a27e:	42be      	cmp	r6, r7
 800a280:	680b      	ldr	r3, [r1, #0]
 800a282:	4682      	mov	sl, r0
 800a284:	460c      	mov	r4, r1
 800a286:	4690      	mov	r8, r2
 800a288:	d82d      	bhi.n	800a2e6 <__ssputs_r+0x70>
 800a28a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a28e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a292:	d026      	beq.n	800a2e2 <__ssputs_r+0x6c>
 800a294:	6965      	ldr	r5, [r4, #20]
 800a296:	6909      	ldr	r1, [r1, #16]
 800a298:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a29c:	eba3 0901 	sub.w	r9, r3, r1
 800a2a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2a4:	1c7b      	adds	r3, r7, #1
 800a2a6:	444b      	add	r3, r9
 800a2a8:	106d      	asrs	r5, r5, #1
 800a2aa:	429d      	cmp	r5, r3
 800a2ac:	bf38      	it	cc
 800a2ae:	461d      	movcc	r5, r3
 800a2b0:	0553      	lsls	r3, r2, #21
 800a2b2:	d527      	bpl.n	800a304 <__ssputs_r+0x8e>
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	f000 fa99 	bl	800a7ec <_malloc_r>
 800a2ba:	4606      	mov	r6, r0
 800a2bc:	b360      	cbz	r0, 800a318 <__ssputs_r+0xa2>
 800a2be:	6921      	ldr	r1, [r4, #16]
 800a2c0:	464a      	mov	r2, r9
 800a2c2:	f7ff ffca 	bl	800a25a <memcpy>
 800a2c6:	89a3      	ldrh	r3, [r4, #12]
 800a2c8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a2cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2d0:	81a3      	strh	r3, [r4, #12]
 800a2d2:	6126      	str	r6, [r4, #16]
 800a2d4:	6165      	str	r5, [r4, #20]
 800a2d6:	444e      	add	r6, r9
 800a2d8:	eba5 0509 	sub.w	r5, r5, r9
 800a2dc:	6026      	str	r6, [r4, #0]
 800a2de:	60a5      	str	r5, [r4, #8]
 800a2e0:	463e      	mov	r6, r7
 800a2e2:	42be      	cmp	r6, r7
 800a2e4:	d900      	bls.n	800a2e8 <__ssputs_r+0x72>
 800a2e6:	463e      	mov	r6, r7
 800a2e8:	6820      	ldr	r0, [r4, #0]
 800a2ea:	4632      	mov	r2, r6
 800a2ec:	4641      	mov	r1, r8
 800a2ee:	f000 fea9 	bl	800b044 <memmove>
 800a2f2:	68a3      	ldr	r3, [r4, #8]
 800a2f4:	1b9b      	subs	r3, r3, r6
 800a2f6:	60a3      	str	r3, [r4, #8]
 800a2f8:	6823      	ldr	r3, [r4, #0]
 800a2fa:	4433      	add	r3, r6
 800a2fc:	6023      	str	r3, [r4, #0]
 800a2fe:	2000      	movs	r0, #0
 800a300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a304:	462a      	mov	r2, r5
 800a306:	f000 fd78 	bl	800adfa <_realloc_r>
 800a30a:	4606      	mov	r6, r0
 800a30c:	2800      	cmp	r0, #0
 800a30e:	d1e0      	bne.n	800a2d2 <__ssputs_r+0x5c>
 800a310:	6921      	ldr	r1, [r4, #16]
 800a312:	4650      	mov	r0, sl
 800a314:	f000 ff28 	bl	800b168 <_free_r>
 800a318:	230c      	movs	r3, #12
 800a31a:	f8ca 3000 	str.w	r3, [sl]
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a324:	81a3      	strh	r3, [r4, #12]
 800a326:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a32a:	e7e9      	b.n	800a300 <__ssputs_r+0x8a>

0800a32c <_svfiprintf_r>:
 800a32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a330:	4698      	mov	r8, r3
 800a332:	898b      	ldrh	r3, [r1, #12]
 800a334:	061b      	lsls	r3, r3, #24
 800a336:	b09d      	sub	sp, #116	@ 0x74
 800a338:	4607      	mov	r7, r0
 800a33a:	460d      	mov	r5, r1
 800a33c:	4614      	mov	r4, r2
 800a33e:	d510      	bpl.n	800a362 <_svfiprintf_r+0x36>
 800a340:	690b      	ldr	r3, [r1, #16]
 800a342:	b973      	cbnz	r3, 800a362 <_svfiprintf_r+0x36>
 800a344:	2140      	movs	r1, #64	@ 0x40
 800a346:	f000 fa51 	bl	800a7ec <_malloc_r>
 800a34a:	6028      	str	r0, [r5, #0]
 800a34c:	6128      	str	r0, [r5, #16]
 800a34e:	b930      	cbnz	r0, 800a35e <_svfiprintf_r+0x32>
 800a350:	230c      	movs	r3, #12
 800a352:	603b      	str	r3, [r7, #0]
 800a354:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a358:	b01d      	add	sp, #116	@ 0x74
 800a35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a35e:	2340      	movs	r3, #64	@ 0x40
 800a360:	616b      	str	r3, [r5, #20]
 800a362:	2300      	movs	r3, #0
 800a364:	9309      	str	r3, [sp, #36]	@ 0x24
 800a366:	2320      	movs	r3, #32
 800a368:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a36c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a370:	2330      	movs	r3, #48	@ 0x30
 800a372:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a510 <_svfiprintf_r+0x1e4>
 800a376:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a37a:	f04f 0901 	mov.w	r9, #1
 800a37e:	4623      	mov	r3, r4
 800a380:	469a      	mov	sl, r3
 800a382:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a386:	b10a      	cbz	r2, 800a38c <_svfiprintf_r+0x60>
 800a388:	2a25      	cmp	r2, #37	@ 0x25
 800a38a:	d1f9      	bne.n	800a380 <_svfiprintf_r+0x54>
 800a38c:	ebba 0b04 	subs.w	fp, sl, r4
 800a390:	d00b      	beq.n	800a3aa <_svfiprintf_r+0x7e>
 800a392:	465b      	mov	r3, fp
 800a394:	4622      	mov	r2, r4
 800a396:	4629      	mov	r1, r5
 800a398:	4638      	mov	r0, r7
 800a39a:	f7ff ff6c 	bl	800a276 <__ssputs_r>
 800a39e:	3001      	adds	r0, #1
 800a3a0:	f000 80a7 	beq.w	800a4f2 <_svfiprintf_r+0x1c6>
 800a3a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3a6:	445a      	add	r2, fp
 800a3a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	f000 809f 	beq.w	800a4f2 <_svfiprintf_r+0x1c6>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3be:	f10a 0a01 	add.w	sl, sl, #1
 800a3c2:	9304      	str	r3, [sp, #16]
 800a3c4:	9307      	str	r3, [sp, #28]
 800a3c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3cc:	4654      	mov	r4, sl
 800a3ce:	2205      	movs	r2, #5
 800a3d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3d4:	484e      	ldr	r0, [pc, #312]	@ (800a510 <_svfiprintf_r+0x1e4>)
 800a3d6:	f7f5 ff2b 	bl	8000230 <memchr>
 800a3da:	9a04      	ldr	r2, [sp, #16]
 800a3dc:	b9d8      	cbnz	r0, 800a416 <_svfiprintf_r+0xea>
 800a3de:	06d0      	lsls	r0, r2, #27
 800a3e0:	bf44      	itt	mi
 800a3e2:	2320      	movmi	r3, #32
 800a3e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3e8:	0711      	lsls	r1, r2, #28
 800a3ea:	bf44      	itt	mi
 800a3ec:	232b      	movmi	r3, #43	@ 0x2b
 800a3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3f8:	d015      	beq.n	800a426 <_svfiprintf_r+0xfa>
 800a3fa:	9a07      	ldr	r2, [sp, #28]
 800a3fc:	4654      	mov	r4, sl
 800a3fe:	2000      	movs	r0, #0
 800a400:	f04f 0c0a 	mov.w	ip, #10
 800a404:	4621      	mov	r1, r4
 800a406:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a40a:	3b30      	subs	r3, #48	@ 0x30
 800a40c:	2b09      	cmp	r3, #9
 800a40e:	d94b      	bls.n	800a4a8 <_svfiprintf_r+0x17c>
 800a410:	b1b0      	cbz	r0, 800a440 <_svfiprintf_r+0x114>
 800a412:	9207      	str	r2, [sp, #28]
 800a414:	e014      	b.n	800a440 <_svfiprintf_r+0x114>
 800a416:	eba0 0308 	sub.w	r3, r0, r8
 800a41a:	fa09 f303 	lsl.w	r3, r9, r3
 800a41e:	4313      	orrs	r3, r2
 800a420:	9304      	str	r3, [sp, #16]
 800a422:	46a2      	mov	sl, r4
 800a424:	e7d2      	b.n	800a3cc <_svfiprintf_r+0xa0>
 800a426:	9b03      	ldr	r3, [sp, #12]
 800a428:	1d19      	adds	r1, r3, #4
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	9103      	str	r1, [sp, #12]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	bfbb      	ittet	lt
 800a432:	425b      	neglt	r3, r3
 800a434:	f042 0202 	orrlt.w	r2, r2, #2
 800a438:	9307      	strge	r3, [sp, #28]
 800a43a:	9307      	strlt	r3, [sp, #28]
 800a43c:	bfb8      	it	lt
 800a43e:	9204      	strlt	r2, [sp, #16]
 800a440:	7823      	ldrb	r3, [r4, #0]
 800a442:	2b2e      	cmp	r3, #46	@ 0x2e
 800a444:	d10a      	bne.n	800a45c <_svfiprintf_r+0x130>
 800a446:	7863      	ldrb	r3, [r4, #1]
 800a448:	2b2a      	cmp	r3, #42	@ 0x2a
 800a44a:	d132      	bne.n	800a4b2 <_svfiprintf_r+0x186>
 800a44c:	9b03      	ldr	r3, [sp, #12]
 800a44e:	1d1a      	adds	r2, r3, #4
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	9203      	str	r2, [sp, #12]
 800a454:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a458:	3402      	adds	r4, #2
 800a45a:	9305      	str	r3, [sp, #20]
 800a45c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a520 <_svfiprintf_r+0x1f4>
 800a460:	7821      	ldrb	r1, [r4, #0]
 800a462:	2203      	movs	r2, #3
 800a464:	4650      	mov	r0, sl
 800a466:	f7f5 fee3 	bl	8000230 <memchr>
 800a46a:	b138      	cbz	r0, 800a47c <_svfiprintf_r+0x150>
 800a46c:	9b04      	ldr	r3, [sp, #16]
 800a46e:	eba0 000a 	sub.w	r0, r0, sl
 800a472:	2240      	movs	r2, #64	@ 0x40
 800a474:	4082      	lsls	r2, r0
 800a476:	4313      	orrs	r3, r2
 800a478:	3401      	adds	r4, #1
 800a47a:	9304      	str	r3, [sp, #16]
 800a47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a480:	4824      	ldr	r0, [pc, #144]	@ (800a514 <_svfiprintf_r+0x1e8>)
 800a482:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a486:	2206      	movs	r2, #6
 800a488:	f7f5 fed2 	bl	8000230 <memchr>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	d036      	beq.n	800a4fe <_svfiprintf_r+0x1d2>
 800a490:	4b21      	ldr	r3, [pc, #132]	@ (800a518 <_svfiprintf_r+0x1ec>)
 800a492:	bb1b      	cbnz	r3, 800a4dc <_svfiprintf_r+0x1b0>
 800a494:	9b03      	ldr	r3, [sp, #12]
 800a496:	3307      	adds	r3, #7
 800a498:	f023 0307 	bic.w	r3, r3, #7
 800a49c:	3308      	adds	r3, #8
 800a49e:	9303      	str	r3, [sp, #12]
 800a4a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4a2:	4433      	add	r3, r6
 800a4a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4a6:	e76a      	b.n	800a37e <_svfiprintf_r+0x52>
 800a4a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4ac:	460c      	mov	r4, r1
 800a4ae:	2001      	movs	r0, #1
 800a4b0:	e7a8      	b.n	800a404 <_svfiprintf_r+0xd8>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	3401      	adds	r4, #1
 800a4b6:	9305      	str	r3, [sp, #20]
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	f04f 0c0a 	mov.w	ip, #10
 800a4be:	4620      	mov	r0, r4
 800a4c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4c4:	3a30      	subs	r2, #48	@ 0x30
 800a4c6:	2a09      	cmp	r2, #9
 800a4c8:	d903      	bls.n	800a4d2 <_svfiprintf_r+0x1a6>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d0c6      	beq.n	800a45c <_svfiprintf_r+0x130>
 800a4ce:	9105      	str	r1, [sp, #20]
 800a4d0:	e7c4      	b.n	800a45c <_svfiprintf_r+0x130>
 800a4d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e7f0      	b.n	800a4be <_svfiprintf_r+0x192>
 800a4dc:	ab03      	add	r3, sp, #12
 800a4de:	9300      	str	r3, [sp, #0]
 800a4e0:	462a      	mov	r2, r5
 800a4e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a51c <_svfiprintf_r+0x1f0>)
 800a4e4:	a904      	add	r1, sp, #16
 800a4e6:	4638      	mov	r0, r7
 800a4e8:	f3af 8000 	nop.w
 800a4ec:	1c42      	adds	r2, r0, #1
 800a4ee:	4606      	mov	r6, r0
 800a4f0:	d1d6      	bne.n	800a4a0 <_svfiprintf_r+0x174>
 800a4f2:	89ab      	ldrh	r3, [r5, #12]
 800a4f4:	065b      	lsls	r3, r3, #25
 800a4f6:	f53f af2d 	bmi.w	800a354 <_svfiprintf_r+0x28>
 800a4fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4fc:	e72c      	b.n	800a358 <_svfiprintf_r+0x2c>
 800a4fe:	ab03      	add	r3, sp, #12
 800a500:	9300      	str	r3, [sp, #0]
 800a502:	462a      	mov	r2, r5
 800a504:	4b05      	ldr	r3, [pc, #20]	@ (800a51c <_svfiprintf_r+0x1f0>)
 800a506:	a904      	add	r1, sp, #16
 800a508:	4638      	mov	r0, r7
 800a50a:	f000 fa5d 	bl	800a9c8 <_printf_i>
 800a50e:	e7ed      	b.n	800a4ec <_svfiprintf_r+0x1c0>
 800a510:	0800b484 	.word	0x0800b484
 800a514:	0800b48e 	.word	0x0800b48e
 800a518:	00000000 	.word	0x00000000
 800a51c:	0800a277 	.word	0x0800a277
 800a520:	0800b48a 	.word	0x0800b48a

0800a524 <__sfputc_r>:
 800a524:	6893      	ldr	r3, [r2, #8]
 800a526:	3b01      	subs	r3, #1
 800a528:	2b00      	cmp	r3, #0
 800a52a:	b410      	push	{r4}
 800a52c:	6093      	str	r3, [r2, #8]
 800a52e:	da08      	bge.n	800a542 <__sfputc_r+0x1e>
 800a530:	6994      	ldr	r4, [r2, #24]
 800a532:	42a3      	cmp	r3, r4
 800a534:	db01      	blt.n	800a53a <__sfputc_r+0x16>
 800a536:	290a      	cmp	r1, #10
 800a538:	d103      	bne.n	800a542 <__sfputc_r+0x1e>
 800a53a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a53e:	f000 bc8a 	b.w	800ae56 <__swbuf_r>
 800a542:	6813      	ldr	r3, [r2, #0]
 800a544:	1c58      	adds	r0, r3, #1
 800a546:	6010      	str	r0, [r2, #0]
 800a548:	7019      	strb	r1, [r3, #0]
 800a54a:	4608      	mov	r0, r1
 800a54c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <__sfputs_r>:
 800a552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a554:	4606      	mov	r6, r0
 800a556:	460f      	mov	r7, r1
 800a558:	4614      	mov	r4, r2
 800a55a:	18d5      	adds	r5, r2, r3
 800a55c:	42ac      	cmp	r4, r5
 800a55e:	d101      	bne.n	800a564 <__sfputs_r+0x12>
 800a560:	2000      	movs	r0, #0
 800a562:	e007      	b.n	800a574 <__sfputs_r+0x22>
 800a564:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a568:	463a      	mov	r2, r7
 800a56a:	4630      	mov	r0, r6
 800a56c:	f7ff ffda 	bl	800a524 <__sfputc_r>
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	d1f3      	bne.n	800a55c <__sfputs_r+0xa>
 800a574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a578 <_vfiprintf_r>:
 800a578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a57c:	460d      	mov	r5, r1
 800a57e:	b09d      	sub	sp, #116	@ 0x74
 800a580:	4614      	mov	r4, r2
 800a582:	4698      	mov	r8, r3
 800a584:	4606      	mov	r6, r0
 800a586:	b118      	cbz	r0, 800a590 <_vfiprintf_r+0x18>
 800a588:	6a03      	ldr	r3, [r0, #32]
 800a58a:	b90b      	cbnz	r3, 800a590 <_vfiprintf_r+0x18>
 800a58c:	f7ff fdb6 	bl	800a0fc <__sinit>
 800a590:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a592:	07d9      	lsls	r1, r3, #31
 800a594:	d405      	bmi.n	800a5a2 <_vfiprintf_r+0x2a>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	059a      	lsls	r2, r3, #22
 800a59a:	d402      	bmi.n	800a5a2 <_vfiprintf_r+0x2a>
 800a59c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a59e:	f7ff fe5a 	bl	800a256 <__retarget_lock_acquire_recursive>
 800a5a2:	89ab      	ldrh	r3, [r5, #12]
 800a5a4:	071b      	lsls	r3, r3, #28
 800a5a6:	d501      	bpl.n	800a5ac <_vfiprintf_r+0x34>
 800a5a8:	692b      	ldr	r3, [r5, #16]
 800a5aa:	b99b      	cbnz	r3, 800a5d4 <_vfiprintf_r+0x5c>
 800a5ac:	4629      	mov	r1, r5
 800a5ae:	4630      	mov	r0, r6
 800a5b0:	f000 fc90 	bl	800aed4 <__swsetup_r>
 800a5b4:	b170      	cbz	r0, 800a5d4 <_vfiprintf_r+0x5c>
 800a5b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5b8:	07dc      	lsls	r4, r3, #31
 800a5ba:	d504      	bpl.n	800a5c6 <_vfiprintf_r+0x4e>
 800a5bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5c0:	b01d      	add	sp, #116	@ 0x74
 800a5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c6:	89ab      	ldrh	r3, [r5, #12]
 800a5c8:	0598      	lsls	r0, r3, #22
 800a5ca:	d4f7      	bmi.n	800a5bc <_vfiprintf_r+0x44>
 800a5cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5ce:	f7ff fe43 	bl	800a258 <__retarget_lock_release_recursive>
 800a5d2:	e7f3      	b.n	800a5bc <_vfiprintf_r+0x44>
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5d8:	2320      	movs	r3, #32
 800a5da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5e2:	2330      	movs	r3, #48	@ 0x30
 800a5e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a794 <_vfiprintf_r+0x21c>
 800a5e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a5ec:	f04f 0901 	mov.w	r9, #1
 800a5f0:	4623      	mov	r3, r4
 800a5f2:	469a      	mov	sl, r3
 800a5f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5f8:	b10a      	cbz	r2, 800a5fe <_vfiprintf_r+0x86>
 800a5fa:	2a25      	cmp	r2, #37	@ 0x25
 800a5fc:	d1f9      	bne.n	800a5f2 <_vfiprintf_r+0x7a>
 800a5fe:	ebba 0b04 	subs.w	fp, sl, r4
 800a602:	d00b      	beq.n	800a61c <_vfiprintf_r+0xa4>
 800a604:	465b      	mov	r3, fp
 800a606:	4622      	mov	r2, r4
 800a608:	4629      	mov	r1, r5
 800a60a:	4630      	mov	r0, r6
 800a60c:	f7ff ffa1 	bl	800a552 <__sfputs_r>
 800a610:	3001      	adds	r0, #1
 800a612:	f000 80a7 	beq.w	800a764 <_vfiprintf_r+0x1ec>
 800a616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a618:	445a      	add	r2, fp
 800a61a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a61c:	f89a 3000 	ldrb.w	r3, [sl]
 800a620:	2b00      	cmp	r3, #0
 800a622:	f000 809f 	beq.w	800a764 <_vfiprintf_r+0x1ec>
 800a626:	2300      	movs	r3, #0
 800a628:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a62c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a630:	f10a 0a01 	add.w	sl, sl, #1
 800a634:	9304      	str	r3, [sp, #16]
 800a636:	9307      	str	r3, [sp, #28]
 800a638:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a63c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a63e:	4654      	mov	r4, sl
 800a640:	2205      	movs	r2, #5
 800a642:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a646:	4853      	ldr	r0, [pc, #332]	@ (800a794 <_vfiprintf_r+0x21c>)
 800a648:	f7f5 fdf2 	bl	8000230 <memchr>
 800a64c:	9a04      	ldr	r2, [sp, #16]
 800a64e:	b9d8      	cbnz	r0, 800a688 <_vfiprintf_r+0x110>
 800a650:	06d1      	lsls	r1, r2, #27
 800a652:	bf44      	itt	mi
 800a654:	2320      	movmi	r3, #32
 800a656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a65a:	0713      	lsls	r3, r2, #28
 800a65c:	bf44      	itt	mi
 800a65e:	232b      	movmi	r3, #43	@ 0x2b
 800a660:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a664:	f89a 3000 	ldrb.w	r3, [sl]
 800a668:	2b2a      	cmp	r3, #42	@ 0x2a
 800a66a:	d015      	beq.n	800a698 <_vfiprintf_r+0x120>
 800a66c:	9a07      	ldr	r2, [sp, #28]
 800a66e:	4654      	mov	r4, sl
 800a670:	2000      	movs	r0, #0
 800a672:	f04f 0c0a 	mov.w	ip, #10
 800a676:	4621      	mov	r1, r4
 800a678:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a67c:	3b30      	subs	r3, #48	@ 0x30
 800a67e:	2b09      	cmp	r3, #9
 800a680:	d94b      	bls.n	800a71a <_vfiprintf_r+0x1a2>
 800a682:	b1b0      	cbz	r0, 800a6b2 <_vfiprintf_r+0x13a>
 800a684:	9207      	str	r2, [sp, #28]
 800a686:	e014      	b.n	800a6b2 <_vfiprintf_r+0x13a>
 800a688:	eba0 0308 	sub.w	r3, r0, r8
 800a68c:	fa09 f303 	lsl.w	r3, r9, r3
 800a690:	4313      	orrs	r3, r2
 800a692:	9304      	str	r3, [sp, #16]
 800a694:	46a2      	mov	sl, r4
 800a696:	e7d2      	b.n	800a63e <_vfiprintf_r+0xc6>
 800a698:	9b03      	ldr	r3, [sp, #12]
 800a69a:	1d19      	adds	r1, r3, #4
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	9103      	str	r1, [sp, #12]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	bfbb      	ittet	lt
 800a6a4:	425b      	neglt	r3, r3
 800a6a6:	f042 0202 	orrlt.w	r2, r2, #2
 800a6aa:	9307      	strge	r3, [sp, #28]
 800a6ac:	9307      	strlt	r3, [sp, #28]
 800a6ae:	bfb8      	it	lt
 800a6b0:	9204      	strlt	r2, [sp, #16]
 800a6b2:	7823      	ldrb	r3, [r4, #0]
 800a6b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6b6:	d10a      	bne.n	800a6ce <_vfiprintf_r+0x156>
 800a6b8:	7863      	ldrb	r3, [r4, #1]
 800a6ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6bc:	d132      	bne.n	800a724 <_vfiprintf_r+0x1ac>
 800a6be:	9b03      	ldr	r3, [sp, #12]
 800a6c0:	1d1a      	adds	r2, r3, #4
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	9203      	str	r2, [sp, #12]
 800a6c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6ca:	3402      	adds	r4, #2
 800a6cc:	9305      	str	r3, [sp, #20]
 800a6ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a7a4 <_vfiprintf_r+0x22c>
 800a6d2:	7821      	ldrb	r1, [r4, #0]
 800a6d4:	2203      	movs	r2, #3
 800a6d6:	4650      	mov	r0, sl
 800a6d8:	f7f5 fdaa 	bl	8000230 <memchr>
 800a6dc:	b138      	cbz	r0, 800a6ee <_vfiprintf_r+0x176>
 800a6de:	9b04      	ldr	r3, [sp, #16]
 800a6e0:	eba0 000a 	sub.w	r0, r0, sl
 800a6e4:	2240      	movs	r2, #64	@ 0x40
 800a6e6:	4082      	lsls	r2, r0
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	9304      	str	r3, [sp, #16]
 800a6ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6f2:	4829      	ldr	r0, [pc, #164]	@ (800a798 <_vfiprintf_r+0x220>)
 800a6f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6f8:	2206      	movs	r2, #6
 800a6fa:	f7f5 fd99 	bl	8000230 <memchr>
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d03f      	beq.n	800a782 <_vfiprintf_r+0x20a>
 800a702:	4b26      	ldr	r3, [pc, #152]	@ (800a79c <_vfiprintf_r+0x224>)
 800a704:	bb1b      	cbnz	r3, 800a74e <_vfiprintf_r+0x1d6>
 800a706:	9b03      	ldr	r3, [sp, #12]
 800a708:	3307      	adds	r3, #7
 800a70a:	f023 0307 	bic.w	r3, r3, #7
 800a70e:	3308      	adds	r3, #8
 800a710:	9303      	str	r3, [sp, #12]
 800a712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a714:	443b      	add	r3, r7
 800a716:	9309      	str	r3, [sp, #36]	@ 0x24
 800a718:	e76a      	b.n	800a5f0 <_vfiprintf_r+0x78>
 800a71a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a71e:	460c      	mov	r4, r1
 800a720:	2001      	movs	r0, #1
 800a722:	e7a8      	b.n	800a676 <_vfiprintf_r+0xfe>
 800a724:	2300      	movs	r3, #0
 800a726:	3401      	adds	r4, #1
 800a728:	9305      	str	r3, [sp, #20]
 800a72a:	4619      	mov	r1, r3
 800a72c:	f04f 0c0a 	mov.w	ip, #10
 800a730:	4620      	mov	r0, r4
 800a732:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a736:	3a30      	subs	r2, #48	@ 0x30
 800a738:	2a09      	cmp	r2, #9
 800a73a:	d903      	bls.n	800a744 <_vfiprintf_r+0x1cc>
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d0c6      	beq.n	800a6ce <_vfiprintf_r+0x156>
 800a740:	9105      	str	r1, [sp, #20]
 800a742:	e7c4      	b.n	800a6ce <_vfiprintf_r+0x156>
 800a744:	fb0c 2101 	mla	r1, ip, r1, r2
 800a748:	4604      	mov	r4, r0
 800a74a:	2301      	movs	r3, #1
 800a74c:	e7f0      	b.n	800a730 <_vfiprintf_r+0x1b8>
 800a74e:	ab03      	add	r3, sp, #12
 800a750:	9300      	str	r3, [sp, #0]
 800a752:	462a      	mov	r2, r5
 800a754:	4b12      	ldr	r3, [pc, #72]	@ (800a7a0 <_vfiprintf_r+0x228>)
 800a756:	a904      	add	r1, sp, #16
 800a758:	4630      	mov	r0, r6
 800a75a:	f3af 8000 	nop.w
 800a75e:	4607      	mov	r7, r0
 800a760:	1c78      	adds	r0, r7, #1
 800a762:	d1d6      	bne.n	800a712 <_vfiprintf_r+0x19a>
 800a764:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a766:	07d9      	lsls	r1, r3, #31
 800a768:	d405      	bmi.n	800a776 <_vfiprintf_r+0x1fe>
 800a76a:	89ab      	ldrh	r3, [r5, #12]
 800a76c:	059a      	lsls	r2, r3, #22
 800a76e:	d402      	bmi.n	800a776 <_vfiprintf_r+0x1fe>
 800a770:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a772:	f7ff fd71 	bl	800a258 <__retarget_lock_release_recursive>
 800a776:	89ab      	ldrh	r3, [r5, #12]
 800a778:	065b      	lsls	r3, r3, #25
 800a77a:	f53f af1f 	bmi.w	800a5bc <_vfiprintf_r+0x44>
 800a77e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a780:	e71e      	b.n	800a5c0 <_vfiprintf_r+0x48>
 800a782:	ab03      	add	r3, sp, #12
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	462a      	mov	r2, r5
 800a788:	4b05      	ldr	r3, [pc, #20]	@ (800a7a0 <_vfiprintf_r+0x228>)
 800a78a:	a904      	add	r1, sp, #16
 800a78c:	4630      	mov	r0, r6
 800a78e:	f000 f91b 	bl	800a9c8 <_printf_i>
 800a792:	e7e4      	b.n	800a75e <_vfiprintf_r+0x1e6>
 800a794:	0800b484 	.word	0x0800b484
 800a798:	0800b48e 	.word	0x0800b48e
 800a79c:	00000000 	.word	0x00000000
 800a7a0:	0800a553 	.word	0x0800a553
 800a7a4:	0800b48a 	.word	0x0800b48a

0800a7a8 <sbrk_aligned>:
 800a7a8:	b570      	push	{r4, r5, r6, lr}
 800a7aa:	4e0f      	ldr	r6, [pc, #60]	@ (800a7e8 <sbrk_aligned+0x40>)
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	6831      	ldr	r1, [r6, #0]
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	b911      	cbnz	r1, 800a7ba <sbrk_aligned+0x12>
 800a7b4:	f000 fc94 	bl	800b0e0 <_sbrk_r>
 800a7b8:	6030      	str	r0, [r6, #0]
 800a7ba:	4621      	mov	r1, r4
 800a7bc:	4628      	mov	r0, r5
 800a7be:	f000 fc8f 	bl	800b0e0 <_sbrk_r>
 800a7c2:	1c43      	adds	r3, r0, #1
 800a7c4:	d103      	bne.n	800a7ce <sbrk_aligned+0x26>
 800a7c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	bd70      	pop	{r4, r5, r6, pc}
 800a7ce:	1cc4      	adds	r4, r0, #3
 800a7d0:	f024 0403 	bic.w	r4, r4, #3
 800a7d4:	42a0      	cmp	r0, r4
 800a7d6:	d0f8      	beq.n	800a7ca <sbrk_aligned+0x22>
 800a7d8:	1a21      	subs	r1, r4, r0
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f000 fc80 	bl	800b0e0 <_sbrk_r>
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	d1f2      	bne.n	800a7ca <sbrk_aligned+0x22>
 800a7e4:	e7ef      	b.n	800a7c6 <sbrk_aligned+0x1e>
 800a7e6:	bf00      	nop
 800a7e8:	20000e74 	.word	0x20000e74

0800a7ec <_malloc_r>:
 800a7ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7f0:	1ccd      	adds	r5, r1, #3
 800a7f2:	f025 0503 	bic.w	r5, r5, #3
 800a7f6:	3508      	adds	r5, #8
 800a7f8:	2d0c      	cmp	r5, #12
 800a7fa:	bf38      	it	cc
 800a7fc:	250c      	movcc	r5, #12
 800a7fe:	2d00      	cmp	r5, #0
 800a800:	4606      	mov	r6, r0
 800a802:	db01      	blt.n	800a808 <_malloc_r+0x1c>
 800a804:	42a9      	cmp	r1, r5
 800a806:	d904      	bls.n	800a812 <_malloc_r+0x26>
 800a808:	230c      	movs	r3, #12
 800a80a:	6033      	str	r3, [r6, #0]
 800a80c:	2000      	movs	r0, #0
 800a80e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a812:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8e8 <_malloc_r+0xfc>
 800a816:	f000 faa1 	bl	800ad5c <__malloc_lock>
 800a81a:	f8d8 3000 	ldr.w	r3, [r8]
 800a81e:	461c      	mov	r4, r3
 800a820:	bb44      	cbnz	r4, 800a874 <_malloc_r+0x88>
 800a822:	4629      	mov	r1, r5
 800a824:	4630      	mov	r0, r6
 800a826:	f7ff ffbf 	bl	800a7a8 <sbrk_aligned>
 800a82a:	1c43      	adds	r3, r0, #1
 800a82c:	4604      	mov	r4, r0
 800a82e:	d158      	bne.n	800a8e2 <_malloc_r+0xf6>
 800a830:	f8d8 4000 	ldr.w	r4, [r8]
 800a834:	4627      	mov	r7, r4
 800a836:	2f00      	cmp	r7, #0
 800a838:	d143      	bne.n	800a8c2 <_malloc_r+0xd6>
 800a83a:	2c00      	cmp	r4, #0
 800a83c:	d04b      	beq.n	800a8d6 <_malloc_r+0xea>
 800a83e:	6823      	ldr	r3, [r4, #0]
 800a840:	4639      	mov	r1, r7
 800a842:	4630      	mov	r0, r6
 800a844:	eb04 0903 	add.w	r9, r4, r3
 800a848:	f000 fc4a 	bl	800b0e0 <_sbrk_r>
 800a84c:	4581      	cmp	r9, r0
 800a84e:	d142      	bne.n	800a8d6 <_malloc_r+0xea>
 800a850:	6821      	ldr	r1, [r4, #0]
 800a852:	1a6d      	subs	r5, r5, r1
 800a854:	4629      	mov	r1, r5
 800a856:	4630      	mov	r0, r6
 800a858:	f7ff ffa6 	bl	800a7a8 <sbrk_aligned>
 800a85c:	3001      	adds	r0, #1
 800a85e:	d03a      	beq.n	800a8d6 <_malloc_r+0xea>
 800a860:	6823      	ldr	r3, [r4, #0]
 800a862:	442b      	add	r3, r5
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	f8d8 3000 	ldr.w	r3, [r8]
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	bb62      	cbnz	r2, 800a8c8 <_malloc_r+0xdc>
 800a86e:	f8c8 7000 	str.w	r7, [r8]
 800a872:	e00f      	b.n	800a894 <_malloc_r+0xa8>
 800a874:	6822      	ldr	r2, [r4, #0]
 800a876:	1b52      	subs	r2, r2, r5
 800a878:	d420      	bmi.n	800a8bc <_malloc_r+0xd0>
 800a87a:	2a0b      	cmp	r2, #11
 800a87c:	d917      	bls.n	800a8ae <_malloc_r+0xc2>
 800a87e:	1961      	adds	r1, r4, r5
 800a880:	42a3      	cmp	r3, r4
 800a882:	6025      	str	r5, [r4, #0]
 800a884:	bf18      	it	ne
 800a886:	6059      	strne	r1, [r3, #4]
 800a888:	6863      	ldr	r3, [r4, #4]
 800a88a:	bf08      	it	eq
 800a88c:	f8c8 1000 	streq.w	r1, [r8]
 800a890:	5162      	str	r2, [r4, r5]
 800a892:	604b      	str	r3, [r1, #4]
 800a894:	4630      	mov	r0, r6
 800a896:	f000 fa67 	bl	800ad68 <__malloc_unlock>
 800a89a:	f104 000b 	add.w	r0, r4, #11
 800a89e:	1d23      	adds	r3, r4, #4
 800a8a0:	f020 0007 	bic.w	r0, r0, #7
 800a8a4:	1ac2      	subs	r2, r0, r3
 800a8a6:	bf1c      	itt	ne
 800a8a8:	1a1b      	subne	r3, r3, r0
 800a8aa:	50a3      	strne	r3, [r4, r2]
 800a8ac:	e7af      	b.n	800a80e <_malloc_r+0x22>
 800a8ae:	6862      	ldr	r2, [r4, #4]
 800a8b0:	42a3      	cmp	r3, r4
 800a8b2:	bf0c      	ite	eq
 800a8b4:	f8c8 2000 	streq.w	r2, [r8]
 800a8b8:	605a      	strne	r2, [r3, #4]
 800a8ba:	e7eb      	b.n	800a894 <_malloc_r+0xa8>
 800a8bc:	4623      	mov	r3, r4
 800a8be:	6864      	ldr	r4, [r4, #4]
 800a8c0:	e7ae      	b.n	800a820 <_malloc_r+0x34>
 800a8c2:	463c      	mov	r4, r7
 800a8c4:	687f      	ldr	r7, [r7, #4]
 800a8c6:	e7b6      	b.n	800a836 <_malloc_r+0x4a>
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	42a3      	cmp	r3, r4
 800a8ce:	d1fb      	bne.n	800a8c8 <_malloc_r+0xdc>
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	6053      	str	r3, [r2, #4]
 800a8d4:	e7de      	b.n	800a894 <_malloc_r+0xa8>
 800a8d6:	230c      	movs	r3, #12
 800a8d8:	6033      	str	r3, [r6, #0]
 800a8da:	4630      	mov	r0, r6
 800a8dc:	f000 fa44 	bl	800ad68 <__malloc_unlock>
 800a8e0:	e794      	b.n	800a80c <_malloc_r+0x20>
 800a8e2:	6005      	str	r5, [r0, #0]
 800a8e4:	e7d6      	b.n	800a894 <_malloc_r+0xa8>
 800a8e6:	bf00      	nop
 800a8e8:	20000e78 	.word	0x20000e78

0800a8ec <_printf_common>:
 800a8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8f0:	4616      	mov	r6, r2
 800a8f2:	4698      	mov	r8, r3
 800a8f4:	688a      	ldr	r2, [r1, #8]
 800a8f6:	690b      	ldr	r3, [r1, #16]
 800a8f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	bfb8      	it	lt
 800a900:	4613      	movlt	r3, r2
 800a902:	6033      	str	r3, [r6, #0]
 800a904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a908:	4607      	mov	r7, r0
 800a90a:	460c      	mov	r4, r1
 800a90c:	b10a      	cbz	r2, 800a912 <_printf_common+0x26>
 800a90e:	3301      	adds	r3, #1
 800a910:	6033      	str	r3, [r6, #0]
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	0699      	lsls	r1, r3, #26
 800a916:	bf42      	ittt	mi
 800a918:	6833      	ldrmi	r3, [r6, #0]
 800a91a:	3302      	addmi	r3, #2
 800a91c:	6033      	strmi	r3, [r6, #0]
 800a91e:	6825      	ldr	r5, [r4, #0]
 800a920:	f015 0506 	ands.w	r5, r5, #6
 800a924:	d106      	bne.n	800a934 <_printf_common+0x48>
 800a926:	f104 0a19 	add.w	sl, r4, #25
 800a92a:	68e3      	ldr	r3, [r4, #12]
 800a92c:	6832      	ldr	r2, [r6, #0]
 800a92e:	1a9b      	subs	r3, r3, r2
 800a930:	42ab      	cmp	r3, r5
 800a932:	dc26      	bgt.n	800a982 <_printf_common+0x96>
 800a934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a938:	6822      	ldr	r2, [r4, #0]
 800a93a:	3b00      	subs	r3, #0
 800a93c:	bf18      	it	ne
 800a93e:	2301      	movne	r3, #1
 800a940:	0692      	lsls	r2, r2, #26
 800a942:	d42b      	bmi.n	800a99c <_printf_common+0xb0>
 800a944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a948:	4641      	mov	r1, r8
 800a94a:	4638      	mov	r0, r7
 800a94c:	47c8      	blx	r9
 800a94e:	3001      	adds	r0, #1
 800a950:	d01e      	beq.n	800a990 <_printf_common+0xa4>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	6922      	ldr	r2, [r4, #16]
 800a956:	f003 0306 	and.w	r3, r3, #6
 800a95a:	2b04      	cmp	r3, #4
 800a95c:	bf02      	ittt	eq
 800a95e:	68e5      	ldreq	r5, [r4, #12]
 800a960:	6833      	ldreq	r3, [r6, #0]
 800a962:	1aed      	subeq	r5, r5, r3
 800a964:	68a3      	ldr	r3, [r4, #8]
 800a966:	bf0c      	ite	eq
 800a968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a96c:	2500      	movne	r5, #0
 800a96e:	4293      	cmp	r3, r2
 800a970:	bfc4      	itt	gt
 800a972:	1a9b      	subgt	r3, r3, r2
 800a974:	18ed      	addgt	r5, r5, r3
 800a976:	2600      	movs	r6, #0
 800a978:	341a      	adds	r4, #26
 800a97a:	42b5      	cmp	r5, r6
 800a97c:	d11a      	bne.n	800a9b4 <_printf_common+0xc8>
 800a97e:	2000      	movs	r0, #0
 800a980:	e008      	b.n	800a994 <_printf_common+0xa8>
 800a982:	2301      	movs	r3, #1
 800a984:	4652      	mov	r2, sl
 800a986:	4641      	mov	r1, r8
 800a988:	4638      	mov	r0, r7
 800a98a:	47c8      	blx	r9
 800a98c:	3001      	adds	r0, #1
 800a98e:	d103      	bne.n	800a998 <_printf_common+0xac>
 800a990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a998:	3501      	adds	r5, #1
 800a99a:	e7c6      	b.n	800a92a <_printf_common+0x3e>
 800a99c:	18e1      	adds	r1, r4, r3
 800a99e:	1c5a      	adds	r2, r3, #1
 800a9a0:	2030      	movs	r0, #48	@ 0x30
 800a9a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a9a6:	4422      	add	r2, r4
 800a9a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a9ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	e7c7      	b.n	800a944 <_printf_common+0x58>
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	4622      	mov	r2, r4
 800a9b8:	4641      	mov	r1, r8
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	47c8      	blx	r9
 800a9be:	3001      	adds	r0, #1
 800a9c0:	d0e6      	beq.n	800a990 <_printf_common+0xa4>
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	e7d9      	b.n	800a97a <_printf_common+0x8e>
	...

0800a9c8 <_printf_i>:
 800a9c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9cc:	7e0f      	ldrb	r7, [r1, #24]
 800a9ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9d0:	2f78      	cmp	r7, #120	@ 0x78
 800a9d2:	4691      	mov	r9, r2
 800a9d4:	4680      	mov	r8, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	469a      	mov	sl, r3
 800a9da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9de:	d807      	bhi.n	800a9f0 <_printf_i+0x28>
 800a9e0:	2f62      	cmp	r7, #98	@ 0x62
 800a9e2:	d80a      	bhi.n	800a9fa <_printf_i+0x32>
 800a9e4:	2f00      	cmp	r7, #0
 800a9e6:	f000 80d1 	beq.w	800ab8c <_printf_i+0x1c4>
 800a9ea:	2f58      	cmp	r7, #88	@ 0x58
 800a9ec:	f000 80b8 	beq.w	800ab60 <_printf_i+0x198>
 800a9f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9f8:	e03a      	b.n	800aa70 <_printf_i+0xa8>
 800a9fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9fe:	2b15      	cmp	r3, #21
 800aa00:	d8f6      	bhi.n	800a9f0 <_printf_i+0x28>
 800aa02:	a101      	add	r1, pc, #4	@ (adr r1, 800aa08 <_printf_i+0x40>)
 800aa04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa08:	0800aa61 	.word	0x0800aa61
 800aa0c:	0800aa75 	.word	0x0800aa75
 800aa10:	0800a9f1 	.word	0x0800a9f1
 800aa14:	0800a9f1 	.word	0x0800a9f1
 800aa18:	0800a9f1 	.word	0x0800a9f1
 800aa1c:	0800a9f1 	.word	0x0800a9f1
 800aa20:	0800aa75 	.word	0x0800aa75
 800aa24:	0800a9f1 	.word	0x0800a9f1
 800aa28:	0800a9f1 	.word	0x0800a9f1
 800aa2c:	0800a9f1 	.word	0x0800a9f1
 800aa30:	0800a9f1 	.word	0x0800a9f1
 800aa34:	0800ab73 	.word	0x0800ab73
 800aa38:	0800aa9f 	.word	0x0800aa9f
 800aa3c:	0800ab2d 	.word	0x0800ab2d
 800aa40:	0800a9f1 	.word	0x0800a9f1
 800aa44:	0800a9f1 	.word	0x0800a9f1
 800aa48:	0800ab95 	.word	0x0800ab95
 800aa4c:	0800a9f1 	.word	0x0800a9f1
 800aa50:	0800aa9f 	.word	0x0800aa9f
 800aa54:	0800a9f1 	.word	0x0800a9f1
 800aa58:	0800a9f1 	.word	0x0800a9f1
 800aa5c:	0800ab35 	.word	0x0800ab35
 800aa60:	6833      	ldr	r3, [r6, #0]
 800aa62:	1d1a      	adds	r2, r3, #4
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	6032      	str	r2, [r6, #0]
 800aa68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa70:	2301      	movs	r3, #1
 800aa72:	e09c      	b.n	800abae <_printf_i+0x1e6>
 800aa74:	6833      	ldr	r3, [r6, #0]
 800aa76:	6820      	ldr	r0, [r4, #0]
 800aa78:	1d19      	adds	r1, r3, #4
 800aa7a:	6031      	str	r1, [r6, #0]
 800aa7c:	0606      	lsls	r6, r0, #24
 800aa7e:	d501      	bpl.n	800aa84 <_printf_i+0xbc>
 800aa80:	681d      	ldr	r5, [r3, #0]
 800aa82:	e003      	b.n	800aa8c <_printf_i+0xc4>
 800aa84:	0645      	lsls	r5, r0, #25
 800aa86:	d5fb      	bpl.n	800aa80 <_printf_i+0xb8>
 800aa88:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa8c:	2d00      	cmp	r5, #0
 800aa8e:	da03      	bge.n	800aa98 <_printf_i+0xd0>
 800aa90:	232d      	movs	r3, #45	@ 0x2d
 800aa92:	426d      	negs	r5, r5
 800aa94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa98:	4858      	ldr	r0, [pc, #352]	@ (800abfc <_printf_i+0x234>)
 800aa9a:	230a      	movs	r3, #10
 800aa9c:	e011      	b.n	800aac2 <_printf_i+0xfa>
 800aa9e:	6821      	ldr	r1, [r4, #0]
 800aaa0:	6833      	ldr	r3, [r6, #0]
 800aaa2:	0608      	lsls	r0, r1, #24
 800aaa4:	f853 5b04 	ldr.w	r5, [r3], #4
 800aaa8:	d402      	bmi.n	800aab0 <_printf_i+0xe8>
 800aaaa:	0649      	lsls	r1, r1, #25
 800aaac:	bf48      	it	mi
 800aaae:	b2ad      	uxthmi	r5, r5
 800aab0:	2f6f      	cmp	r7, #111	@ 0x6f
 800aab2:	4852      	ldr	r0, [pc, #328]	@ (800abfc <_printf_i+0x234>)
 800aab4:	6033      	str	r3, [r6, #0]
 800aab6:	bf14      	ite	ne
 800aab8:	230a      	movne	r3, #10
 800aaba:	2308      	moveq	r3, #8
 800aabc:	2100      	movs	r1, #0
 800aabe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aac2:	6866      	ldr	r6, [r4, #4]
 800aac4:	60a6      	str	r6, [r4, #8]
 800aac6:	2e00      	cmp	r6, #0
 800aac8:	db05      	blt.n	800aad6 <_printf_i+0x10e>
 800aaca:	6821      	ldr	r1, [r4, #0]
 800aacc:	432e      	orrs	r6, r5
 800aace:	f021 0104 	bic.w	r1, r1, #4
 800aad2:	6021      	str	r1, [r4, #0]
 800aad4:	d04b      	beq.n	800ab6e <_printf_i+0x1a6>
 800aad6:	4616      	mov	r6, r2
 800aad8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aadc:	fb03 5711 	mls	r7, r3, r1, r5
 800aae0:	5dc7      	ldrb	r7, [r0, r7]
 800aae2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aae6:	462f      	mov	r7, r5
 800aae8:	42bb      	cmp	r3, r7
 800aaea:	460d      	mov	r5, r1
 800aaec:	d9f4      	bls.n	800aad8 <_printf_i+0x110>
 800aaee:	2b08      	cmp	r3, #8
 800aaf0:	d10b      	bne.n	800ab0a <_printf_i+0x142>
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	07df      	lsls	r7, r3, #31
 800aaf6:	d508      	bpl.n	800ab0a <_printf_i+0x142>
 800aaf8:	6923      	ldr	r3, [r4, #16]
 800aafa:	6861      	ldr	r1, [r4, #4]
 800aafc:	4299      	cmp	r1, r3
 800aafe:	bfde      	ittt	le
 800ab00:	2330      	movle	r3, #48	@ 0x30
 800ab02:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ab06:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ab0a:	1b92      	subs	r2, r2, r6
 800ab0c:	6122      	str	r2, [r4, #16]
 800ab0e:	f8cd a000 	str.w	sl, [sp]
 800ab12:	464b      	mov	r3, r9
 800ab14:	aa03      	add	r2, sp, #12
 800ab16:	4621      	mov	r1, r4
 800ab18:	4640      	mov	r0, r8
 800ab1a:	f7ff fee7 	bl	800a8ec <_printf_common>
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d14a      	bne.n	800abb8 <_printf_i+0x1f0>
 800ab22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab26:	b004      	add	sp, #16
 800ab28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2c:	6823      	ldr	r3, [r4, #0]
 800ab2e:	f043 0320 	orr.w	r3, r3, #32
 800ab32:	6023      	str	r3, [r4, #0]
 800ab34:	4832      	ldr	r0, [pc, #200]	@ (800ac00 <_printf_i+0x238>)
 800ab36:	2778      	movs	r7, #120	@ 0x78
 800ab38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	6831      	ldr	r1, [r6, #0]
 800ab40:	061f      	lsls	r7, r3, #24
 800ab42:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab46:	d402      	bmi.n	800ab4e <_printf_i+0x186>
 800ab48:	065f      	lsls	r7, r3, #25
 800ab4a:	bf48      	it	mi
 800ab4c:	b2ad      	uxthmi	r5, r5
 800ab4e:	6031      	str	r1, [r6, #0]
 800ab50:	07d9      	lsls	r1, r3, #31
 800ab52:	bf44      	itt	mi
 800ab54:	f043 0320 	orrmi.w	r3, r3, #32
 800ab58:	6023      	strmi	r3, [r4, #0]
 800ab5a:	b11d      	cbz	r5, 800ab64 <_printf_i+0x19c>
 800ab5c:	2310      	movs	r3, #16
 800ab5e:	e7ad      	b.n	800aabc <_printf_i+0xf4>
 800ab60:	4826      	ldr	r0, [pc, #152]	@ (800abfc <_printf_i+0x234>)
 800ab62:	e7e9      	b.n	800ab38 <_printf_i+0x170>
 800ab64:	6823      	ldr	r3, [r4, #0]
 800ab66:	f023 0320 	bic.w	r3, r3, #32
 800ab6a:	6023      	str	r3, [r4, #0]
 800ab6c:	e7f6      	b.n	800ab5c <_printf_i+0x194>
 800ab6e:	4616      	mov	r6, r2
 800ab70:	e7bd      	b.n	800aaee <_printf_i+0x126>
 800ab72:	6833      	ldr	r3, [r6, #0]
 800ab74:	6825      	ldr	r5, [r4, #0]
 800ab76:	6961      	ldr	r1, [r4, #20]
 800ab78:	1d18      	adds	r0, r3, #4
 800ab7a:	6030      	str	r0, [r6, #0]
 800ab7c:	062e      	lsls	r6, r5, #24
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	d501      	bpl.n	800ab86 <_printf_i+0x1be>
 800ab82:	6019      	str	r1, [r3, #0]
 800ab84:	e002      	b.n	800ab8c <_printf_i+0x1c4>
 800ab86:	0668      	lsls	r0, r5, #25
 800ab88:	d5fb      	bpl.n	800ab82 <_printf_i+0x1ba>
 800ab8a:	8019      	strh	r1, [r3, #0]
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	6123      	str	r3, [r4, #16]
 800ab90:	4616      	mov	r6, r2
 800ab92:	e7bc      	b.n	800ab0e <_printf_i+0x146>
 800ab94:	6833      	ldr	r3, [r6, #0]
 800ab96:	1d1a      	adds	r2, r3, #4
 800ab98:	6032      	str	r2, [r6, #0]
 800ab9a:	681e      	ldr	r6, [r3, #0]
 800ab9c:	6862      	ldr	r2, [r4, #4]
 800ab9e:	2100      	movs	r1, #0
 800aba0:	4630      	mov	r0, r6
 800aba2:	f7f5 fb45 	bl	8000230 <memchr>
 800aba6:	b108      	cbz	r0, 800abac <_printf_i+0x1e4>
 800aba8:	1b80      	subs	r0, r0, r6
 800abaa:	6060      	str	r0, [r4, #4]
 800abac:	6863      	ldr	r3, [r4, #4]
 800abae:	6123      	str	r3, [r4, #16]
 800abb0:	2300      	movs	r3, #0
 800abb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abb6:	e7aa      	b.n	800ab0e <_printf_i+0x146>
 800abb8:	6923      	ldr	r3, [r4, #16]
 800abba:	4632      	mov	r2, r6
 800abbc:	4649      	mov	r1, r9
 800abbe:	4640      	mov	r0, r8
 800abc0:	47d0      	blx	sl
 800abc2:	3001      	adds	r0, #1
 800abc4:	d0ad      	beq.n	800ab22 <_printf_i+0x15a>
 800abc6:	6823      	ldr	r3, [r4, #0]
 800abc8:	079b      	lsls	r3, r3, #30
 800abca:	d413      	bmi.n	800abf4 <_printf_i+0x22c>
 800abcc:	68e0      	ldr	r0, [r4, #12]
 800abce:	9b03      	ldr	r3, [sp, #12]
 800abd0:	4298      	cmp	r0, r3
 800abd2:	bfb8      	it	lt
 800abd4:	4618      	movlt	r0, r3
 800abd6:	e7a6      	b.n	800ab26 <_printf_i+0x15e>
 800abd8:	2301      	movs	r3, #1
 800abda:	4632      	mov	r2, r6
 800abdc:	4649      	mov	r1, r9
 800abde:	4640      	mov	r0, r8
 800abe0:	47d0      	blx	sl
 800abe2:	3001      	adds	r0, #1
 800abe4:	d09d      	beq.n	800ab22 <_printf_i+0x15a>
 800abe6:	3501      	adds	r5, #1
 800abe8:	68e3      	ldr	r3, [r4, #12]
 800abea:	9903      	ldr	r1, [sp, #12]
 800abec:	1a5b      	subs	r3, r3, r1
 800abee:	42ab      	cmp	r3, r5
 800abf0:	dcf2      	bgt.n	800abd8 <_printf_i+0x210>
 800abf2:	e7eb      	b.n	800abcc <_printf_i+0x204>
 800abf4:	2500      	movs	r5, #0
 800abf6:	f104 0619 	add.w	r6, r4, #25
 800abfa:	e7f5      	b.n	800abe8 <_printf_i+0x220>
 800abfc:	0800b495 	.word	0x0800b495
 800ac00:	0800b4a6 	.word	0x0800b4a6

0800ac04 <__sflush_r>:
 800ac04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac0c:	0716      	lsls	r6, r2, #28
 800ac0e:	4605      	mov	r5, r0
 800ac10:	460c      	mov	r4, r1
 800ac12:	d454      	bmi.n	800acbe <__sflush_r+0xba>
 800ac14:	684b      	ldr	r3, [r1, #4]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	dc02      	bgt.n	800ac20 <__sflush_r+0x1c>
 800ac1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	dd48      	ble.n	800acb2 <__sflush_r+0xae>
 800ac20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac22:	2e00      	cmp	r6, #0
 800ac24:	d045      	beq.n	800acb2 <__sflush_r+0xae>
 800ac26:	2300      	movs	r3, #0
 800ac28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ac2c:	682f      	ldr	r7, [r5, #0]
 800ac2e:	6a21      	ldr	r1, [r4, #32]
 800ac30:	602b      	str	r3, [r5, #0]
 800ac32:	d030      	beq.n	800ac96 <__sflush_r+0x92>
 800ac34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	0759      	lsls	r1, r3, #29
 800ac3a:	d505      	bpl.n	800ac48 <__sflush_r+0x44>
 800ac3c:	6863      	ldr	r3, [r4, #4]
 800ac3e:	1ad2      	subs	r2, r2, r3
 800ac40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ac42:	b10b      	cbz	r3, 800ac48 <__sflush_r+0x44>
 800ac44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ac46:	1ad2      	subs	r2, r2, r3
 800ac48:	2300      	movs	r3, #0
 800ac4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac4c:	6a21      	ldr	r1, [r4, #32]
 800ac4e:	4628      	mov	r0, r5
 800ac50:	47b0      	blx	r6
 800ac52:	1c43      	adds	r3, r0, #1
 800ac54:	89a3      	ldrh	r3, [r4, #12]
 800ac56:	d106      	bne.n	800ac66 <__sflush_r+0x62>
 800ac58:	6829      	ldr	r1, [r5, #0]
 800ac5a:	291d      	cmp	r1, #29
 800ac5c:	d82b      	bhi.n	800acb6 <__sflush_r+0xb2>
 800ac5e:	4a2a      	ldr	r2, [pc, #168]	@ (800ad08 <__sflush_r+0x104>)
 800ac60:	40ca      	lsrs	r2, r1
 800ac62:	07d6      	lsls	r6, r2, #31
 800ac64:	d527      	bpl.n	800acb6 <__sflush_r+0xb2>
 800ac66:	2200      	movs	r2, #0
 800ac68:	6062      	str	r2, [r4, #4]
 800ac6a:	04d9      	lsls	r1, r3, #19
 800ac6c:	6922      	ldr	r2, [r4, #16]
 800ac6e:	6022      	str	r2, [r4, #0]
 800ac70:	d504      	bpl.n	800ac7c <__sflush_r+0x78>
 800ac72:	1c42      	adds	r2, r0, #1
 800ac74:	d101      	bne.n	800ac7a <__sflush_r+0x76>
 800ac76:	682b      	ldr	r3, [r5, #0]
 800ac78:	b903      	cbnz	r3, 800ac7c <__sflush_r+0x78>
 800ac7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac7e:	602f      	str	r7, [r5, #0]
 800ac80:	b1b9      	cbz	r1, 800acb2 <__sflush_r+0xae>
 800ac82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac86:	4299      	cmp	r1, r3
 800ac88:	d002      	beq.n	800ac90 <__sflush_r+0x8c>
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	f000 fa6c 	bl	800b168 <_free_r>
 800ac90:	2300      	movs	r3, #0
 800ac92:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac94:	e00d      	b.n	800acb2 <__sflush_r+0xae>
 800ac96:	2301      	movs	r3, #1
 800ac98:	4628      	mov	r0, r5
 800ac9a:	47b0      	blx	r6
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	1c50      	adds	r0, r2, #1
 800aca0:	d1c9      	bne.n	800ac36 <__sflush_r+0x32>
 800aca2:	682b      	ldr	r3, [r5, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d0c6      	beq.n	800ac36 <__sflush_r+0x32>
 800aca8:	2b1d      	cmp	r3, #29
 800acaa:	d001      	beq.n	800acb0 <__sflush_r+0xac>
 800acac:	2b16      	cmp	r3, #22
 800acae:	d11e      	bne.n	800acee <__sflush_r+0xea>
 800acb0:	602f      	str	r7, [r5, #0]
 800acb2:	2000      	movs	r0, #0
 800acb4:	e022      	b.n	800acfc <__sflush_r+0xf8>
 800acb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acba:	b21b      	sxth	r3, r3
 800acbc:	e01b      	b.n	800acf6 <__sflush_r+0xf2>
 800acbe:	690f      	ldr	r7, [r1, #16]
 800acc0:	2f00      	cmp	r7, #0
 800acc2:	d0f6      	beq.n	800acb2 <__sflush_r+0xae>
 800acc4:	0793      	lsls	r3, r2, #30
 800acc6:	680e      	ldr	r6, [r1, #0]
 800acc8:	bf08      	it	eq
 800acca:	694b      	ldreq	r3, [r1, #20]
 800accc:	600f      	str	r7, [r1, #0]
 800acce:	bf18      	it	ne
 800acd0:	2300      	movne	r3, #0
 800acd2:	eba6 0807 	sub.w	r8, r6, r7
 800acd6:	608b      	str	r3, [r1, #8]
 800acd8:	f1b8 0f00 	cmp.w	r8, #0
 800acdc:	dde9      	ble.n	800acb2 <__sflush_r+0xae>
 800acde:	6a21      	ldr	r1, [r4, #32]
 800ace0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ace2:	4643      	mov	r3, r8
 800ace4:	463a      	mov	r2, r7
 800ace6:	4628      	mov	r0, r5
 800ace8:	47b0      	blx	r6
 800acea:	2800      	cmp	r0, #0
 800acec:	dc08      	bgt.n	800ad00 <__sflush_r+0xfc>
 800acee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acf6:	81a3      	strh	r3, [r4, #12]
 800acf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad00:	4407      	add	r7, r0
 800ad02:	eba8 0800 	sub.w	r8, r8, r0
 800ad06:	e7e7      	b.n	800acd8 <__sflush_r+0xd4>
 800ad08:	20400001 	.word	0x20400001

0800ad0c <_fflush_r>:
 800ad0c:	b538      	push	{r3, r4, r5, lr}
 800ad0e:	690b      	ldr	r3, [r1, #16]
 800ad10:	4605      	mov	r5, r0
 800ad12:	460c      	mov	r4, r1
 800ad14:	b913      	cbnz	r3, 800ad1c <_fflush_r+0x10>
 800ad16:	2500      	movs	r5, #0
 800ad18:	4628      	mov	r0, r5
 800ad1a:	bd38      	pop	{r3, r4, r5, pc}
 800ad1c:	b118      	cbz	r0, 800ad26 <_fflush_r+0x1a>
 800ad1e:	6a03      	ldr	r3, [r0, #32]
 800ad20:	b90b      	cbnz	r3, 800ad26 <_fflush_r+0x1a>
 800ad22:	f7ff f9eb 	bl	800a0fc <__sinit>
 800ad26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d0f3      	beq.n	800ad16 <_fflush_r+0xa>
 800ad2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ad30:	07d0      	lsls	r0, r2, #31
 800ad32:	d404      	bmi.n	800ad3e <_fflush_r+0x32>
 800ad34:	0599      	lsls	r1, r3, #22
 800ad36:	d402      	bmi.n	800ad3e <_fflush_r+0x32>
 800ad38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad3a:	f7ff fa8c 	bl	800a256 <__retarget_lock_acquire_recursive>
 800ad3e:	4628      	mov	r0, r5
 800ad40:	4621      	mov	r1, r4
 800ad42:	f7ff ff5f 	bl	800ac04 <__sflush_r>
 800ad46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad48:	07da      	lsls	r2, r3, #31
 800ad4a:	4605      	mov	r5, r0
 800ad4c:	d4e4      	bmi.n	800ad18 <_fflush_r+0xc>
 800ad4e:	89a3      	ldrh	r3, [r4, #12]
 800ad50:	059b      	lsls	r3, r3, #22
 800ad52:	d4e1      	bmi.n	800ad18 <_fflush_r+0xc>
 800ad54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad56:	f7ff fa7f 	bl	800a258 <__retarget_lock_release_recursive>
 800ad5a:	e7dd      	b.n	800ad18 <_fflush_r+0xc>

0800ad5c <__malloc_lock>:
 800ad5c:	4801      	ldr	r0, [pc, #4]	@ (800ad64 <__malloc_lock+0x8>)
 800ad5e:	f7ff ba7a 	b.w	800a256 <__retarget_lock_acquire_recursive>
 800ad62:	bf00      	nop
 800ad64:	20000e70 	.word	0x20000e70

0800ad68 <__malloc_unlock>:
 800ad68:	4801      	ldr	r0, [pc, #4]	@ (800ad70 <__malloc_unlock+0x8>)
 800ad6a:	f7ff ba75 	b.w	800a258 <__retarget_lock_release_recursive>
 800ad6e:	bf00      	nop
 800ad70:	20000e70 	.word	0x20000e70

0800ad74 <__sread>:
 800ad74:	b510      	push	{r4, lr}
 800ad76:	460c      	mov	r4, r1
 800ad78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad7c:	f000 f99e 	bl	800b0bc <_read_r>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	bfab      	itete	ge
 800ad84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad86:	89a3      	ldrhlt	r3, [r4, #12]
 800ad88:	181b      	addge	r3, r3, r0
 800ad8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad8e:	bfac      	ite	ge
 800ad90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad92:	81a3      	strhlt	r3, [r4, #12]
 800ad94:	bd10      	pop	{r4, pc}

0800ad96 <__swrite>:
 800ad96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad9a:	461f      	mov	r7, r3
 800ad9c:	898b      	ldrh	r3, [r1, #12]
 800ad9e:	05db      	lsls	r3, r3, #23
 800ada0:	4605      	mov	r5, r0
 800ada2:	460c      	mov	r4, r1
 800ada4:	4616      	mov	r6, r2
 800ada6:	d505      	bpl.n	800adb4 <__swrite+0x1e>
 800ada8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adac:	2302      	movs	r3, #2
 800adae:	2200      	movs	r2, #0
 800adb0:	f000 f972 	bl	800b098 <_lseek_r>
 800adb4:	89a3      	ldrh	r3, [r4, #12]
 800adb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adbe:	81a3      	strh	r3, [r4, #12]
 800adc0:	4632      	mov	r2, r6
 800adc2:	463b      	mov	r3, r7
 800adc4:	4628      	mov	r0, r5
 800adc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adca:	f000 b999 	b.w	800b100 <_write_r>

0800adce <__sseek>:
 800adce:	b510      	push	{r4, lr}
 800add0:	460c      	mov	r4, r1
 800add2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add6:	f000 f95f 	bl	800b098 <_lseek_r>
 800adda:	1c43      	adds	r3, r0, #1
 800addc:	89a3      	ldrh	r3, [r4, #12]
 800adde:	bf15      	itete	ne
 800ade0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ade2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ade6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adea:	81a3      	strheq	r3, [r4, #12]
 800adec:	bf18      	it	ne
 800adee:	81a3      	strhne	r3, [r4, #12]
 800adf0:	bd10      	pop	{r4, pc}

0800adf2 <__sclose>:
 800adf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf6:	f000 b995 	b.w	800b124 <_close_r>

0800adfa <_realloc_r>:
 800adfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adfe:	4607      	mov	r7, r0
 800ae00:	4614      	mov	r4, r2
 800ae02:	460d      	mov	r5, r1
 800ae04:	b921      	cbnz	r1, 800ae10 <_realloc_r+0x16>
 800ae06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae0a:	4611      	mov	r1, r2
 800ae0c:	f7ff bcee 	b.w	800a7ec <_malloc_r>
 800ae10:	b92a      	cbnz	r2, 800ae1e <_realloc_r+0x24>
 800ae12:	f000 f9a9 	bl	800b168 <_free_r>
 800ae16:	4625      	mov	r5, r4
 800ae18:	4628      	mov	r0, r5
 800ae1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae1e:	f000 f9ed 	bl	800b1fc <_malloc_usable_size_r>
 800ae22:	4284      	cmp	r4, r0
 800ae24:	4606      	mov	r6, r0
 800ae26:	d802      	bhi.n	800ae2e <_realloc_r+0x34>
 800ae28:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ae2c:	d8f4      	bhi.n	800ae18 <_realloc_r+0x1e>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4638      	mov	r0, r7
 800ae32:	f7ff fcdb 	bl	800a7ec <_malloc_r>
 800ae36:	4680      	mov	r8, r0
 800ae38:	b908      	cbnz	r0, 800ae3e <_realloc_r+0x44>
 800ae3a:	4645      	mov	r5, r8
 800ae3c:	e7ec      	b.n	800ae18 <_realloc_r+0x1e>
 800ae3e:	42b4      	cmp	r4, r6
 800ae40:	4622      	mov	r2, r4
 800ae42:	4629      	mov	r1, r5
 800ae44:	bf28      	it	cs
 800ae46:	4632      	movcs	r2, r6
 800ae48:	f7ff fa07 	bl	800a25a <memcpy>
 800ae4c:	4629      	mov	r1, r5
 800ae4e:	4638      	mov	r0, r7
 800ae50:	f000 f98a 	bl	800b168 <_free_r>
 800ae54:	e7f1      	b.n	800ae3a <_realloc_r+0x40>

0800ae56 <__swbuf_r>:
 800ae56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae58:	460e      	mov	r6, r1
 800ae5a:	4614      	mov	r4, r2
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	b118      	cbz	r0, 800ae68 <__swbuf_r+0x12>
 800ae60:	6a03      	ldr	r3, [r0, #32]
 800ae62:	b90b      	cbnz	r3, 800ae68 <__swbuf_r+0x12>
 800ae64:	f7ff f94a 	bl	800a0fc <__sinit>
 800ae68:	69a3      	ldr	r3, [r4, #24]
 800ae6a:	60a3      	str	r3, [r4, #8]
 800ae6c:	89a3      	ldrh	r3, [r4, #12]
 800ae6e:	071a      	lsls	r2, r3, #28
 800ae70:	d501      	bpl.n	800ae76 <__swbuf_r+0x20>
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	b943      	cbnz	r3, 800ae88 <__swbuf_r+0x32>
 800ae76:	4621      	mov	r1, r4
 800ae78:	4628      	mov	r0, r5
 800ae7a:	f000 f82b 	bl	800aed4 <__swsetup_r>
 800ae7e:	b118      	cbz	r0, 800ae88 <__swbuf_r+0x32>
 800ae80:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ae84:	4638      	mov	r0, r7
 800ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	6922      	ldr	r2, [r4, #16]
 800ae8c:	1a98      	subs	r0, r3, r2
 800ae8e:	6963      	ldr	r3, [r4, #20]
 800ae90:	b2f6      	uxtb	r6, r6
 800ae92:	4283      	cmp	r3, r0
 800ae94:	4637      	mov	r7, r6
 800ae96:	dc05      	bgt.n	800aea4 <__swbuf_r+0x4e>
 800ae98:	4621      	mov	r1, r4
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f7ff ff36 	bl	800ad0c <_fflush_r>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d1ed      	bne.n	800ae80 <__swbuf_r+0x2a>
 800aea4:	68a3      	ldr	r3, [r4, #8]
 800aea6:	3b01      	subs	r3, #1
 800aea8:	60a3      	str	r3, [r4, #8]
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	1c5a      	adds	r2, r3, #1
 800aeae:	6022      	str	r2, [r4, #0]
 800aeb0:	701e      	strb	r6, [r3, #0]
 800aeb2:	6962      	ldr	r2, [r4, #20]
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d004      	beq.n	800aec4 <__swbuf_r+0x6e>
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	07db      	lsls	r3, r3, #31
 800aebe:	d5e1      	bpl.n	800ae84 <__swbuf_r+0x2e>
 800aec0:	2e0a      	cmp	r6, #10
 800aec2:	d1df      	bne.n	800ae84 <__swbuf_r+0x2e>
 800aec4:	4621      	mov	r1, r4
 800aec6:	4628      	mov	r0, r5
 800aec8:	f7ff ff20 	bl	800ad0c <_fflush_r>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d0d9      	beq.n	800ae84 <__swbuf_r+0x2e>
 800aed0:	e7d6      	b.n	800ae80 <__swbuf_r+0x2a>
	...

0800aed4 <__swsetup_r>:
 800aed4:	b538      	push	{r3, r4, r5, lr}
 800aed6:	4b29      	ldr	r3, [pc, #164]	@ (800af7c <__swsetup_r+0xa8>)
 800aed8:	4605      	mov	r5, r0
 800aeda:	6818      	ldr	r0, [r3, #0]
 800aedc:	460c      	mov	r4, r1
 800aede:	b118      	cbz	r0, 800aee8 <__swsetup_r+0x14>
 800aee0:	6a03      	ldr	r3, [r0, #32]
 800aee2:	b90b      	cbnz	r3, 800aee8 <__swsetup_r+0x14>
 800aee4:	f7ff f90a 	bl	800a0fc <__sinit>
 800aee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeec:	0719      	lsls	r1, r3, #28
 800aeee:	d422      	bmi.n	800af36 <__swsetup_r+0x62>
 800aef0:	06da      	lsls	r2, r3, #27
 800aef2:	d407      	bmi.n	800af04 <__swsetup_r+0x30>
 800aef4:	2209      	movs	r2, #9
 800aef6:	602a      	str	r2, [r5, #0]
 800aef8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af02:	e033      	b.n	800af6c <__swsetup_r+0x98>
 800af04:	0758      	lsls	r0, r3, #29
 800af06:	d512      	bpl.n	800af2e <__swsetup_r+0x5a>
 800af08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af0a:	b141      	cbz	r1, 800af1e <__swsetup_r+0x4a>
 800af0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af10:	4299      	cmp	r1, r3
 800af12:	d002      	beq.n	800af1a <__swsetup_r+0x46>
 800af14:	4628      	mov	r0, r5
 800af16:	f000 f927 	bl	800b168 <_free_r>
 800af1a:	2300      	movs	r3, #0
 800af1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af24:	81a3      	strh	r3, [r4, #12]
 800af26:	2300      	movs	r3, #0
 800af28:	6063      	str	r3, [r4, #4]
 800af2a:	6923      	ldr	r3, [r4, #16]
 800af2c:	6023      	str	r3, [r4, #0]
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	f043 0308 	orr.w	r3, r3, #8
 800af34:	81a3      	strh	r3, [r4, #12]
 800af36:	6923      	ldr	r3, [r4, #16]
 800af38:	b94b      	cbnz	r3, 800af4e <__swsetup_r+0x7a>
 800af3a:	89a3      	ldrh	r3, [r4, #12]
 800af3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af44:	d003      	beq.n	800af4e <__swsetup_r+0x7a>
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f000 f83f 	bl	800afcc <__smakebuf_r>
 800af4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af52:	f013 0201 	ands.w	r2, r3, #1
 800af56:	d00a      	beq.n	800af6e <__swsetup_r+0x9a>
 800af58:	2200      	movs	r2, #0
 800af5a:	60a2      	str	r2, [r4, #8]
 800af5c:	6962      	ldr	r2, [r4, #20]
 800af5e:	4252      	negs	r2, r2
 800af60:	61a2      	str	r2, [r4, #24]
 800af62:	6922      	ldr	r2, [r4, #16]
 800af64:	b942      	cbnz	r2, 800af78 <__swsetup_r+0xa4>
 800af66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af6a:	d1c5      	bne.n	800aef8 <__swsetup_r+0x24>
 800af6c:	bd38      	pop	{r3, r4, r5, pc}
 800af6e:	0799      	lsls	r1, r3, #30
 800af70:	bf58      	it	pl
 800af72:	6962      	ldrpl	r2, [r4, #20]
 800af74:	60a2      	str	r2, [r4, #8]
 800af76:	e7f4      	b.n	800af62 <__swsetup_r+0x8e>
 800af78:	2000      	movs	r0, #0
 800af7a:	e7f7      	b.n	800af6c <__swsetup_r+0x98>
 800af7c:	20000044 	.word	0x20000044

0800af80 <__swhatbuf_r>:
 800af80:	b570      	push	{r4, r5, r6, lr}
 800af82:	460c      	mov	r4, r1
 800af84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af88:	2900      	cmp	r1, #0
 800af8a:	b096      	sub	sp, #88	@ 0x58
 800af8c:	4615      	mov	r5, r2
 800af8e:	461e      	mov	r6, r3
 800af90:	da0d      	bge.n	800afae <__swhatbuf_r+0x2e>
 800af92:	89a3      	ldrh	r3, [r4, #12]
 800af94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af98:	f04f 0100 	mov.w	r1, #0
 800af9c:	bf14      	ite	ne
 800af9e:	2340      	movne	r3, #64	@ 0x40
 800afa0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800afa4:	2000      	movs	r0, #0
 800afa6:	6031      	str	r1, [r6, #0]
 800afa8:	602b      	str	r3, [r5, #0]
 800afaa:	b016      	add	sp, #88	@ 0x58
 800afac:	bd70      	pop	{r4, r5, r6, pc}
 800afae:	466a      	mov	r2, sp
 800afb0:	f000 f8c8 	bl	800b144 <_fstat_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	dbec      	blt.n	800af92 <__swhatbuf_r+0x12>
 800afb8:	9901      	ldr	r1, [sp, #4]
 800afba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800afbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800afc2:	4259      	negs	r1, r3
 800afc4:	4159      	adcs	r1, r3
 800afc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afca:	e7eb      	b.n	800afa4 <__swhatbuf_r+0x24>

0800afcc <__smakebuf_r>:
 800afcc:	898b      	ldrh	r3, [r1, #12]
 800afce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afd0:	079d      	lsls	r5, r3, #30
 800afd2:	4606      	mov	r6, r0
 800afd4:	460c      	mov	r4, r1
 800afd6:	d507      	bpl.n	800afe8 <__smakebuf_r+0x1c>
 800afd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	2301      	movs	r3, #1
 800afe2:	6163      	str	r3, [r4, #20]
 800afe4:	b003      	add	sp, #12
 800afe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afe8:	ab01      	add	r3, sp, #4
 800afea:	466a      	mov	r2, sp
 800afec:	f7ff ffc8 	bl	800af80 <__swhatbuf_r>
 800aff0:	9f00      	ldr	r7, [sp, #0]
 800aff2:	4605      	mov	r5, r0
 800aff4:	4639      	mov	r1, r7
 800aff6:	4630      	mov	r0, r6
 800aff8:	f7ff fbf8 	bl	800a7ec <_malloc_r>
 800affc:	b948      	cbnz	r0, 800b012 <__smakebuf_r+0x46>
 800affe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b002:	059a      	lsls	r2, r3, #22
 800b004:	d4ee      	bmi.n	800afe4 <__smakebuf_r+0x18>
 800b006:	f023 0303 	bic.w	r3, r3, #3
 800b00a:	f043 0302 	orr.w	r3, r3, #2
 800b00e:	81a3      	strh	r3, [r4, #12]
 800b010:	e7e2      	b.n	800afd8 <__smakebuf_r+0xc>
 800b012:	89a3      	ldrh	r3, [r4, #12]
 800b014:	6020      	str	r0, [r4, #0]
 800b016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b01a:	81a3      	strh	r3, [r4, #12]
 800b01c:	9b01      	ldr	r3, [sp, #4]
 800b01e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b022:	b15b      	cbz	r3, 800b03c <__smakebuf_r+0x70>
 800b024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b028:	4630      	mov	r0, r6
 800b02a:	f000 f825 	bl	800b078 <_isatty_r>
 800b02e:	b128      	cbz	r0, 800b03c <__smakebuf_r+0x70>
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	f023 0303 	bic.w	r3, r3, #3
 800b036:	f043 0301 	orr.w	r3, r3, #1
 800b03a:	81a3      	strh	r3, [r4, #12]
 800b03c:	89a3      	ldrh	r3, [r4, #12]
 800b03e:	431d      	orrs	r5, r3
 800b040:	81a5      	strh	r5, [r4, #12]
 800b042:	e7cf      	b.n	800afe4 <__smakebuf_r+0x18>

0800b044 <memmove>:
 800b044:	4288      	cmp	r0, r1
 800b046:	b510      	push	{r4, lr}
 800b048:	eb01 0402 	add.w	r4, r1, r2
 800b04c:	d902      	bls.n	800b054 <memmove+0x10>
 800b04e:	4284      	cmp	r4, r0
 800b050:	4623      	mov	r3, r4
 800b052:	d807      	bhi.n	800b064 <memmove+0x20>
 800b054:	1e43      	subs	r3, r0, #1
 800b056:	42a1      	cmp	r1, r4
 800b058:	d008      	beq.n	800b06c <memmove+0x28>
 800b05a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b05e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b062:	e7f8      	b.n	800b056 <memmove+0x12>
 800b064:	4402      	add	r2, r0
 800b066:	4601      	mov	r1, r0
 800b068:	428a      	cmp	r2, r1
 800b06a:	d100      	bne.n	800b06e <memmove+0x2a>
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b072:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b076:	e7f7      	b.n	800b068 <memmove+0x24>

0800b078 <_isatty_r>:
 800b078:	b538      	push	{r3, r4, r5, lr}
 800b07a:	4d06      	ldr	r5, [pc, #24]	@ (800b094 <_isatty_r+0x1c>)
 800b07c:	2300      	movs	r3, #0
 800b07e:	4604      	mov	r4, r0
 800b080:	4608      	mov	r0, r1
 800b082:	602b      	str	r3, [r5, #0]
 800b084:	f7f7 f90f 	bl	80022a6 <_isatty>
 800b088:	1c43      	adds	r3, r0, #1
 800b08a:	d102      	bne.n	800b092 <_isatty_r+0x1a>
 800b08c:	682b      	ldr	r3, [r5, #0]
 800b08e:	b103      	cbz	r3, 800b092 <_isatty_r+0x1a>
 800b090:	6023      	str	r3, [r4, #0]
 800b092:	bd38      	pop	{r3, r4, r5, pc}
 800b094:	20000e7c 	.word	0x20000e7c

0800b098 <_lseek_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	4d07      	ldr	r5, [pc, #28]	@ (800b0b8 <_lseek_r+0x20>)
 800b09c:	4604      	mov	r4, r0
 800b09e:	4608      	mov	r0, r1
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	602a      	str	r2, [r5, #0]
 800b0a6:	461a      	mov	r2, r3
 800b0a8:	f7f7 f908 	bl	80022bc <_lseek>
 800b0ac:	1c43      	adds	r3, r0, #1
 800b0ae:	d102      	bne.n	800b0b6 <_lseek_r+0x1e>
 800b0b0:	682b      	ldr	r3, [r5, #0]
 800b0b2:	b103      	cbz	r3, 800b0b6 <_lseek_r+0x1e>
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	bd38      	pop	{r3, r4, r5, pc}
 800b0b8:	20000e7c 	.word	0x20000e7c

0800b0bc <_read_r>:
 800b0bc:	b538      	push	{r3, r4, r5, lr}
 800b0be:	4d07      	ldr	r5, [pc, #28]	@ (800b0dc <_read_r+0x20>)
 800b0c0:	4604      	mov	r4, r0
 800b0c2:	4608      	mov	r0, r1
 800b0c4:	4611      	mov	r1, r2
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	602a      	str	r2, [r5, #0]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	f7f7 f896 	bl	80021fc <_read>
 800b0d0:	1c43      	adds	r3, r0, #1
 800b0d2:	d102      	bne.n	800b0da <_read_r+0x1e>
 800b0d4:	682b      	ldr	r3, [r5, #0]
 800b0d6:	b103      	cbz	r3, 800b0da <_read_r+0x1e>
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	bd38      	pop	{r3, r4, r5, pc}
 800b0dc:	20000e7c 	.word	0x20000e7c

0800b0e0 <_sbrk_r>:
 800b0e0:	b538      	push	{r3, r4, r5, lr}
 800b0e2:	4d06      	ldr	r5, [pc, #24]	@ (800b0fc <_sbrk_r+0x1c>)
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	4604      	mov	r4, r0
 800b0e8:	4608      	mov	r0, r1
 800b0ea:	602b      	str	r3, [r5, #0]
 800b0ec:	f7f7 f8f4 	bl	80022d8 <_sbrk>
 800b0f0:	1c43      	adds	r3, r0, #1
 800b0f2:	d102      	bne.n	800b0fa <_sbrk_r+0x1a>
 800b0f4:	682b      	ldr	r3, [r5, #0]
 800b0f6:	b103      	cbz	r3, 800b0fa <_sbrk_r+0x1a>
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	bd38      	pop	{r3, r4, r5, pc}
 800b0fc:	20000e7c 	.word	0x20000e7c

0800b100 <_write_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d07      	ldr	r5, [pc, #28]	@ (800b120 <_write_r+0x20>)
 800b104:	4604      	mov	r4, r0
 800b106:	4608      	mov	r0, r1
 800b108:	4611      	mov	r1, r2
 800b10a:	2200      	movs	r2, #0
 800b10c:	602a      	str	r2, [r5, #0]
 800b10e:	461a      	mov	r2, r3
 800b110:	f7f7 f891 	bl	8002236 <_write>
 800b114:	1c43      	adds	r3, r0, #1
 800b116:	d102      	bne.n	800b11e <_write_r+0x1e>
 800b118:	682b      	ldr	r3, [r5, #0]
 800b11a:	b103      	cbz	r3, 800b11e <_write_r+0x1e>
 800b11c:	6023      	str	r3, [r4, #0]
 800b11e:	bd38      	pop	{r3, r4, r5, pc}
 800b120:	20000e7c 	.word	0x20000e7c

0800b124 <_close_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	4d06      	ldr	r5, [pc, #24]	@ (800b140 <_close_r+0x1c>)
 800b128:	2300      	movs	r3, #0
 800b12a:	4604      	mov	r4, r0
 800b12c:	4608      	mov	r0, r1
 800b12e:	602b      	str	r3, [r5, #0]
 800b130:	f7f7 f89d 	bl	800226e <_close>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d102      	bne.n	800b13e <_close_r+0x1a>
 800b138:	682b      	ldr	r3, [r5, #0]
 800b13a:	b103      	cbz	r3, 800b13e <_close_r+0x1a>
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	bd38      	pop	{r3, r4, r5, pc}
 800b140:	20000e7c 	.word	0x20000e7c

0800b144 <_fstat_r>:
 800b144:	b538      	push	{r3, r4, r5, lr}
 800b146:	4d07      	ldr	r5, [pc, #28]	@ (800b164 <_fstat_r+0x20>)
 800b148:	2300      	movs	r3, #0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4608      	mov	r0, r1
 800b14e:	4611      	mov	r1, r2
 800b150:	602b      	str	r3, [r5, #0]
 800b152:	f7f7 f898 	bl	8002286 <_fstat>
 800b156:	1c43      	adds	r3, r0, #1
 800b158:	d102      	bne.n	800b160 <_fstat_r+0x1c>
 800b15a:	682b      	ldr	r3, [r5, #0]
 800b15c:	b103      	cbz	r3, 800b160 <_fstat_r+0x1c>
 800b15e:	6023      	str	r3, [r4, #0]
 800b160:	bd38      	pop	{r3, r4, r5, pc}
 800b162:	bf00      	nop
 800b164:	20000e7c 	.word	0x20000e7c

0800b168 <_free_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4605      	mov	r5, r0
 800b16c:	2900      	cmp	r1, #0
 800b16e:	d041      	beq.n	800b1f4 <_free_r+0x8c>
 800b170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b174:	1f0c      	subs	r4, r1, #4
 800b176:	2b00      	cmp	r3, #0
 800b178:	bfb8      	it	lt
 800b17a:	18e4      	addlt	r4, r4, r3
 800b17c:	f7ff fdee 	bl	800ad5c <__malloc_lock>
 800b180:	4a1d      	ldr	r2, [pc, #116]	@ (800b1f8 <_free_r+0x90>)
 800b182:	6813      	ldr	r3, [r2, #0]
 800b184:	b933      	cbnz	r3, 800b194 <_free_r+0x2c>
 800b186:	6063      	str	r3, [r4, #4]
 800b188:	6014      	str	r4, [r2, #0]
 800b18a:	4628      	mov	r0, r5
 800b18c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b190:	f7ff bdea 	b.w	800ad68 <__malloc_unlock>
 800b194:	42a3      	cmp	r3, r4
 800b196:	d908      	bls.n	800b1aa <_free_r+0x42>
 800b198:	6820      	ldr	r0, [r4, #0]
 800b19a:	1821      	adds	r1, r4, r0
 800b19c:	428b      	cmp	r3, r1
 800b19e:	bf01      	itttt	eq
 800b1a0:	6819      	ldreq	r1, [r3, #0]
 800b1a2:	685b      	ldreq	r3, [r3, #4]
 800b1a4:	1809      	addeq	r1, r1, r0
 800b1a6:	6021      	streq	r1, [r4, #0]
 800b1a8:	e7ed      	b.n	800b186 <_free_r+0x1e>
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	b10b      	cbz	r3, 800b1b4 <_free_r+0x4c>
 800b1b0:	42a3      	cmp	r3, r4
 800b1b2:	d9fa      	bls.n	800b1aa <_free_r+0x42>
 800b1b4:	6811      	ldr	r1, [r2, #0]
 800b1b6:	1850      	adds	r0, r2, r1
 800b1b8:	42a0      	cmp	r0, r4
 800b1ba:	d10b      	bne.n	800b1d4 <_free_r+0x6c>
 800b1bc:	6820      	ldr	r0, [r4, #0]
 800b1be:	4401      	add	r1, r0
 800b1c0:	1850      	adds	r0, r2, r1
 800b1c2:	4283      	cmp	r3, r0
 800b1c4:	6011      	str	r1, [r2, #0]
 800b1c6:	d1e0      	bne.n	800b18a <_free_r+0x22>
 800b1c8:	6818      	ldr	r0, [r3, #0]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	6053      	str	r3, [r2, #4]
 800b1ce:	4408      	add	r0, r1
 800b1d0:	6010      	str	r0, [r2, #0]
 800b1d2:	e7da      	b.n	800b18a <_free_r+0x22>
 800b1d4:	d902      	bls.n	800b1dc <_free_r+0x74>
 800b1d6:	230c      	movs	r3, #12
 800b1d8:	602b      	str	r3, [r5, #0]
 800b1da:	e7d6      	b.n	800b18a <_free_r+0x22>
 800b1dc:	6820      	ldr	r0, [r4, #0]
 800b1de:	1821      	adds	r1, r4, r0
 800b1e0:	428b      	cmp	r3, r1
 800b1e2:	bf04      	itt	eq
 800b1e4:	6819      	ldreq	r1, [r3, #0]
 800b1e6:	685b      	ldreq	r3, [r3, #4]
 800b1e8:	6063      	str	r3, [r4, #4]
 800b1ea:	bf04      	itt	eq
 800b1ec:	1809      	addeq	r1, r1, r0
 800b1ee:	6021      	streq	r1, [r4, #0]
 800b1f0:	6054      	str	r4, [r2, #4]
 800b1f2:	e7ca      	b.n	800b18a <_free_r+0x22>
 800b1f4:	bd38      	pop	{r3, r4, r5, pc}
 800b1f6:	bf00      	nop
 800b1f8:	20000e78 	.word	0x20000e78

0800b1fc <_malloc_usable_size_r>:
 800b1fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b200:	1f18      	subs	r0, r3, #4
 800b202:	2b00      	cmp	r3, #0
 800b204:	bfbc      	itt	lt
 800b206:	580b      	ldrlt	r3, [r1, r0]
 800b208:	18c0      	addlt	r0, r0, r3
 800b20a:	4770      	bx	lr

0800b20c <_init>:
 800b20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20e:	bf00      	nop
 800b210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b212:	bc08      	pop	{r3}
 800b214:	469e      	mov	lr, r3
 800b216:	4770      	bx	lr

0800b218 <_fini>:
 800b218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b21a:	bf00      	nop
 800b21c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b21e:	bc08      	pop	{r3}
 800b220:	469e      	mov	lr, r3
 800b222:	4770      	bx	lr
