// -------------------------------------------------------------
// 
// File Name: C:\Users\Carlos Cajas\Desktop\DSP\nuevo_chale\FDHT_N\SinglePortRAM_generic.v
// Created: 2020-12-08 16:13:16
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SinglePortRAM_generic
// Source Path: FDHT_N/FDHT/memory/SinglePortRAM_generic
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SinglePortRAM_generic
          (clk,
           enb,
           din,
           addr,
           we,
           dout);

  parameter AddrWidth = 1;
  parameter DataWidth = 1;

  input   clk;
  input   enb;
  input   signed [DataWidth - 1:0] din;  // parameterized width
  input   [AddrWidth - 1:0] addr;  // parameterized width
  input   we;  // ufix1
  output  signed [DataWidth - 1:0] dout;  // parameterized width

  reg  [DataWidth - 1:0] ram [2**AddrWidth - 1:0];
  reg  [DataWidth - 1:0] data_int;
  integer i;

  initial begin
    for (i=0; i<=2**AddrWidth - 1; i=i+1) begin
      ram[i] = 0;
    end
    data_int = 0;
  end


  always @(posedge clk)
    begin : SinglePortRAM_generic_process
      if (enb == 1'b1) begin
        if (we == 1'b1) begin
          ram[addr] <= din;
          data_int <= din;
        end
        else begin
          data_int <= ram[addr];
        end
      end
    end

  assign dout = data_int;

endmodule  // SinglePortRAM_generic

