[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaskProto/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TaskProto/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<55> s<54> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<a> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<52> c<2> s<30> l<1:1> el<1:26>
n<"DPI-C"> u<14> t<StringLiteral> p<25> s<23> l<2:11> el<2:18>
n<test_output_argument> u<15> t<StringConst> p<23> s<22> l<2:24> el<2:44>
n<> u<16> t<TfPortDir_Out> p<21> s<19> l<2:45> el<2:51>
n<> u<17> t<IntegerAtomType_Int> p<18> l<2:52> el<2:55>
n<> u<18> t<Data_type> p<19> c<17> l<2:52> el<2:55>
n<> u<19> t<Data_type_or_implicit> p<21> c<18> s<20> l<2:52> el<2:55>
n<o> u<20> t<StringConst> p<21> l<2:56> el<2:57>
n<> u<21> t<Tf_port_item> p<22> c<16> l<2:45> el<2:57>
n<> u<22> t<Tf_port_list> p<23> c<21> l<2:45> el<2:57>
n<> u<23> t<Task_prototype> p<25> c<15> l<2:19> el<2:58>
n<> u<24> t<IMPORT> p<25> s<14> l<2:4> el<2:10>
n<> u<25> t<Dpi_import_export> p<26> c<24> l<2:4> el<2:59>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:59>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:59>
n<> u<28> t<Module_common_item> p<29> c<27> l<2:4> el<2:59>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:59>
n<> u<30> t<Non_port_module_item> p<52> c<29> s<50> l<2:4> el<2:59>
n<test_output_argument> u<31> t<StringConst> p<37> s<36> l<5:7> el<5:27>
n<a> u<32> t<StringConst> p<33> l<5:28> el<5:29>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:28> el<5:29>
n<> u<34> t<Primary> p<35> c<33> l<5:28> el<5:29>
n<> u<35> t<Expression> p<36> c<34> l<5:28> el<5:29>
n<> u<36> t<List_of_arguments> p<37> c<35> l<5:28> el<5:29>
n<> u<37> t<Subroutine_call> p<38> c<31> l<5:7> el<5:30>
n<> u<38> t<Subroutine_call_statement> p<39> c<37> l<5:7> el<5:31>
n<> u<39> t<Statement_item> p<40> c<38> l<5:7> el<5:31>
n<> u<40> t<Statement> p<41> c<39> l<5:7> el<5:31>
n<> u<41> t<Statement_or_null> p<43> c<40> s<42> l<5:7> el<5:31>
n<> u<42> t<END> p<43> l<6:4> el<6:7>
n<> u<43> t<Seq_block> p<44> c<41> l<4:12> el<6:7>
n<> u<44> t<Statement_item> p<45> c<43> l<4:12> el<6:7>
n<> u<45> t<Statement> p<46> c<44> l<4:12> el<6:7>
n<> u<46> t<Statement_or_null> p<47> c<45> l<4:12> el<6:7>
n<> u<47> t<Initial_construct> p<48> c<46> l<4:4> el<6:7>
n<> u<48> t<Module_common_item> p<49> c<47> l<4:4> el<6:7>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<4:4> el<6:7>
n<> u<50> t<Non_port_module_item> p<52> c<49> s<51> l<4:4> el<6:7>
n<> u<51> t<ENDMODULE> p<52> l<7:1> el<7:10>
n<> u<52> t<Module_declaration> p<53> c<13> l<1:1> el<7:10>
n<> u<53> t<Description> p<54> c<52> l<1:1> el<7:10>
n<> u<54> t<Source_text> p<55> c<53> l<1:1> el<7:10>
n<> u<55> t<Top_level_rule> c<1> l<1:1> el<8:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskProto/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaskProto/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/TaskProto/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
design                                                 1
initial                                                1
int_typespec                                           4
int_var                                                1
io_decl                                                1
logic_net                                              1
module_inst                                            2
port                                                   2
ref_obj                                                3
ref_typespec                                           4
task                                                   1
task_call                                              1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
design                                                 1
initial                                                2
int_typespec                                           4
int_var                                                1
io_decl                                                2
logic_net                                              1
module_inst                                            2
port                                                   3
ref_obj                                                5
ref_typespec                                           6
task                                                   2
task_call                                              2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskProto/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TaskProto/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TaskProto/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.test_output_argument), line:2:4, endln:2:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiName:test_output_argument
    |vpiFullName:work@top.test_output_argument
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (o), line:2:56, endln:2:57
      |vpiParent:
      \_task: (work@top.test_output_argument), line:2:4, endln:2:59
      |vpiDirection:2
      |vpiName:o
      |vpiTypedef:
      \_ref_typespec: (work@top.test_output_argument.o)
        |vpiParent:
        \_io_decl: (o), line:2:56, endln:2:57
        |vpiFullName:work@top.test_output_argument.o
        |vpiActual:
        \_int_typespec: , line:2:52, endln:2:55
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:1:23, endln:1:24
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
  |vpiProcess:
  \_initial: , line:4:4, endln:6:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiStmt:
    \_begin: (work@top), line:4:12, endln:6:7
      |vpiParent:
      \_initial: , line:4:4, endln:6:7
      |vpiFullName:work@top
      |vpiStmt:
      \_task_call: (test_output_argument), line:5:7, endln:5:30
        |vpiParent:
        \_begin: (work@top), line:4:12, endln:6:7
        |vpiArgument:
        \_ref_obj: (work@top.a), line:5:28, endln:5:29
          |vpiParent:
          \_task_call: (test_output_argument), line:5:7, endln:5:30
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (work@top.a), line:1:23, endln:1:24
        |vpiName:test_output_argument
        |vpiTask:
        \_task: (work@top.test_output_argument), line:2:4, endln:2:59
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_int_var: (work@top.a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@top.test_output_argument), line:2:4, endln:2:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiName:test_output_argument
    |vpiFullName:work@top.test_output_argument
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (o), line:2:56, endln:2:57
      |vpiParent:
      \_task: (work@top.test_output_argument), line:2:4, endln:2:59
      |vpiDirection:2
      |vpiName:o
      |vpiTypedef:
      \_ref_typespec: (work@top.test_output_argument.o)
        |vpiParent:
        \_io_decl: (o), line:2:56, endln:2:57
        |vpiFullName:work@top.test_output_argument.o
        |vpiActual:
        \_int_typespec: , line:2:52, endln:2:55
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:23, endln:1:24
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_var: (work@top.a), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
  |vpiProcess:
  \_initial: , line:4:4, endln:6:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProto/dut.sv, line:1:1, endln:7:10
    |vpiStmt:
    \_begin: (work@top), line:4:12, endln:6:7
      |vpiParent:
      \_initial: , line:4:4, endln:6:7
      |vpiFullName:work@top
      |vpiStmt:
      \_task_call: (test_output_argument), line:5:7, endln:5:30
        |vpiParent:
        \_begin: (work@top), line:4:12, endln:6:7
        |vpiArgument:
        \_ref_obj: (work@top.a), line:5:28, endln:5:29
          |vpiParent:
          \_task_call: (test_output_argument), line:5:7, endln:5:30
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_int_var: (work@top.a), line:1:23, endln:1:24
        |vpiName:test_output_argument
        |vpiTask:
        \_task: (work@top.test_output_argument), line:2:4, endln:2:59
\_weaklyReferenced:
\_int_typespec: , line:2:52, endln:2:55
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiParent:
  \_int_var: (work@top.a), line:1:23, endln:1:24
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TaskProto/dut.sv | ${SURELOG_DIR}/build/regression/TaskProto/roundtrip/dut_000.sv | 2 | 7 |
============================== End RoundTrip Results ==============================
