{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "3a35e73c_722fccdf",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 2
      },
      "lineNbr": 0,
      "author": {
        "id": 1000011
      },
      "writtenOn": "2022-12-11T19:53:06Z",
      "side": 1,
      "message": "Why add a totally new API? Why not adjust the old API? It looks like you have \"EnableIoInterrupt\", etc. methods just like the old API did, only differently?",
      "revId": "ceb1a8f0674345838ef0781011dec68ea2479bb2",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "cbbd0a3c_dd9b3264",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 2
      },
      "lineNbr": 0,
      "author": {
        "id": 1000172
      },
      "writtenOn": "2022-12-11T19:55:38Z",
      "side": 1,
      "message": "There are no point in using module interface for interrupt vectors. Module interface is only used for device manager nodes for translation of local IRQ numbers to kernel registered vectors.",
      "parentUuid": "3a35e73c_722fccdf",
      "revId": "ceb1a8f0674345838ef0781011dec68ea2479bb2",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "01a393c4_2888a762",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 2
      },
      "lineNbr": 0,
      "author": {
        "id": 1000172
      },
      "writtenOn": "2022-12-11T20:41:59Z",
      "side": 1,
      "message": "Old API also did not supported arbitrary interrupt vector assignment between multiple interrupt controllers and assume one global interrupt controller. RISC-V platform often use multiple nested interrupt controllers, for example PLIC and PCI host MSI interrupt controllers.",
      "revId": "ceb1a8f0674345838ef0781011dec68ea2479bb2",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "545dac35_fbddc0b6",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 2
      },
      "lineNbr": 0,
      "author": {
        "id": 1000000
      },
      "writtenOn": "2022-12-11T22:53:37Z",
      "side": 1,
      "message": "I know i\u0027ve encountered multiple limitations on registering interrupt controllers historically on arm (and riscv64 early on).\n\nThe x86 platform roots meant a lot of the interrupt controller code was \"per arch\" instead of offering multiple implementation potentials per arch.\n\nWith the above said, I could easily also see our current design written for strictly ppc could also be limiting.   Looking at interrupt_controller.h, it makes a bunch of assumptions about the current platform and what it expects.\n\nThis change does away with those assumptions and limitations... thus I support it.",
      "revId": "ceb1a8f0674345838ef0781011dec68ea2479bb2",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    }
  ]
}