// Seed: 1943043315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  logic id_5;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
  logic id_11;
endmodule
