// Seed: 2529532280
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3
);
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_5 = id_9 | id_3 - id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2#(.id_8(1'b0)),
    output wor id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_9;
  module_0(
      id_3, id_2, id_0, id_0
  );
endmodule
