<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="lm8_tutor" device="LCMXO2-7000HE-5TG144C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="platform1_vhd">
            <Option name="include path" value="platform1/soc"/>
            <Option name="top" value="platform1_top"/>
        </Options>
        <Source name="platform1/soc/platform1_top.v" type="Verilog" type_short="Verilog">
            <Options top_module="platform1_top"/>
        </Source>
        <Source name="platform1/soc/platform1_vhd.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="lm8_tutor.lpf" type="Logic Preference" type_short="LPF" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="untitled.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lm8_tutor1.sty"/>
</BaliProject>
