#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 10:27:13 2022
# Process ID: 9668
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1624 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 Q_Matrix_0/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {8} CONFIG.CONST_VAL {255}] [get_bd_cells Q_Matrix_0/xlconstant_0]
delete_bd_objs [get_bd_nets Q_Matrix_0/wea_0_1]
connect_bd_net [get_bd_pins Q_Matrix_0/xlconstant_0/dout] [get_bd_pins Q_Matrix_0/action_ram_0/wea]
connect_bd_net [get_bd_pins Q_Matrix_0/action_ram_1/wea] [get_bd_pins Q_Matrix_0/xlconstant_0/dout]
connect_bd_net [get_bd_pins Q_Matrix_0/action_ram_2/wea] [get_bd_pins Q_Matrix_0/xlconstant_0/dout]
connect_bd_net [get_bd_pins Q_Matrix_0/action_ram_3/wea] [get_bd_pins Q_Matrix_0/xlconstant_0/dout]
save_bd_design
regenerate_bd_layout
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Algorithm {Minimum_Area} CONFIG.Primitive {8kx2} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {64} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells Q_Matrix_0/action_ram_1]
endgroup
startgroup
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_bd_cells Q_Matrix_0/action_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells Q_Matrix_0/action_ram_1]
endgroup
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST}] [get_bd_cells Q_Matrix_0/action_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Operating_Mode_B {READ_FIRST}] [get_bd_cells Q_Matrix_0/action_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST}] [get_bd_cells Q_Matrix_0/action_ram_1]
endgroup
save_bd_design
regenerate_bd_layout
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_1_1] }
catch { [ delete_ip_run [get_ips -all top_level_action_ram_1_1] ] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
