read -sv run_verilog_mid/adder_32b_14_76_b4f6264dec700f7f42be3eb66264a974.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_76_b4f6264dec700f7f42be3eb66264a974_yosys.v
