#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jan 24 16:39:35 2022
# Process ID: 31776
# Current directory: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32452 F:\projet_m2\git\zynq-oc-analysis\mk1\mk1_implement\mk1_implement.xpr
# Log file: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/vivado.log
# Journal file: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET1_N] [get_bd_cells proc_sys_reset_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_1/reset]
endgroup
startgroup
set_property -dict [list CONFIG.USE_DYN_RECONFIG {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {109.241}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets reset_rtl_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_1/s_axi_lite} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins clk_wiz_1/s_axi_lite]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins clk_wiz_1/clk_out1]
set_property PFM.CLOCK {FCLK_CLK0 {id "11" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "15" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {98.146}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
save_bd_design
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z010_1] -mem_dev [lindex [get_cfgmem_parts {s25fl128s-3.3v-qspi-x1-single}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_nets clk_wiz_1_clk_out1] [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_ports sys_clock]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
undo
undo
undo
redo
redo
redo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
set_property location {3 869 851} [get_bd_cells clk_wiz_1]
set_property location {2 837 979} [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets sys_clock_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {109.241}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets clock_rtl_1]
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_ports clock_rtl]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.PRIM_IN_FREQ {200} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {98.146} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_RST1_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.USE_DYN_RECONFIG {true} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.RESET_PORT {reset}] [get_bd_cells clk_wiz_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_1/s_axi_lite} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins clk_wiz_1/s_axi_lite]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_1/locked] [get_bd_pins proc_sys_reset_1/dcm_locked]
connect_bd_net [get_bd_pins proc_sys_reset_1/mb_debug_sys_rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property PFM.CLOCK {clk_out1 {id "17" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /clk_wiz_1]
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_1/mb_debug_sys_rst]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins clk_wiz_1/clk_out1]
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:test_scalaire:1.1 [get_ips  design_1_test_scalaire_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_test_scalaire_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_test_scalaire_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_test_scalaire_0_3_synth_1 -jobs 10
wait_on_run design_1_test_scalaire_0_3_synth_1
export_simulation -of_objects [get_files F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.ip_user_files/sim_scripts -ip_user_files_dir F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.ip_user_files -ipstatic_source_dir F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.cache/compile_simlib/modelsim} {questa=F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.cache/compile_simlib/questa} {riviera=F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.cache/compile_simlib/riviera} {activehdl=F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets sys_clock_0_1] [get_bd_nets clk_wiz_1_locked] [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1] [get_bd_cells proc_sys_reset_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
startgroup
endgroup
delete_bd_objs [get_bd_ports sys_clock_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7z010_1 ]]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
set_property PFM.CLOCK {FCLK_CLK0 {id "11" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"} FCLK_CLK1 {id "14" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /processing_system7_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {98.146} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
report_ip_status -name ip_status 
validate_bd_design
set_property PFM.CLOCK {FCLK_CLK1 {id "14" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "21" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "200000000"} FCLK_CLK1 {id "14" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "21" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "200000000"} FCLK_CLK1 {id "14" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /processing_system7_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property location {1 379 800} [get_bd_cells proc_sys_reset_0]
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
open_bd_design {F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
