EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "differential pair amplifier analysis"
Date "2020-08-15"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "License CC BY 4.0 - Attribution 4.0 International"
$EndDescr
$Comp
L pspice:VSOURCE V1
U 1 1 5F0F671B
P 1200 6000
F 0 "V1" H 1428 6046 50  0000 L CNN
F 1 "+15" H 1428 5955 50  0000 L CNN
F 2 "" H 1200 6000 50  0001 C CNN
F 3 "~" H 1200 6000 50  0001 C CNN
	1    1200 6000
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V2
U 1 1 5F0F69F6
P 2250 6000
F 0 "V2" H 2478 6046 50  0000 L CNN
F 1 "-15" H 2478 5955 50  0000 L CNN
F 2 "" H 2250 6000 50  0001 C CNN
F 3 "~" H 2250 6000 50  0001 C CNN
	1    2250 6000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR04
U 1 1 5F0F775C
P 2250 6300
F 0 "#PWR04" H 2250 6050 50  0001 C CNN
F 1 "GND" H 2255 6127 50  0000 C CNN
F 2 "" H 2250 6300 50  0001 C CNN
F 3 "" H 2250 6300 50  0001 C CNN
	1    2250 6300
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 5F0F7D43
P 1200 6300
F 0 "#PWR02" H 1200 6050 50  0001 C CNN
F 1 "GND" H 1205 6127 50  0000 C CNN
F 2 "" H 1200 6300 50  0001 C CNN
F 3 "" H 1200 6300 50  0001 C CNN
	1    1200 6300
	1    0    0    -1  
$EndComp
$Comp
L power:+15V #PWR01
U 1 1 5F0F8535
P 1200 5700
F 0 "#PWR01" H 1200 5550 50  0001 C CNN
F 1 "+15V" V 1215 5828 50  0000 L CNN
F 2 "" H 1200 5700 50  0001 C CNN
F 3 "" H 1200 5700 50  0001 C CNN
	1    1200 5700
	1    0    0    -1  
$EndComp
$Comp
L power:-15V #PWR03
U 1 1 5F0F888A
P 2250 5700
F 0 "#PWR03" H 2250 5800 50  0001 C CNN
F 1 "-15V" H 2265 5873 50  0000 C CNN
F 2 "" H 2250 5700 50  0001 C CNN
F 3 "" H 2250 5700 50  0001 C CNN
	1    2250 5700
	1    0    0    -1  
$EndComp
Text Notes 2550 6900 0    50   ~ 0
.tran 1u 10m
$Comp
L Device:R R2
U 1 1 5F0547AE
P 5550 2950
F 0 "R2" H 5480 2904 50  0000 R CNN
F 1 "33k" H 5480 2995 50  0000 R CNN
F 2 "" V 5480 2950 50  0001 C CNN
F 3 "~" H 5550 2950 50  0001 C CNN
	1    5550 2950
	-1   0    0    1   
$EndComp
$Comp
L power:-15V #PWR09
U 1 1 5F04C7B3
P 5550 4050
F 0 "#PWR09" H 5550 4150 50  0001 C CNN
F 1 "-15V" H 5565 4223 50  0000 C CNN
F 2 "" H 5550 4050 50  0001 C CNN
F 3 "" H 5550 4050 50  0001 C CNN
	1    5550 4050
	-1   0    0    1   
$EndComp
$Comp
L power:+15V #PWR010
U 1 1 5F042C4A
P 5950 1300
F 0 "#PWR010" H 5950 1150 50  0001 C CNN
F 1 "+15V" V 5965 1428 50  0000 L CNN
F 2 "" H 5950 1300 50  0001 C CNN
F 3 "" H 5950 1300 50  0001 C CNN
	1    5950 1300
	1    0    0    -1  
$EndComp
$Comp
L power:+15V #PWR08
U 1 1 5F040C90
P 5200 1300
F 0 "#PWR08" H 5200 1150 50  0001 C CNN
F 1 "+15V" V 5215 1428 50  0000 L CNN
F 2 "" H 5200 1300 50  0001 C CNN
F 3 "" H 5200 1300 50  0001 C CNN
	1    5200 1300
	1    0    0    -1  
$EndComp
$Comp
L Device:R R4
U 1 1 5F03EDB8
P 5950 1450
F 0 "R4" H 5880 1404 50  0000 R CNN
F 1 "15k" H 5880 1495 50  0000 R CNN
F 2 "" V 5880 1450 50  0001 C CNN
F 3 "~" H 5950 1450 50  0001 C CNN
	1    5950 1450
	-1   0    0    1   
$EndComp
$Comp
L Device:R R1
U 1 1 5F03E94B
P 5200 1450
F 0 "R1" H 5130 1404 50  0000 R CNN
F 1 "15k" H 5130 1495 50  0000 R CNN
F 2 "" V 5130 1450 50  0001 C CNN
F 3 "~" H 5200 1450 50  0001 C CNN
	1    5200 1450
	-1   0    0    1   
$EndComp
Wire Wire Line
	5950 2700 5950 2400
Wire Wire Line
	5200 2400 5200 2700
Wire Wire Line
	6300 2200 6300 2250
Wire Wire Line
	6250 2200 6300 2200
$Comp
L power:GND #PWR011
U 1 1 5F03B9D5
P 6300 2250
F 0 "#PWR011" H 6300 2000 50  0001 C CNN
F 1 "GND" H 6305 2077 50  0000 C CNN
F 2 "" H 6300 2250 50  0001 C CNN
F 3 "" H 6300 2250 50  0001 C CNN
	1    6300 2250
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC547 Q3
U 1 1 5F03A84E
P 6050 2200
F 0 "Q3" H 6241 2246 50  0000 L CNN
F 1 "BC547" H 6241 2155 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6250 2125 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC547.pdf" H 6050 2200 50  0001 L CNN
F 4 "Q" H 6050 2200 50  0001 C CNN "Spice_Primitive"
F 5 "BC547B" H 6050 2200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6050 2200 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/etienne/Documents/elektrophon/lib/spice/transistor/BC547.mod" H 6050 2200 50  0001 C CNN "Spice_Lib_File"
	1    6050 2200
	-1   0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC547 Q2
U 1 1 5F03A26E
P 5100 2200
F 0 "Q2" H 5291 2246 50  0000 L CNN
F 1 "BC547" H 5291 2155 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5300 2125 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC547.pdf" H 5100 2200 50  0001 L CNN
F 4 "Q" H 5100 2200 50  0001 C CNN "Spice_Primitive"
F 5 "BC547B" H 5100 2200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5100 2200 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/etienne/Documents/elektrophon/lib/spice/transistor/BC547.mod" H 5100 2200 50  0001 C CNN "Spice_Lib_File"
	1    5100 2200
	1    0    0    -1  
$EndComp
$Comp
L Device:R R3
U 1 1 5F199C2B
P 5550 3700
F 0 "R3" H 5480 3654 50  0000 R CNN
F 1 "15k" H 5480 3745 50  0000 R CNN
F 2 "" V 5480 3700 50  0001 C CNN
F 3 "~" H 5550 3700 50  0001 C CNN
	1    5550 3700
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC547 Q1
U 1 1 5F19A118
P 4900 3750
F 0 "Q1" H 5091 3796 50  0000 L CNN
F 1 "BC547" H 5091 3705 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5100 3675 50  0001 L CIN
F 3 "http://www.fairchildsemi.com/ds/BC/BC547.pdf" H 4900 3750 50  0001 L CNN
F 4 "Q" H 4900 3750 50  0001 C CNN "Spice_Primitive"
F 5 "BC547B" H 4900 3750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4900 3750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/etienne/Documents/elektrophon/lib/spice/transistor/BC547.mod" H 4900 3750 50  0001 C CNN "Spice_Lib_File"
	1    4900 3750
	1    0    0    1   
$EndComp
Wire Wire Line
	5200 2700 5550 2700
Wire Wire Line
	5550 3850 5550 4050
Wire Wire Line
	5550 2800 5550 2700
Connection ~ 5550 2700
Wire Wire Line
	5550 2700 5950 2700
$Comp
L power:GND #PWR07
U 1 1 5F1A8CF9
P 5000 3950
F 0 "#PWR07" H 5000 3700 50  0001 C CNN
F 1 "GND" H 5005 3777 50  0000 C CNN
F 2 "" H 5000 3950 50  0001 C CNN
F 3 "" H 5000 3950 50  0001 C CNN
	1    5000 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	5000 3300 5550 3300
Wire Wire Line
	5550 3300 5550 3550
Wire Wire Line
	5000 3300 5000 3550
Text GLabel 6550 1700 2    50   Input ~ 0
Vout_a
Text GLabel 6550 1900 2    50   Input ~ 0
Vout_b
Wire Wire Line
	5200 1600 5200 1700
Wire Wire Line
	5950 1600 5950 1900
Wire Wire Line
	6550 1700 5200 1700
Connection ~ 5200 1700
Wire Wire Line
	5200 1700 5200 2000
Wire Wire Line
	6550 1900 5950 1900
Connection ~ 5950 1900
Wire Wire Line
	5950 1900 5950 2000
Wire Wire Line
	5550 3100 5550 3300
Connection ~ 5550 3300
Text GLabel 4900 2200 0    50   Input ~ 0
Vin_a
Text GLabel 4700 3750 0    50   Input ~ 0
Vin_b
$Comp
L pspice:VSOURCE V3
U 1 1 5F3B8609
P 3200 6050
F 0 "V3" H 3428 6096 50  0000 L CNN
F 1 "carrier" H 3428 6005 50  0000 L CNN
F 2 "" H 3200 6050 50  0001 C CNN
F 3 "~" H 3200 6050 50  0001 C CNN
F 4 "V" H 3200 6050 50  0001 C CNN "Spice_Primitive"
F 5 "sin(0 100m 1k)" H 3200 6050 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3200 6050 50  0001 C CNN "Spice_Netlist_Enabled"
	1    3200 6050
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR05
U 1 1 5F3B860F
P 3200 6350
F 0 "#PWR05" H 3200 6100 50  0001 C CNN
F 1 "GND" H 3205 6177 50  0000 C CNN
F 2 "" H 3200 6350 50  0001 C CNN
F 3 "" H 3200 6350 50  0001 C CNN
	1    3200 6350
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V4
U 1 1 5F3B8EB3
P 4100 6050
F 0 "V4" H 4328 6096 50  0000 L CNN
F 1 "envelope" H 4328 6005 50  0000 L CNN
F 2 "" H 4100 6050 50  0001 C CNN
F 3 "~" H 4100 6050 50  0001 C CNN
F 4 "V" H 4100 6050 50  0001 C CNN "Spice_Primitive"
F 5 "pulse(0 1 1m 1m 5m 1m 10m)" H 4100 6050 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4100 6050 50  0001 C CNN "Spice_Netlist_Enabled"
	1    4100 6050
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR06
U 1 1 5F3B8EB9
P 4100 6350
F 0 "#PWR06" H 4100 6100 50  0001 C CNN
F 1 "GND" H 4105 6177 50  0000 C CNN
F 2 "" H 4100 6350 50  0001 C CNN
F 3 "" H 4100 6350 50  0001 C CNN
	1    4100 6350
	1    0    0    -1  
$EndComp
Text GLabel 4100 5750 1    50   Input ~ 0
Vin_b
Text GLabel 3200 5750 1    50   Input ~ 0
Vin_a
$EndSCHEMATC
