
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/calculix_3812B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2819851 heartbeat IPC: 3.54629 cumulative IPC: 3.54629 (Simulation time: 0 hr 0 min 37 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2819852 (Simulation time: 0 hr 0 min 37 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6556103 heartbeat IPC: 2.67648 cumulative IPC: 2.67648 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10363066 heartbeat IPC: 2.62677 cumulative IPC: 2.65139 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14177195 heartbeat IPC: 2.62183 cumulative IPC: 2.64146 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18415915 heartbeat IPC: 2.3592 cumulative IPC: 2.56475 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 22297128 heartbeat IPC: 2.57651 cumulative IPC: 2.56709 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 26127651 heartbeat IPC: 2.61061 cumulative IPC: 2.57425 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29866823 heartbeat IPC: 2.67439 cumulative IPC: 2.58809 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 33933208 heartbeat IPC: 2.45919 cumulative IPC: 2.57124 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37857191 heartbeat IPC: 2.54843 cumulative IPC: 2.56869 (Simulation time: 0 hr 6 min 54 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 41498532 heartbeat IPC: 2.74624 cumulative IPC: 2.5854 (Simulation time: 0 hr 7 min 28 sec) 
Finished CPU 0 instructions: 100000003 cycles: 38678681 cumulative IPC: 2.5854 (Simulation time: 0 hr 7 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.5854 instructions: 100000003 cycles: 38678681
cpu0_DTLB TOTAL     ACCESS:   14463866  HIT:   14436580  MISS:      27286
cpu0_DTLB LOAD      ACCESS:   12804668  HIT:   12778498  MISS:      26170
cpu0_DTLB RFO       ACCESS:    1659198  HIT:    1658082  MISS:       1116
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9743 cycles
cpu0_ITLB TOTAL     ACCESS:    5756849  HIT:    5756821  MISS:         28
cpu0_ITLB LOAD      ACCESS:    5756849  HIT:    5756821  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:     869565  HIT:     868813  MISS:        752
cpu0_L1I LOAD      ACCESS:     869565  HIT:     868813  MISS:        752
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 68.3085 cycles
cpu0_STLB TOTAL     ACCESS:      27314  HIT:      26540  MISS:        774
cpu0_STLB LOAD      ACCESS:      26198  HIT:      25858  MISS:        340
cpu0_STLB RFO       ACCESS:       1116  HIT:        682  MISS:        434
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.544 cycles
cpu0_L1D TOTAL     ACCESS:   16700015  HIT:   15372722  MISS:    1327293
cpu0_L1D LOAD      ACCESS:   11981866  HIT:   10706775  MISS:    1275091
cpu0_L1D RFO       ACCESS:    4717378  HIT:    4665223  MISS:      52155
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        724  MISS:         47
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.7296 cycles
cpu0_L2C TOTAL     ACCESS:    1837950  HIT:    1545987  MISS:     291963
cpu0_L2C LOAD      ACCESS:    1275832  HIT:    1023141  MISS:     252691
cpu0_L2C RFO       ACCESS:      52155  HIT:      13797  MISS:      38358
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     509916  HIT:     509018  MISS:        898
cpu0_L2C TRANSLATION ACCESS:         47  HIT:         31  MISS:         16
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 107.32 cycles
LLC TOTAL     ACCESS:     430995  HIT:     337243  MISS:      93752
LLC LOAD      ACCESS:     252687  HIT:     199038  MISS:      53649
LLC RFO       ACCESS:      38350  HIT:       7369  MISS:      30981
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     139942  HIT:     130824  MISS:       9118
LLC TRANSLATION ACCESS:         16  HIT:         12  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 268.415 cycles
OPTgen accesses: 5286
OPTgen hits: 4117
OPTgen hit rate: 77.885



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      41031  ROW_BUFFER_MISS:      43543
 DBUS AVG_CONGESTED_CYCLE:    3.95963
 WQ ROW_BUFFER_HIT:       5609  ROW_BUFFER_MISS:      31797  FULL:      50143


CPU 0 Branch Prediction Accuracy: 96.6151% MPKI: 1.9742 Average ROB Occupancy at Mispredict: 164.772
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.00062
BRANCH_CONDITIONAL: 1.97308
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

