// Seed: 3235754023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = 1;
  logic id_8;
  wire  id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd10,
    parameter id_1 = 32'd80
) (
    output tri0 _id_0,
    input supply1 _id_1
);
  logic [id_1 : id_0] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
