// Seed: 2850658870
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wand id_5
    , id_11,
    input supply1 id_6,
    output tri1 id_7,
    output wor id_8,
    output uwire id_9
);
  logic id_12;
  assign id_9  = id_11;
  assign id_12 = 1 != -1;
  logic [module_0 : 1  !=  1] id_13;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd68,
    parameter id_5 = 32'd28
) (
    input wor id_0
    , id_10,
    output tri1 id_1,
    output tri1 id_2,
    input tri _id_3,
    output wire id_4,
    input tri0 _id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8
);
  wire [( 'b0 ==  -1  ) : id_3] id_11;
  wire [-1 : id_5] id_12;
  logic [-1 : id_3  <=  -1] id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_8,
      id_6,
      id_7,
      id_7,
      id_4,
      id_8,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
  ;
endmodule
