
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000066c4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004066c4  004066c4  000166c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  004066cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000019c  204009bc  00407088  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400b58  00407224  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402b58  00409224  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000f908  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001cc3  00000000  00000000  0003034b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000062f4  00000000  00000000  0003200e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  00038302  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00038d72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d39a  00000000  00000000  00039722  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008ebc  00000000  00000000  00056abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008aea5  00000000  00000000  0005f978  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000382c  00000000  00000000  000ea820  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2b 40 20 45 11 40 00 f5 11 40 00 f5 11 40 00     X+@ E.@...@...@.
  400010:	f5 11 40 00 f5 11 40 00 f5 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f5 11 40 00 f5 11 40 00 00 00 00 00 f5 11 40 00     ..@...@.......@.
  40003c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40004c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40005c:	f5 11 40 00 f5 11 40 00 00 00 00 00 d1 09 40 00     ..@...@.......@.
  40006c:	e9 09 40 00 01 0a 40 00 f5 11 40 00 fd 17 40 00     ..@...@...@...@.
  40007c:	f5 11 40 00 19 0a 40 00 31 0a 40 00 f5 11 40 00     ..@...@.1.@...@.
  40008c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40009c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000ac:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000bc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000cc:	f5 11 40 00 00 00 00 00 f5 11 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000ec:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000fc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40010c:	f5 11 40 00 f5 11 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ......@...@...@.
  40012c:	f5 11 40 00 f5 11 40 00 00 00 00 00 f5 11 40 00     ..@...@.......@.
  40013c:	f5 11 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	004066cc 	.word	0x004066cc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004066cc 	.word	0x004066cc
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	004066cc 	.word	0x004066cc
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b49 	.word	0x00400b49
  40022c:	00400bb5 	.word	0x00400bb5
  400230:	00400c25 	.word	0x00400c25

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b81 	.word	0x00400b81
  4002a0:	00400c9d 	.word	0x00400c9d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400cb9 	.word	0x00400cb9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400cd5 	.word	0x00400cd5
  400418:	00400cf1 	.word	0x00400cf1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401365 	.word	0x00401365
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a49 	.word	0x00400a49
  40051c:	00400ac5 	.word	0x00400ac5
  400520:	004011fd 	.word	0x004011fd
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400831 	.word	0x00400831
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400831 	.word	0x00400831
  40077c:	00400529 	.word	0x00400529

00400780 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400780:	b480      	push	{r7}
  400782:	b083      	sub	sp, #12
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	4013      	ands	r3, r2
  400792:	2b00      	cmp	r3, #0
  400794:	d101      	bne.n	40079a <pio_get_output_data_status+0x1a>
		return 0;
  400796:	2300      	movs	r3, #0
  400798:	e000      	b.n	40079c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40079a:	2301      	movs	r3, #1
	}
}
  40079c:	4618      	mov	r0, r3
  40079e:	370c      	adds	r7, #12
  4007a0:	46bd      	mov	sp, r7
  4007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a6:	4770      	bx	lr

004007a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4007a8:	b480      	push	{r7}
  4007aa:	b085      	sub	sp, #20
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	f003 0310 	and.w	r3, r3, #16
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d020      	beq.n	400800 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	f003 0320 	and.w	r3, r3, #32
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d004      	beq.n	4007da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007d8:	e003      	b.n	4007e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	68ba      	ldr	r2, [r7, #8]
  4007de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d004      	beq.n	4007f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	68ba      	ldr	r2, [r7, #8]
  4007f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007f4:	e008      	b.n	400808 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	68ba      	ldr	r2, [r7, #8]
  4007fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4007fe:	e003      	b.n	400808 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	68ba      	ldr	r2, [r7, #8]
  400804:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400808:	bf00      	nop
  40080a:	3714      	adds	r7, #20
  40080c:	46bd      	mov	sp, r7
  40080e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400812:	4770      	bx	lr

00400814 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	683a      	ldr	r2, [r7, #0]
  400822:	641a      	str	r2, [r3, #64]	; 0x40
}
  400824:	bf00      	nop
  400826:	370c      	adds	r7, #12
  400828:	46bd      	mov	sp, r7
  40082a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082e:	4770      	bx	lr

00400830 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	683a      	ldr	r2, [r7, #0]
  40083e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400840:	bf00      	nop
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400858:	4618      	mov	r0, r3
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400862:	4770      	bx	lr

00400864 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40086c:	687b      	ldr	r3, [r7, #4]
  40086e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400870:	4618      	mov	r0, r3
  400872:	370c      	adds	r7, #12
  400874:	46bd      	mov	sp, r7
  400876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087a:	4770      	bx	lr

0040087c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b084      	sub	sp, #16
  400880:	af00      	add	r7, sp, #0
  400882:	6078      	str	r0, [r7, #4]
  400884:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400886:	6878      	ldr	r0, [r7, #4]
  400888:	4b26      	ldr	r3, [pc, #152]	; (400924 <pio_handler_process+0xa8>)
  40088a:	4798      	blx	r3
  40088c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40088e:	6878      	ldr	r0, [r7, #4]
  400890:	4b25      	ldr	r3, [pc, #148]	; (400928 <pio_handler_process+0xac>)
  400892:	4798      	blx	r3
  400894:	4602      	mov	r2, r0
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	4013      	ands	r3, r2
  40089a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d03c      	beq.n	40091c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008a6:	e034      	b.n	400912 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008a8:	4a20      	ldr	r2, [pc, #128]	; (40092c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	681a      	ldr	r2, [r3, #0]
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	429a      	cmp	r2, r3
  4008b6:	d126      	bne.n	400906 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008b8:	4a1c      	ldr	r2, [pc, #112]	; (40092c <pio_handler_process+0xb0>)
  4008ba:	68bb      	ldr	r3, [r7, #8]
  4008bc:	011b      	lsls	r3, r3, #4
  4008be:	4413      	add	r3, r2
  4008c0:	3304      	adds	r3, #4
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	68fb      	ldr	r3, [r7, #12]
  4008c6:	4013      	ands	r3, r2
  4008c8:	2b00      	cmp	r3, #0
  4008ca:	d01c      	beq.n	400906 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008cc:	4a17      	ldr	r2, [pc, #92]	; (40092c <pio_handler_process+0xb0>)
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	011b      	lsls	r3, r3, #4
  4008d2:	4413      	add	r3, r2
  4008d4:	330c      	adds	r3, #12
  4008d6:	681b      	ldr	r3, [r3, #0]
  4008d8:	4914      	ldr	r1, [pc, #80]	; (40092c <pio_handler_process+0xb0>)
  4008da:	68ba      	ldr	r2, [r7, #8]
  4008dc:	0112      	lsls	r2, r2, #4
  4008de:	440a      	add	r2, r1
  4008e0:	6810      	ldr	r0, [r2, #0]
  4008e2:	4912      	ldr	r1, [pc, #72]	; (40092c <pio_handler_process+0xb0>)
  4008e4:	68ba      	ldr	r2, [r7, #8]
  4008e6:	0112      	lsls	r2, r2, #4
  4008e8:	440a      	add	r2, r1
  4008ea:	3204      	adds	r2, #4
  4008ec:	6812      	ldr	r2, [r2, #0]
  4008ee:	4611      	mov	r1, r2
  4008f0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008f2:	4a0e      	ldr	r2, [pc, #56]	; (40092c <pio_handler_process+0xb0>)
  4008f4:	68bb      	ldr	r3, [r7, #8]
  4008f6:	011b      	lsls	r3, r3, #4
  4008f8:	4413      	add	r3, r2
  4008fa:	3304      	adds	r3, #4
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	43db      	mvns	r3, r3
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	4013      	ands	r3, r2
  400904:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400906:	68bb      	ldr	r3, [r7, #8]
  400908:	3301      	adds	r3, #1
  40090a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	68bb      	ldr	r3, [r7, #8]
  40090e:	2b06      	cmp	r3, #6
  400910:	d803      	bhi.n	40091a <pio_handler_process+0x9e>
		while (status != 0) {
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	2b00      	cmp	r3, #0
  400916:	d1c7      	bne.n	4008a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400918:	e000      	b.n	40091c <pio_handler_process+0xa0>
				break;
  40091a:	bf00      	nop
}
  40091c:	bf00      	nop
  40091e:	3710      	adds	r7, #16
  400920:	46bd      	mov	sp, r7
  400922:	bd80      	pop	{r7, pc}
  400924:	0040084d 	.word	0x0040084d
  400928:	00400865 	.word	0x00400865
  40092c:	204009d8 	.word	0x204009d8

00400930 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400930:	b580      	push	{r7, lr}
  400932:	b086      	sub	sp, #24
  400934:	af00      	add	r7, sp, #0
  400936:	60f8      	str	r0, [r7, #12]
  400938:	60b9      	str	r1, [r7, #8]
  40093a:	607a      	str	r2, [r7, #4]
  40093c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40093e:	4b21      	ldr	r3, [pc, #132]	; (4009c4 <pio_handler_set+0x94>)
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	2b06      	cmp	r3, #6
  400944:	d901      	bls.n	40094a <pio_handler_set+0x1a>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e038      	b.n	4009bc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40094a:	2300      	movs	r3, #0
  40094c:	75fb      	strb	r3, [r7, #23]
  40094e:	e011      	b.n	400974 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400950:	7dfb      	ldrb	r3, [r7, #23]
  400952:	011b      	lsls	r3, r3, #4
  400954:	4a1c      	ldr	r2, [pc, #112]	; (4009c8 <pio_handler_set+0x98>)
  400956:	4413      	add	r3, r2
  400958:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40095a:	693b      	ldr	r3, [r7, #16]
  40095c:	681a      	ldr	r2, [r3, #0]
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	429a      	cmp	r2, r3
  400962:	d104      	bne.n	40096e <pio_handler_set+0x3e>
  400964:	693b      	ldr	r3, [r7, #16]
  400966:	685a      	ldr	r2, [r3, #4]
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	429a      	cmp	r2, r3
  40096c:	d008      	beq.n	400980 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40096e:	7dfb      	ldrb	r3, [r7, #23]
  400970:	3301      	adds	r3, #1
  400972:	75fb      	strb	r3, [r7, #23]
  400974:	7dfa      	ldrb	r2, [r7, #23]
  400976:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pio_handler_set+0x94>)
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	429a      	cmp	r2, r3
  40097c:	d9e8      	bls.n	400950 <pio_handler_set+0x20>
  40097e:	e000      	b.n	400982 <pio_handler_set+0x52>
			break;
  400980:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400982:	693b      	ldr	r3, [r7, #16]
  400984:	68ba      	ldr	r2, [r7, #8]
  400986:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400988:	693b      	ldr	r3, [r7, #16]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40098e:	693b      	ldr	r3, [r7, #16]
  400990:	683a      	ldr	r2, [r7, #0]
  400992:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400994:	693b      	ldr	r3, [r7, #16]
  400996:	6a3a      	ldr	r2, [r7, #32]
  400998:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40099a:	7dfa      	ldrb	r2, [r7, #23]
  40099c:	4b09      	ldr	r3, [pc, #36]	; (4009c4 <pio_handler_set+0x94>)
  40099e:	681b      	ldr	r3, [r3, #0]
  4009a0:	3301      	adds	r3, #1
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d104      	bne.n	4009b0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <pio_handler_set+0x94>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	3301      	adds	r3, #1
  4009ac:	4a05      	ldr	r2, [pc, #20]	; (4009c4 <pio_handler_set+0x94>)
  4009ae:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009b0:	683a      	ldr	r2, [r7, #0]
  4009b2:	6879      	ldr	r1, [r7, #4]
  4009b4:	68f8      	ldr	r0, [r7, #12]
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pio_handler_set+0x9c>)
  4009b8:	4798      	blx	r3

	return 0;
  4009ba:	2300      	movs	r3, #0
}
  4009bc:	4618      	mov	r0, r3
  4009be:	3718      	adds	r7, #24
  4009c0:	46bd      	mov	sp, r7
  4009c2:	bd80      	pop	{r7, pc}
  4009c4:	20400a48 	.word	0x20400a48
  4009c8:	204009d8 	.word	0x204009d8
  4009cc:	004007a9 	.word	0x004007a9

004009d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009d4:	210a      	movs	r1, #10
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOA_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOA_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e0e00 	.word	0x400e0e00
  4009e4:	0040087d 	.word	0x0040087d

004009e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009ec:	210b      	movs	r1, #11
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <PIOB_Handler+0x10>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <PIOB_Handler+0x14>)
  4009f2:	4798      	blx	r3
}
  4009f4:	bf00      	nop
  4009f6:	bd80      	pop	{r7, pc}
  4009f8:	400e1000 	.word	0x400e1000
  4009fc:	0040087d 	.word	0x0040087d

00400a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a00:	b580      	push	{r7, lr}
  400a02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a04:	210c      	movs	r1, #12
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOC_Handler+0x10>)
  400a08:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOC_Handler+0x14>)
  400a0a:	4798      	blx	r3
}
  400a0c:	bf00      	nop
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	0040087d 	.word	0x0040087d

00400a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a1c:	2110      	movs	r1, #16
  400a1e:	4802      	ldr	r0, [pc, #8]	; (400a28 <PIOD_Handler+0x10>)
  400a20:	4b02      	ldr	r3, [pc, #8]	; (400a2c <PIOD_Handler+0x14>)
  400a22:	4798      	blx	r3
}
  400a24:	bf00      	nop
  400a26:	bd80      	pop	{r7, pc}
  400a28:	400e1400 	.word	0x400e1400
  400a2c:	0040087d 	.word	0x0040087d

00400a30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a34:	2111      	movs	r1, #17
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <PIOE_Handler+0x10>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x14>)
  400a3a:	4798      	blx	r3
}
  400a3c:	bf00      	nop
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	0040087d 	.word	0x0040087d

00400a48 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3b01      	subs	r3, #1
  400a54:	2b03      	cmp	r3, #3
  400a56:	d81a      	bhi.n	400a8e <pmc_mck_set_division+0x46>
  400a58:	a201      	add	r2, pc, #4	; (adr r2, 400a60 <pmc_mck_set_division+0x18>)
  400a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5e:	bf00      	nop
  400a60:	00400a71 	.word	0x00400a71
  400a64:	00400a77 	.word	0x00400a77
  400a68:	00400a7f 	.word	0x00400a7f
  400a6c:	00400a87 	.word	0x00400a87
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a70:	2300      	movs	r3, #0
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e00e      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e00a      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a82:	607b      	str	r3, [r7, #4]
			break;
  400a84:	e006      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a86:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a8a:	607b      	str	r3, [r7, #4]
			break;
  400a8c:	e002      	b.n	400a94 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a8e:	2300      	movs	r3, #0
  400a90:	607b      	str	r3, [r7, #4]
			break;
  400a92:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a94:	490a      	ldr	r1, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a96:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
  400a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400aa2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aa4:	bf00      	nop
  400aa6:	4b06      	ldr	r3, [pc, #24]	; (400ac0 <pmc_mck_set_division+0x78>)
  400aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aaa:	f003 0308 	and.w	r3, r3, #8
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d0f9      	beq.n	400aa6 <pmc_mck_set_division+0x5e>
}
  400ab2:	bf00      	nop
  400ab4:	370c      	adds	r7, #12
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop
  400ac0:	400e0600 	.word	0x400e0600

00400ac4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b085      	sub	sp, #20
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400acc:	491d      	ldr	r1, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	4313      	orrs	r3, r2
  400ada:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ae0:	60fb      	str	r3, [r7, #12]
  400ae2:	e007      	b.n	400af4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d101      	bne.n	400aee <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aea:	2301      	movs	r3, #1
  400aec:	e023      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	3b01      	subs	r3, #1
  400af2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af4:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f003 0308 	and.w	r3, r3, #8
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f1      	beq.n	400ae4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b00:	4a10      	ldr	r2, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f023 0303 	bic.w	r3, r3, #3
  400b0a:	f043 0302 	orr.w	r3, r3, #2
  400b0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b14:	60fb      	str	r3, [r7, #12]
  400b16:	e007      	b.n	400b28 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d101      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b1e:	2301      	movs	r3, #1
  400b20:	e009      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	3b01      	subs	r3, #1
  400b26:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2c:	f003 0308 	and.w	r3, r3, #8
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f1      	beq.n	400b18 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400b34:	2300      	movs	r3, #0
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2b01      	cmp	r3, #1
  400b54:	d105      	bne.n	400b62 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b58:	4b06      	ldr	r3, [pc, #24]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b5a:	689a      	ldr	r2, [r3, #8]
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b5e:	4313      	orrs	r3, r2
  400b60:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b62:	4b04      	ldr	r3, [pc, #16]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b64:	4a05      	ldr	r2, [pc, #20]	; (400b7c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b66:	601a      	str	r2, [r3, #0]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e1810 	.word	0x400e1810
  400b78:	a5100000 	.word	0xa5100000
  400b7c:	a5000008 	.word	0xa5000008

00400b80 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b80:	b480      	push	{r7}
  400b82:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b84:	4b09      	ldr	r3, [pc, #36]	; (400bac <pmc_osc_is_ready_32kxtal+0x2c>)
  400b86:	695b      	ldr	r3, [r3, #20]
  400b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	d007      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b90:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d001      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b9c:	2301      	movs	r3, #1
  400b9e:	e000      	b.n	400ba2 <pmc_osc_is_ready_32kxtal+0x22>
  400ba0:	2300      	movs	r3, #0
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	400e1810 	.word	0x400e1810
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bbc:	4915      	ldr	r1, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b15      	ldr	r3, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b15      	ldr	r3, [pc, #84]	; (400c18 <pmc_switch_mainck_to_fastrc+0x64>)
  400bc4:	4313      	orrs	r3, r2
  400bc6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bc8:	bf00      	nop
  400bca:	4b12      	ldr	r3, [pc, #72]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d0f9      	beq.n	400bca <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd6:	490f      	ldr	r1, [pc, #60]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bd8:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bda:	6a1a      	ldr	r2, [r3, #32]
  400bdc:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <pmc_switch_mainck_to_fastrc+0x68>)
  400bde:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400be0:	687a      	ldr	r2, [r7, #4]
  400be2:	4313      	orrs	r3, r2
  400be4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400be8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bea:	bf00      	nop
  400bec:	4b09      	ldr	r3, [pc, #36]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d0f9      	beq.n	400bec <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bf8:	4906      	ldr	r1, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfa:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfc:	6a1a      	ldr	r2, [r3, #32]
  400bfe:	4b08      	ldr	r3, [pc, #32]	; (400c20 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c00:	4013      	ands	r3, r2
  400c02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c06:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400c08:	bf00      	nop
  400c0a:	370c      	adds	r7, #12
  400c0c:	46bd      	mov	sp, r7
  400c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c12:	4770      	bx	lr
  400c14:	400e0600 	.word	0x400e0600
  400c18:	00370008 	.word	0x00370008
  400c1c:	ffc8ff8f 	.word	0xffc8ff8f
  400c20:	fec8ffff 	.word	0xfec8ffff

00400c24 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c24:	b480      	push	{r7}
  400c26:	b083      	sub	sp, #12
  400c28:	af00      	add	r7, sp, #0
  400c2a:	6078      	str	r0, [r7, #4]
  400c2c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d008      	beq.n	400c46 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c34:	4913      	ldr	r1, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c3a:	4a13      	ldr	r2, [pc, #76]	; (400c88 <pmc_switch_mainck_to_xtal+0x64>)
  400c3c:	401a      	ands	r2, r3
  400c3e:	4b13      	ldr	r3, [pc, #76]	; (400c8c <pmc_switch_mainck_to_xtal+0x68>)
  400c40:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c42:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c44:	e018      	b.n	400c78 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c46:	490f      	ldr	r1, [pc, #60]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c4a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c4c:	4b10      	ldr	r3, [pc, #64]	; (400c90 <pmc_switch_mainck_to_xtal+0x6c>)
  400c4e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c50:	683a      	ldr	r2, [r7, #0]
  400c52:	0212      	lsls	r2, r2, #8
  400c54:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c56:	431a      	orrs	r2, r3
  400c58:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_switch_mainck_to_xtal+0x70>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c5e:	bf00      	nop
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c64:	f003 0301 	and.w	r3, r3, #1
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d0f9      	beq.n	400c60 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c6c:	4905      	ldr	r1, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b09      	ldr	r3, [pc, #36]	; (400c98 <pmc_switch_mainck_to_xtal+0x74>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]
}
  400c78:	bf00      	nop
  400c7a:	370c      	adds	r7, #12
  400c7c:	46bd      	mov	sp, r7
  400c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c82:	4770      	bx	lr
  400c84:	400e0600 	.word	0x400e0600
  400c88:	fec8fffc 	.word	0xfec8fffc
  400c8c:	01370002 	.word	0x01370002
  400c90:	ffc8fffc 	.word	0xffc8fffc
  400c94:	00370001 	.word	0x00370001
  400c98:	01370000 	.word	0x01370000

00400c9c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c9c:	b480      	push	{r7}
  400c9e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ca0:	4b04      	ldr	r3, [pc, #16]	; (400cb4 <pmc_osc_is_ready_mainck+0x18>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ca8:	4618      	mov	r0, r3
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
  400cb2:	bf00      	nop
  400cb4:	400e0600 	.word	0x400e0600

00400cb8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cbc:	4b04      	ldr	r3, [pc, #16]	; (400cd0 <pmc_disable_pllack+0x18>)
  400cbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cc4:	bf00      	nop
  400cc6:	46bd      	mov	sp, r7
  400cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ccc:	4770      	bx	lr
  400cce:	bf00      	nop
  400cd0:	400e0600 	.word	0x400e0600

00400cd4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cd4:	b480      	push	{r7}
  400cd6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd8:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_is_locked_pllack+0x18>)
  400cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cdc:	f003 0302 	and.w	r3, r3, #2
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	400e0600 	.word	0x400e0600

00400cf0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cf4:	4b04      	ldr	r3, [pc, #16]	; (400d08 <pmc_is_locked_upll+0x18>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cfc:	4618      	mov	r0, r3
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	400e0600 	.word	0x400e0600

00400d0c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b083      	sub	sp, #12
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b3f      	cmp	r3, #63	; 0x3f
  400d18:	d901      	bls.n	400d1e <pmc_enable_periph_clk+0x12>
		return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e02f      	b.n	400d7e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	2b1f      	cmp	r3, #31
  400d22:	d813      	bhi.n	400d4c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d24:	4b19      	ldr	r3, [pc, #100]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d26:	699a      	ldr	r2, [r3, #24]
  400d28:	2101      	movs	r1, #1
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	fa01 f303 	lsl.w	r3, r1, r3
  400d30:	401a      	ands	r2, r3
  400d32:	2101      	movs	r1, #1
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	fa01 f303 	lsl.w	r3, r1, r3
  400d3a:	429a      	cmp	r2, r3
  400d3c:	d01e      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d3e:	4a13      	ldr	r2, [pc, #76]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d40:	2101      	movs	r1, #1
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	fa01 f303 	lsl.w	r3, r1, r3
  400d48:	6113      	str	r3, [r2, #16]
  400d4a:	e017      	b.n	400d7c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	3b20      	subs	r3, #32
  400d50:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d52:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d58:	2101      	movs	r1, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	fa01 f303 	lsl.w	r3, r1, r3
  400d60:	401a      	ands	r2, r3
  400d62:	2101      	movs	r1, #1
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	fa01 f303 	lsl.w	r3, r1, r3
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d006      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d6e:	4a07      	ldr	r2, [pc, #28]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d70:	2101      	movs	r1, #1
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	fa01 f303 	lsl.w	r3, r1, r3
  400d78:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d7c:	2300      	movs	r3, #0
}
  400d7e:	4618      	mov	r0, r3
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e0600 	.word	0x400e0600

00400d90 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400d90:	b480      	push	{r7}
  400d92:	b083      	sub	sp, #12
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400d98:	687b      	ldr	r3, [r7, #4]
  400d9a:	695b      	ldr	r3, [r3, #20]
  400d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400da0:	2b00      	cmp	r3, #0
  400da2:	bf14      	ite	ne
  400da4:	2301      	movne	r3, #1
  400da6:	2300      	moveq	r3, #0
  400da8:	b2db      	uxtb	r3, r3
}
  400daa:	4618      	mov	r0, r3
  400dac:	370c      	adds	r7, #12
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr

00400db6 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400db6:	b480      	push	{r7}
  400db8:	b083      	sub	sp, #12
  400dba:	af00      	add	r7, sp, #0
  400dbc:	6078      	str	r0, [r7, #4]
  400dbe:	460b      	mov	r3, r1
  400dc0:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	695b      	ldr	r3, [r3, #20]
  400dc6:	f003 0302 	and.w	r3, r3, #2
  400dca:	2b00      	cmp	r3, #0
  400dcc:	d101      	bne.n	400dd2 <uart_write+0x1c>
		return 1;
  400dce:	2301      	movs	r3, #1
  400dd0:	e003      	b.n	400dda <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400dd2:	78fa      	ldrb	r2, [r7, #3]
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	61da      	str	r2, [r3, #28]
	return 0;
  400dd8:	2300      	movs	r3, #0
}
  400dda:	4618      	mov	r0, r3
  400ddc:	370c      	adds	r7, #12
  400dde:	46bd      	mov	sp, r7
  400de0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de4:	4770      	bx	lr

00400de6 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400de6:	b480      	push	{r7}
  400de8:	b083      	sub	sp, #12
  400dea:	af00      	add	r7, sp, #0
  400dec:	6078      	str	r0, [r7, #4]
  400dee:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	695b      	ldr	r3, [r3, #20]
  400df4:	f003 0301 	and.w	r3, r3, #1
  400df8:	2b00      	cmp	r3, #0
  400dfa:	d101      	bne.n	400e00 <uart_read+0x1a>
		return 1;
  400dfc:	2301      	movs	r3, #1
  400dfe:	e005      	b.n	400e0c <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e00:	687b      	ldr	r3, [r7, #4]
  400e02:	699b      	ldr	r3, [r3, #24]
  400e04:	b2da      	uxtb	r2, r3
  400e06:	683b      	ldr	r3, [r7, #0]
  400e08:	701a      	strb	r2, [r3, #0]
	return 0;
  400e0a:	2300      	movs	r3, #0
}
  400e0c:	4618      	mov	r0, r3
  400e0e:	370c      	adds	r7, #12
  400e10:	46bd      	mov	sp, r7
  400e12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e16:	4770      	bx	lr

00400e18 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400e18:	b480      	push	{r7}
  400e1a:	b089      	sub	sp, #36	; 0x24
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	60f8      	str	r0, [r7, #12]
  400e20:	60b9      	str	r1, [r7, #8]
  400e22:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400e24:	68bb      	ldr	r3, [r7, #8]
  400e26:	011a      	lsls	r2, r3, #4
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	429a      	cmp	r2, r3
  400e2c:	d802      	bhi.n	400e34 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400e2e:	2310      	movs	r3, #16
  400e30:	61fb      	str	r3, [r7, #28]
  400e32:	e001      	b.n	400e38 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e34:	2308      	movs	r3, #8
  400e36:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e38:	687b      	ldr	r3, [r7, #4]
  400e3a:	00da      	lsls	r2, r3, #3
  400e3c:	69fb      	ldr	r3, [r7, #28]
  400e3e:	68b9      	ldr	r1, [r7, #8]
  400e40:	fb01 f303 	mul.w	r3, r1, r3
  400e44:	085b      	lsrs	r3, r3, #1
  400e46:	441a      	add	r2, r3
  400e48:	69fb      	ldr	r3, [r7, #28]
  400e4a:	68b9      	ldr	r1, [r7, #8]
  400e4c:	fb01 f303 	mul.w	r3, r1, r3
  400e50:	fbb2 f3f3 	udiv	r3, r2, r3
  400e54:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e56:	69bb      	ldr	r3, [r7, #24]
  400e58:	08db      	lsrs	r3, r3, #3
  400e5a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e5c:	69bb      	ldr	r3, [r7, #24]
  400e5e:	f003 0307 	and.w	r3, r3, #7
  400e62:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e64:	697b      	ldr	r3, [r7, #20]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d003      	beq.n	400e72 <usart_set_async_baudrate+0x5a>
  400e6a:	697b      	ldr	r3, [r7, #20]
  400e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e70:	d301      	bcc.n	400e76 <usart_set_async_baudrate+0x5e>
		return 1;
  400e72:	2301      	movs	r3, #1
  400e74:	e00f      	b.n	400e96 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e76:	69fb      	ldr	r3, [r7, #28]
  400e78:	2b08      	cmp	r3, #8
  400e7a:	d105      	bne.n	400e88 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e7c:	68fb      	ldr	r3, [r7, #12]
  400e7e:	685b      	ldr	r3, [r3, #4]
  400e80:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e84:	68fb      	ldr	r3, [r7, #12]
  400e86:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e88:	693b      	ldr	r3, [r7, #16]
  400e8a:	041a      	lsls	r2, r3, #16
  400e8c:	697b      	ldr	r3, [r7, #20]
  400e8e:	431a      	orrs	r2, r3
  400e90:	68fb      	ldr	r3, [r7, #12]
  400e92:	621a      	str	r2, [r3, #32]

	return 0;
  400e94:	2300      	movs	r3, #0
}
  400e96:	4618      	mov	r0, r3
  400e98:	3724      	adds	r7, #36	; 0x24
  400e9a:	46bd      	mov	sp, r7
  400e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea0:	4770      	bx	lr
	...

00400ea4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	b082      	sub	sp, #8
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400eac:	6878      	ldr	r0, [r7, #4]
  400eae:	4b0d      	ldr	r3, [pc, #52]	; (400ee4 <usart_reset+0x40>)
  400eb0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	2200      	movs	r2, #0
  400eb6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400eb8:	687b      	ldr	r3, [r7, #4]
  400eba:	2200      	movs	r2, #0
  400ebc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400ebe:	687b      	ldr	r3, [r7, #4]
  400ec0:	2200      	movs	r2, #0
  400ec2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400ec4:	6878      	ldr	r0, [r7, #4]
  400ec6:	4b08      	ldr	r3, [pc, #32]	; (400ee8 <usart_reset+0x44>)
  400ec8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400eca:	6878      	ldr	r0, [r7, #4]
  400ecc:	4b07      	ldr	r3, [pc, #28]	; (400eec <usart_reset+0x48>)
  400ece:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400ed0:	6878      	ldr	r0, [r7, #4]
  400ed2:	4b07      	ldr	r3, [pc, #28]	; (400ef0 <usart_reset+0x4c>)
  400ed4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ed6:	6878      	ldr	r0, [r7, #4]
  400ed8:	4b06      	ldr	r3, [pc, #24]	; (400ef4 <usart_reset+0x50>)
  400eda:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400edc:	bf00      	nop
  400ede:	3708      	adds	r7, #8
  400ee0:	46bd      	mov	sp, r7
  400ee2:	bd80      	pop	{r7, pc}
  400ee4:	0040109d 	.word	0x0040109d
  400ee8:	00400f97 	.word	0x00400f97
  400eec:	00400fcb 	.word	0x00400fcb
  400ef0:	00400ffd 	.word	0x00400ffd
  400ef4:	00401019 	.word	0x00401019

00400ef8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ef8:	b580      	push	{r7, lr}
  400efa:	b084      	sub	sp, #16
  400efc:	af00      	add	r7, sp, #0
  400efe:	60f8      	str	r0, [r7, #12]
  400f00:	60b9      	str	r1, [r7, #8]
  400f02:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400f04:	68f8      	ldr	r0, [r7, #12]
  400f06:	4b1a      	ldr	r3, [pc, #104]	; (400f70 <usart_init_rs232+0x78>)
  400f08:	4798      	blx	r3

	ul_reg_val = 0;
  400f0a:	4b1a      	ldr	r3, [pc, #104]	; (400f74 <usart_init_rs232+0x7c>)
  400f0c:	2200      	movs	r2, #0
  400f0e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f10:	68bb      	ldr	r3, [r7, #8]
  400f12:	2b00      	cmp	r3, #0
  400f14:	d009      	beq.n	400f2a <usart_init_rs232+0x32>
  400f16:	68bb      	ldr	r3, [r7, #8]
  400f18:	681b      	ldr	r3, [r3, #0]
  400f1a:	687a      	ldr	r2, [r7, #4]
  400f1c:	4619      	mov	r1, r3
  400f1e:	68f8      	ldr	r0, [r7, #12]
  400f20:	4b15      	ldr	r3, [pc, #84]	; (400f78 <usart_init_rs232+0x80>)
  400f22:	4798      	blx	r3
  400f24:	4603      	mov	r3, r0
  400f26:	2b00      	cmp	r3, #0
  400f28:	d001      	beq.n	400f2e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400f2a:	2301      	movs	r3, #1
  400f2c:	e01b      	b.n	400f66 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f2e:	68bb      	ldr	r3, [r7, #8]
  400f30:	685a      	ldr	r2, [r3, #4]
  400f32:	68bb      	ldr	r3, [r7, #8]
  400f34:	689b      	ldr	r3, [r3, #8]
  400f36:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f38:	68bb      	ldr	r3, [r7, #8]
  400f3a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f3c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f3e:	68bb      	ldr	r3, [r7, #8]
  400f40:	68db      	ldr	r3, [r3, #12]
  400f42:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f44:	4b0b      	ldr	r3, [pc, #44]	; (400f74 <usart_init_rs232+0x7c>)
  400f46:	681b      	ldr	r3, [r3, #0]
  400f48:	4313      	orrs	r3, r2
  400f4a:	4a0a      	ldr	r2, [pc, #40]	; (400f74 <usart_init_rs232+0x7c>)
  400f4c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f4e:	4b09      	ldr	r3, [pc, #36]	; (400f74 <usart_init_rs232+0x7c>)
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	4a08      	ldr	r2, [pc, #32]	; (400f74 <usart_init_rs232+0x7c>)
  400f54:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f56:	68fb      	ldr	r3, [r7, #12]
  400f58:	685a      	ldr	r2, [r3, #4]
  400f5a:	4b06      	ldr	r3, [pc, #24]	; (400f74 <usart_init_rs232+0x7c>)
  400f5c:	681b      	ldr	r3, [r3, #0]
  400f5e:	431a      	orrs	r2, r3
  400f60:	68fb      	ldr	r3, [r7, #12]
  400f62:	605a      	str	r2, [r3, #4]

	return 0;
  400f64:	2300      	movs	r3, #0
}
  400f66:	4618      	mov	r0, r3
  400f68:	3710      	adds	r7, #16
  400f6a:	46bd      	mov	sp, r7
  400f6c:	bd80      	pop	{r7, pc}
  400f6e:	bf00      	nop
  400f70:	00400ea5 	.word	0x00400ea5
  400f74:	20400a4c 	.word	0x20400a4c
  400f78:	00400e19 	.word	0x00400e19

00400f7c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f7c:	b480      	push	{r7}
  400f7e:	b083      	sub	sp, #12
  400f80:	af00      	add	r7, sp, #0
  400f82:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f84:	687b      	ldr	r3, [r7, #4]
  400f86:	2240      	movs	r2, #64	; 0x40
  400f88:	601a      	str	r2, [r3, #0]
}
  400f8a:	bf00      	nop
  400f8c:	370c      	adds	r7, #12
  400f8e:	46bd      	mov	sp, r7
  400f90:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f94:	4770      	bx	lr

00400f96 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f96:	b480      	push	{r7}
  400f98:	b083      	sub	sp, #12
  400f9a:	af00      	add	r7, sp, #0
  400f9c:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f9e:	687b      	ldr	r3, [r7, #4]
  400fa0:	2288      	movs	r2, #136	; 0x88
  400fa2:	601a      	str	r2, [r3, #0]
}
  400fa4:	bf00      	nop
  400fa6:	370c      	adds	r7, #12
  400fa8:	46bd      	mov	sp, r7
  400faa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fae:	4770      	bx	lr

00400fb0 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400fb0:	b480      	push	{r7}
  400fb2:	b083      	sub	sp, #12
  400fb4:	af00      	add	r7, sp, #0
  400fb6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	2210      	movs	r2, #16
  400fbc:	601a      	str	r2, [r3, #0]
}
  400fbe:	bf00      	nop
  400fc0:	370c      	adds	r7, #12
  400fc2:	46bd      	mov	sp, r7
  400fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc8:	4770      	bx	lr

00400fca <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400fca:	b480      	push	{r7}
  400fcc:	b083      	sub	sp, #12
  400fce:	af00      	add	r7, sp, #0
  400fd0:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400fd2:	687b      	ldr	r3, [r7, #4]
  400fd4:	2224      	movs	r2, #36	; 0x24
  400fd6:	601a      	str	r2, [r3, #0]
}
  400fd8:	bf00      	nop
  400fda:	370c      	adds	r7, #12
  400fdc:	46bd      	mov	sp, r7
  400fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe2:	4770      	bx	lr

00400fe4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fe4:	b480      	push	{r7}
  400fe6:	b083      	sub	sp, #12
  400fe8:	af00      	add	r7, sp, #0
  400fea:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	695b      	ldr	r3, [r3, #20]
}
  400ff0:	4618      	mov	r0, r3
  400ff2:	370c      	adds	r7, #12
  400ff4:	46bd      	mov	sp, r7
  400ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffa:	4770      	bx	lr

00400ffc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400ffc:	b480      	push	{r7}
  400ffe:	b083      	sub	sp, #12
  401000:	af00      	add	r7, sp, #0
  401002:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401004:	687b      	ldr	r3, [r7, #4]
  401006:	f44f 7280 	mov.w	r2, #256	; 0x100
  40100a:	601a      	str	r2, [r3, #0]
}
  40100c:	bf00      	nop
  40100e:	370c      	adds	r7, #12
  401010:	46bd      	mov	sp, r7
  401012:	f85d 7b04 	ldr.w	r7, [sp], #4
  401016:	4770      	bx	lr

00401018 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401018:	b480      	push	{r7}
  40101a:	b083      	sub	sp, #12
  40101c:	af00      	add	r7, sp, #0
  40101e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401026:	601a      	str	r2, [r3, #0]
}
  401028:	bf00      	nop
  40102a:	370c      	adds	r7, #12
  40102c:	46bd      	mov	sp, r7
  40102e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401032:	4770      	bx	lr

00401034 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401034:	b480      	push	{r7}
  401036:	b083      	sub	sp, #12
  401038:	af00      	add	r7, sp, #0
  40103a:	6078      	str	r0, [r7, #4]
  40103c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	695b      	ldr	r3, [r3, #20]
  401042:	f003 0302 	and.w	r3, r3, #2
  401046:	2b00      	cmp	r3, #0
  401048:	d101      	bne.n	40104e <usart_write+0x1a>
		return 1;
  40104a:	2301      	movs	r3, #1
  40104c:	e005      	b.n	40105a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40104e:	683b      	ldr	r3, [r7, #0]
  401050:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401054:	687b      	ldr	r3, [r7, #4]
  401056:	61da      	str	r2, [r3, #28]
	return 0;
  401058:	2300      	movs	r3, #0
}
  40105a:	4618      	mov	r0, r3
  40105c:	370c      	adds	r7, #12
  40105e:	46bd      	mov	sp, r7
  401060:	f85d 7b04 	ldr.w	r7, [sp], #4
  401064:	4770      	bx	lr

00401066 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401066:	b480      	push	{r7}
  401068:	b083      	sub	sp, #12
  40106a:	af00      	add	r7, sp, #0
  40106c:	6078      	str	r0, [r7, #4]
  40106e:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	695b      	ldr	r3, [r3, #20]
  401074:	f003 0301 	and.w	r3, r3, #1
  401078:	2b00      	cmp	r3, #0
  40107a:	d101      	bne.n	401080 <usart_read+0x1a>
		return 1;
  40107c:	2301      	movs	r3, #1
  40107e:	e006      	b.n	40108e <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	699b      	ldr	r3, [r3, #24]
  401084:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401088:	683b      	ldr	r3, [r7, #0]
  40108a:	601a      	str	r2, [r3, #0]

	return 0;
  40108c:	2300      	movs	r3, #0
}
  40108e:	4618      	mov	r0, r3
  401090:	370c      	adds	r7, #12
  401092:	46bd      	mov	sp, r7
  401094:	f85d 7b04 	ldr.w	r7, [sp], #4
  401098:	4770      	bx	lr
	...

0040109c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40109c:	b480      	push	{r7}
  40109e:	b083      	sub	sp, #12
  4010a0:	af00      	add	r7, sp, #0
  4010a2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010a4:	687b      	ldr	r3, [r7, #4]
  4010a6:	4a04      	ldr	r2, [pc, #16]	; (4010b8 <usart_disable_writeprotect+0x1c>)
  4010a8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4010ac:	bf00      	nop
  4010ae:	370c      	adds	r7, #12
  4010b0:	46bd      	mov	sp, r7
  4010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b6:	4770      	bx	lr
  4010b8:	55534100 	.word	0x55534100

004010bc <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4010bc:	b480      	push	{r7}
  4010be:	b083      	sub	sp, #12
  4010c0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4010c2:	f3ef 8310 	mrs	r3, PRIMASK
  4010c6:	607b      	str	r3, [r7, #4]
  return(result);
  4010c8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4010ca:	2b00      	cmp	r3, #0
  4010cc:	bf0c      	ite	eq
  4010ce:	2301      	moveq	r3, #1
  4010d0:	2300      	movne	r3, #0
  4010d2:	b2db      	uxtb	r3, r3
  4010d4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4010d6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4010d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4010dc:	4b04      	ldr	r3, [pc, #16]	; (4010f0 <cpu_irq_save+0x34>)
  4010de:	2200      	movs	r2, #0
  4010e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4010e2:	683b      	ldr	r3, [r7, #0]
}
  4010e4:	4618      	mov	r0, r3
  4010e6:	370c      	adds	r7, #12
  4010e8:	46bd      	mov	sp, r7
  4010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ee:	4770      	bx	lr
  4010f0:	2040000a 	.word	0x2040000a

004010f4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4010f4:	b480      	push	{r7}
  4010f6:	b083      	sub	sp, #12
  4010f8:	af00      	add	r7, sp, #0
  4010fa:	6078      	str	r0, [r7, #4]
	return (flags);
  4010fc:	687b      	ldr	r3, [r7, #4]
  4010fe:	2b00      	cmp	r3, #0
  401100:	bf14      	ite	ne
  401102:	2301      	movne	r3, #1
  401104:	2300      	moveq	r3, #0
  401106:	b2db      	uxtb	r3, r3
}
  401108:	4618      	mov	r0, r3
  40110a:	370c      	adds	r7, #12
  40110c:	46bd      	mov	sp, r7
  40110e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401112:	4770      	bx	lr

00401114 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401114:	b580      	push	{r7, lr}
  401116:	b082      	sub	sp, #8
  401118:	af00      	add	r7, sp, #0
  40111a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40111c:	6878      	ldr	r0, [r7, #4]
  40111e:	4b07      	ldr	r3, [pc, #28]	; (40113c <cpu_irq_restore+0x28>)
  401120:	4798      	blx	r3
  401122:	4603      	mov	r3, r0
  401124:	2b00      	cmp	r3, #0
  401126:	d005      	beq.n	401134 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401128:	4b05      	ldr	r3, [pc, #20]	; (401140 <cpu_irq_restore+0x2c>)
  40112a:	2201      	movs	r2, #1
  40112c:	701a      	strb	r2, [r3, #0]
  40112e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401132:	b662      	cpsie	i
}
  401134:	bf00      	nop
  401136:	3708      	adds	r7, #8
  401138:	46bd      	mov	sp, r7
  40113a:	bd80      	pop	{r7, pc}
  40113c:	004010f5 	.word	0x004010f5
  401140:	2040000a 	.word	0x2040000a

00401144 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401144:	b580      	push	{r7, lr}
  401146:	b084      	sub	sp, #16
  401148:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40114a:	4b1e      	ldr	r3, [pc, #120]	; (4011c4 <Reset_Handler+0x80>)
  40114c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40114e:	4b1e      	ldr	r3, [pc, #120]	; (4011c8 <Reset_Handler+0x84>)
  401150:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401152:	68fa      	ldr	r2, [r7, #12]
  401154:	68bb      	ldr	r3, [r7, #8]
  401156:	429a      	cmp	r2, r3
  401158:	d00c      	beq.n	401174 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40115a:	e007      	b.n	40116c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40115c:	68bb      	ldr	r3, [r7, #8]
  40115e:	1d1a      	adds	r2, r3, #4
  401160:	60ba      	str	r2, [r7, #8]
  401162:	68fa      	ldr	r2, [r7, #12]
  401164:	1d11      	adds	r1, r2, #4
  401166:	60f9      	str	r1, [r7, #12]
  401168:	6812      	ldr	r2, [r2, #0]
  40116a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40116c:	68bb      	ldr	r3, [r7, #8]
  40116e:	4a17      	ldr	r2, [pc, #92]	; (4011cc <Reset_Handler+0x88>)
  401170:	4293      	cmp	r3, r2
  401172:	d3f3      	bcc.n	40115c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401174:	4b16      	ldr	r3, [pc, #88]	; (4011d0 <Reset_Handler+0x8c>)
  401176:	60bb      	str	r3, [r7, #8]
  401178:	e004      	b.n	401184 <Reset_Handler+0x40>
                *pDest++ = 0;
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	1d1a      	adds	r2, r3, #4
  40117e:	60ba      	str	r2, [r7, #8]
  401180:	2200      	movs	r2, #0
  401182:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401184:	68bb      	ldr	r3, [r7, #8]
  401186:	4a13      	ldr	r2, [pc, #76]	; (4011d4 <Reset_Handler+0x90>)
  401188:	4293      	cmp	r3, r2
  40118a:	d3f6      	bcc.n	40117a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40118c:	4b12      	ldr	r3, [pc, #72]	; (4011d8 <Reset_Handler+0x94>)
  40118e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401190:	4a12      	ldr	r2, [pc, #72]	; (4011dc <Reset_Handler+0x98>)
  401192:	68fb      	ldr	r3, [r7, #12]
  401194:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401198:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40119a:	4b11      	ldr	r3, [pc, #68]	; (4011e0 <Reset_Handler+0x9c>)
  40119c:	4798      	blx	r3
  40119e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4011a0:	4a10      	ldr	r2, [pc, #64]	; (4011e4 <Reset_Handler+0xa0>)
  4011a2:	4b10      	ldr	r3, [pc, #64]	; (4011e4 <Reset_Handler+0xa0>)
  4011a4:	681b      	ldr	r3, [r3, #0]
  4011a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011aa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4011ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011b0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4011b4:	6878      	ldr	r0, [r7, #4]
  4011b6:	4b0c      	ldr	r3, [pc, #48]	; (4011e8 <Reset_Handler+0xa4>)
  4011b8:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4011ba:	4b0c      	ldr	r3, [pc, #48]	; (4011ec <Reset_Handler+0xa8>)
  4011bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4011be:	4b0c      	ldr	r3, [pc, #48]	; (4011f0 <Reset_Handler+0xac>)
  4011c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4011c2:	e7fe      	b.n	4011c2 <Reset_Handler+0x7e>
  4011c4:	004066cc 	.word	0x004066cc
  4011c8:	20400000 	.word	0x20400000
  4011cc:	204009bc 	.word	0x204009bc
  4011d0:	204009bc 	.word	0x204009bc
  4011d4:	20400b58 	.word	0x20400b58
  4011d8:	00400000 	.word	0x00400000
  4011dc:	e000ed00 	.word	0xe000ed00
  4011e0:	004010bd 	.word	0x004010bd
  4011e4:	e000ed88 	.word	0xe000ed88
  4011e8:	00401115 	.word	0x00401115
  4011ec:	00401e65 	.word	0x00401e65
  4011f0:	00401a71 	.word	0x00401a71

004011f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4011f4:	b480      	push	{r7}
  4011f6:	af00      	add	r7, sp, #0
        while (1) {
  4011f8:	e7fe      	b.n	4011f8 <Dummy_Handler+0x4>
	...

004011fc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4011fc:	b480      	push	{r7}
  4011fe:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401200:	4b52      	ldr	r3, [pc, #328]	; (40134c <SystemCoreClockUpdate+0x150>)
  401202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401204:	f003 0303 	and.w	r3, r3, #3
  401208:	2b01      	cmp	r3, #1
  40120a:	d014      	beq.n	401236 <SystemCoreClockUpdate+0x3a>
  40120c:	2b01      	cmp	r3, #1
  40120e:	d302      	bcc.n	401216 <SystemCoreClockUpdate+0x1a>
  401210:	2b02      	cmp	r3, #2
  401212:	d038      	beq.n	401286 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401214:	e07a      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401216:	4b4e      	ldr	r3, [pc, #312]	; (401350 <SystemCoreClockUpdate+0x154>)
  401218:	695b      	ldr	r3, [r3, #20]
  40121a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40121e:	2b00      	cmp	r3, #0
  401220:	d004      	beq.n	40122c <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401222:	4b4c      	ldr	r3, [pc, #304]	; (401354 <SystemCoreClockUpdate+0x158>)
  401224:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401228:	601a      	str	r2, [r3, #0]
    break;
  40122a:	e06f      	b.n	40130c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40122c:	4b49      	ldr	r3, [pc, #292]	; (401354 <SystemCoreClockUpdate+0x158>)
  40122e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401232:	601a      	str	r2, [r3, #0]
    break;
  401234:	e06a      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401236:	4b45      	ldr	r3, [pc, #276]	; (40134c <SystemCoreClockUpdate+0x150>)
  401238:	6a1b      	ldr	r3, [r3, #32]
  40123a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40123e:	2b00      	cmp	r3, #0
  401240:	d003      	beq.n	40124a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401242:	4b44      	ldr	r3, [pc, #272]	; (401354 <SystemCoreClockUpdate+0x158>)
  401244:	4a44      	ldr	r2, [pc, #272]	; (401358 <SystemCoreClockUpdate+0x15c>)
  401246:	601a      	str	r2, [r3, #0]
    break;
  401248:	e060      	b.n	40130c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40124a:	4b42      	ldr	r3, [pc, #264]	; (401354 <SystemCoreClockUpdate+0x158>)
  40124c:	4a43      	ldr	r2, [pc, #268]	; (40135c <SystemCoreClockUpdate+0x160>)
  40124e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401250:	4b3e      	ldr	r3, [pc, #248]	; (40134c <SystemCoreClockUpdate+0x150>)
  401252:	6a1b      	ldr	r3, [r3, #32]
  401254:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401258:	2b10      	cmp	r3, #16
  40125a:	d004      	beq.n	401266 <SystemCoreClockUpdate+0x6a>
  40125c:	2b20      	cmp	r3, #32
  40125e:	d008      	beq.n	401272 <SystemCoreClockUpdate+0x76>
  401260:	2b00      	cmp	r3, #0
  401262:	d00e      	beq.n	401282 <SystemCoreClockUpdate+0x86>
          break;
  401264:	e00e      	b.n	401284 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401266:	4b3b      	ldr	r3, [pc, #236]	; (401354 <SystemCoreClockUpdate+0x158>)
  401268:	681b      	ldr	r3, [r3, #0]
  40126a:	005b      	lsls	r3, r3, #1
  40126c:	4a39      	ldr	r2, [pc, #228]	; (401354 <SystemCoreClockUpdate+0x158>)
  40126e:	6013      	str	r3, [r2, #0]
          break;
  401270:	e008      	b.n	401284 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401272:	4b38      	ldr	r3, [pc, #224]	; (401354 <SystemCoreClockUpdate+0x158>)
  401274:	681a      	ldr	r2, [r3, #0]
  401276:	4613      	mov	r3, r2
  401278:	005b      	lsls	r3, r3, #1
  40127a:	4413      	add	r3, r2
  40127c:	4a35      	ldr	r2, [pc, #212]	; (401354 <SystemCoreClockUpdate+0x158>)
  40127e:	6013      	str	r3, [r2, #0]
          break;
  401280:	e000      	b.n	401284 <SystemCoreClockUpdate+0x88>
          break;
  401282:	bf00      	nop
    break;
  401284:	e042      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401286:	4b31      	ldr	r3, [pc, #196]	; (40134c <SystemCoreClockUpdate+0x150>)
  401288:	6a1b      	ldr	r3, [r3, #32]
  40128a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40128e:	2b00      	cmp	r3, #0
  401290:	d003      	beq.n	40129a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401292:	4b30      	ldr	r3, [pc, #192]	; (401354 <SystemCoreClockUpdate+0x158>)
  401294:	4a30      	ldr	r2, [pc, #192]	; (401358 <SystemCoreClockUpdate+0x15c>)
  401296:	601a      	str	r2, [r3, #0]
  401298:	e01c      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40129a:	4b2e      	ldr	r3, [pc, #184]	; (401354 <SystemCoreClockUpdate+0x158>)
  40129c:	4a2f      	ldr	r2, [pc, #188]	; (40135c <SystemCoreClockUpdate+0x160>)
  40129e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012a0:	4b2a      	ldr	r3, [pc, #168]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012a2:	6a1b      	ldr	r3, [r3, #32]
  4012a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012a8:	2b10      	cmp	r3, #16
  4012aa:	d004      	beq.n	4012b6 <SystemCoreClockUpdate+0xba>
  4012ac:	2b20      	cmp	r3, #32
  4012ae:	d008      	beq.n	4012c2 <SystemCoreClockUpdate+0xc6>
  4012b0:	2b00      	cmp	r3, #0
  4012b2:	d00e      	beq.n	4012d2 <SystemCoreClockUpdate+0xd6>
          break;
  4012b4:	e00e      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4012b6:	4b27      	ldr	r3, [pc, #156]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012b8:	681b      	ldr	r3, [r3, #0]
  4012ba:	005b      	lsls	r3, r3, #1
  4012bc:	4a25      	ldr	r2, [pc, #148]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012be:	6013      	str	r3, [r2, #0]
          break;
  4012c0:	e008      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4012c2:	4b24      	ldr	r3, [pc, #144]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012c4:	681a      	ldr	r2, [r3, #0]
  4012c6:	4613      	mov	r3, r2
  4012c8:	005b      	lsls	r3, r3, #1
  4012ca:	4413      	add	r3, r2
  4012cc:	4a21      	ldr	r2, [pc, #132]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012ce:	6013      	str	r3, [r2, #0]
          break;
  4012d0:	e000      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
          break;
  4012d2:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012d4:	4b1d      	ldr	r3, [pc, #116]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012d8:	f003 0303 	and.w	r3, r3, #3
  4012dc:	2b02      	cmp	r3, #2
  4012de:	d114      	bne.n	40130a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012e0:	4b1a      	ldr	r3, [pc, #104]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012e4:	0c1b      	lsrs	r3, r3, #16
  4012e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4012ea:	3301      	adds	r3, #1
  4012ec:	4a19      	ldr	r2, [pc, #100]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012ee:	6812      	ldr	r2, [r2, #0]
  4012f0:	fb02 f303 	mul.w	r3, r2, r3
  4012f4:	4a17      	ldr	r2, [pc, #92]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012f6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012f8:	4b14      	ldr	r3, [pc, #80]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012fc:	b2db      	uxtb	r3, r3
  4012fe:	4a15      	ldr	r2, [pc, #84]	; (401354 <SystemCoreClockUpdate+0x158>)
  401300:	6812      	ldr	r2, [r2, #0]
  401302:	fbb2 f3f3 	udiv	r3, r2, r3
  401306:	4a13      	ldr	r2, [pc, #76]	; (401354 <SystemCoreClockUpdate+0x158>)
  401308:	6013      	str	r3, [r2, #0]
    break;
  40130a:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40130c:	4b0f      	ldr	r3, [pc, #60]	; (40134c <SystemCoreClockUpdate+0x150>)
  40130e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401310:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401314:	2b70      	cmp	r3, #112	; 0x70
  401316:	d108      	bne.n	40132a <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401318:	4b0e      	ldr	r3, [pc, #56]	; (401354 <SystemCoreClockUpdate+0x158>)
  40131a:	681b      	ldr	r3, [r3, #0]
  40131c:	4a10      	ldr	r2, [pc, #64]	; (401360 <SystemCoreClockUpdate+0x164>)
  40131e:	fba2 2303 	umull	r2, r3, r2, r3
  401322:	085b      	lsrs	r3, r3, #1
  401324:	4a0b      	ldr	r2, [pc, #44]	; (401354 <SystemCoreClockUpdate+0x158>)
  401326:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401328:	e00a      	b.n	401340 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132a:	4b08      	ldr	r3, [pc, #32]	; (40134c <SystemCoreClockUpdate+0x150>)
  40132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40132e:	091b      	lsrs	r3, r3, #4
  401330:	f003 0307 	and.w	r3, r3, #7
  401334:	4a07      	ldr	r2, [pc, #28]	; (401354 <SystemCoreClockUpdate+0x158>)
  401336:	6812      	ldr	r2, [r2, #0]
  401338:	fa22 f303 	lsr.w	r3, r2, r3
  40133c:	4a05      	ldr	r2, [pc, #20]	; (401354 <SystemCoreClockUpdate+0x158>)
  40133e:	6013      	str	r3, [r2, #0]
}
  401340:	bf00      	nop
  401342:	46bd      	mov	sp, r7
  401344:	f85d 7b04 	ldr.w	r7, [sp], #4
  401348:	4770      	bx	lr
  40134a:	bf00      	nop
  40134c:	400e0600 	.word	0x400e0600
  401350:	400e1810 	.word	0x400e1810
  401354:	2040000c 	.word	0x2040000c
  401358:	00b71b00 	.word	0x00b71b00
  40135c:	003d0900 	.word	0x003d0900
  401360:	aaaaaaab 	.word	0xaaaaaaab

00401364 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401364:	b480      	push	{r7}
  401366:	b083      	sub	sp, #12
  401368:	af00      	add	r7, sp, #0
  40136a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40136c:	687b      	ldr	r3, [r7, #4]
  40136e:	4a19      	ldr	r2, [pc, #100]	; (4013d4 <system_init_flash+0x70>)
  401370:	4293      	cmp	r3, r2
  401372:	d804      	bhi.n	40137e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401374:	4b18      	ldr	r3, [pc, #96]	; (4013d8 <system_init_flash+0x74>)
  401376:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40137a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40137c:	e023      	b.n	4013c6 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	4a16      	ldr	r2, [pc, #88]	; (4013dc <system_init_flash+0x78>)
  401382:	4293      	cmp	r3, r2
  401384:	d803      	bhi.n	40138e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401386:	4b14      	ldr	r3, [pc, #80]	; (4013d8 <system_init_flash+0x74>)
  401388:	4a15      	ldr	r2, [pc, #84]	; (4013e0 <system_init_flash+0x7c>)
  40138a:	601a      	str	r2, [r3, #0]
}
  40138c:	e01b      	b.n	4013c6 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40138e:	687b      	ldr	r3, [r7, #4]
  401390:	4a14      	ldr	r2, [pc, #80]	; (4013e4 <system_init_flash+0x80>)
  401392:	4293      	cmp	r3, r2
  401394:	d803      	bhi.n	40139e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401396:	4b10      	ldr	r3, [pc, #64]	; (4013d8 <system_init_flash+0x74>)
  401398:	4a13      	ldr	r2, [pc, #76]	; (4013e8 <system_init_flash+0x84>)
  40139a:	601a      	str	r2, [r3, #0]
}
  40139c:	e013      	b.n	4013c6 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40139e:	687b      	ldr	r3, [r7, #4]
  4013a0:	4a12      	ldr	r2, [pc, #72]	; (4013ec <system_init_flash+0x88>)
  4013a2:	4293      	cmp	r3, r2
  4013a4:	d803      	bhi.n	4013ae <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013a6:	4b0c      	ldr	r3, [pc, #48]	; (4013d8 <system_init_flash+0x74>)
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <system_init_flash+0x8c>)
  4013aa:	601a      	str	r2, [r3, #0]
}
  4013ac:	e00b      	b.n	4013c6 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4013ae:	687b      	ldr	r3, [r7, #4]
  4013b0:	4a10      	ldr	r2, [pc, #64]	; (4013f4 <system_init_flash+0x90>)
  4013b2:	4293      	cmp	r3, r2
  4013b4:	d804      	bhi.n	4013c0 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013b6:	4b08      	ldr	r3, [pc, #32]	; (4013d8 <system_init_flash+0x74>)
  4013b8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013bc:	601a      	str	r2, [r3, #0]
}
  4013be:	e002      	b.n	4013c6 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013c0:	4b05      	ldr	r3, [pc, #20]	; (4013d8 <system_init_flash+0x74>)
  4013c2:	4a0d      	ldr	r2, [pc, #52]	; (4013f8 <system_init_flash+0x94>)
  4013c4:	601a      	str	r2, [r3, #0]
}
  4013c6:	bf00      	nop
  4013c8:	370c      	adds	r7, #12
  4013ca:	46bd      	mov	sp, r7
  4013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013d0:	4770      	bx	lr
  4013d2:	bf00      	nop
  4013d4:	01312cff 	.word	0x01312cff
  4013d8:	400e0c00 	.word	0x400e0c00
  4013dc:	026259ff 	.word	0x026259ff
  4013e0:	04000100 	.word	0x04000100
  4013e4:	039386ff 	.word	0x039386ff
  4013e8:	04000200 	.word	0x04000200
  4013ec:	04c4b3ff 	.word	0x04c4b3ff
  4013f0:	04000300 	.word	0x04000300
  4013f4:	05f5e0ff 	.word	0x05f5e0ff
  4013f8:	04000500 	.word	0x04000500

004013fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4013fc:	b480      	push	{r7}
  4013fe:	b085      	sub	sp, #20
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401404:	4b10      	ldr	r3, [pc, #64]	; (401448 <_sbrk+0x4c>)
  401406:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401408:	4b10      	ldr	r3, [pc, #64]	; (40144c <_sbrk+0x50>)
  40140a:	681b      	ldr	r3, [r3, #0]
  40140c:	2b00      	cmp	r3, #0
  40140e:	d102      	bne.n	401416 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401410:	4b0e      	ldr	r3, [pc, #56]	; (40144c <_sbrk+0x50>)
  401412:	4a0f      	ldr	r2, [pc, #60]	; (401450 <_sbrk+0x54>)
  401414:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401416:	4b0d      	ldr	r3, [pc, #52]	; (40144c <_sbrk+0x50>)
  401418:	681b      	ldr	r3, [r3, #0]
  40141a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40141c:	68ba      	ldr	r2, [r7, #8]
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	441a      	add	r2, r3
  401422:	68fb      	ldr	r3, [r7, #12]
  401424:	429a      	cmp	r2, r3
  401426:	dd02      	ble.n	40142e <_sbrk+0x32>
		return (caddr_t) -1;	
  401428:	f04f 33ff 	mov.w	r3, #4294967295
  40142c:	e006      	b.n	40143c <_sbrk+0x40>
	}

	heap += incr;
  40142e:	4b07      	ldr	r3, [pc, #28]	; (40144c <_sbrk+0x50>)
  401430:	681a      	ldr	r2, [r3, #0]
  401432:	687b      	ldr	r3, [r7, #4]
  401434:	4413      	add	r3, r2
  401436:	4a05      	ldr	r2, [pc, #20]	; (40144c <_sbrk+0x50>)
  401438:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40143a:	68bb      	ldr	r3, [r7, #8]
}
  40143c:	4618      	mov	r0, r3
  40143e:	3714      	adds	r7, #20
  401440:	46bd      	mov	sp, r7
  401442:	f85d 7b04 	ldr.w	r7, [sp], #4
  401446:	4770      	bx	lr
  401448:	2045fffc 	.word	0x2045fffc
  40144c:	20400a50 	.word	0x20400a50
  401450:	20402d58 	.word	0x20402d58

00401454 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401454:	b480      	push	{r7}
  401456:	b083      	sub	sp, #12
  401458:	af00      	add	r7, sp, #0
  40145a:	4603      	mov	r3, r0
  40145c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40145e:	4909      	ldr	r1, [pc, #36]	; (401484 <NVIC_EnableIRQ+0x30>)
  401460:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401464:	095b      	lsrs	r3, r3, #5
  401466:	79fa      	ldrb	r2, [r7, #7]
  401468:	f002 021f 	and.w	r2, r2, #31
  40146c:	2001      	movs	r0, #1
  40146e:	fa00 f202 	lsl.w	r2, r0, r2
  401472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401476:	bf00      	nop
  401478:	370c      	adds	r7, #12
  40147a:	46bd      	mov	sp, r7
  40147c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401480:	4770      	bx	lr
  401482:	bf00      	nop
  401484:	e000e100 	.word	0xe000e100

00401488 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401488:	b480      	push	{r7}
  40148a:	b083      	sub	sp, #12
  40148c:	af00      	add	r7, sp, #0
  40148e:	4603      	mov	r3, r0
  401490:	6039      	str	r1, [r7, #0]
  401492:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401494:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401498:	2b00      	cmp	r3, #0
  40149a:	da0b      	bge.n	4014b4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40149c:	490d      	ldr	r1, [pc, #52]	; (4014d4 <NVIC_SetPriority+0x4c>)
  40149e:	79fb      	ldrb	r3, [r7, #7]
  4014a0:	f003 030f 	and.w	r3, r3, #15
  4014a4:	3b04      	subs	r3, #4
  4014a6:	683a      	ldr	r2, [r7, #0]
  4014a8:	b2d2      	uxtb	r2, r2
  4014aa:	0152      	lsls	r2, r2, #5
  4014ac:	b2d2      	uxtb	r2, r2
  4014ae:	440b      	add	r3, r1
  4014b0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4014b2:	e009      	b.n	4014c8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4014b4:	4908      	ldr	r1, [pc, #32]	; (4014d8 <NVIC_SetPriority+0x50>)
  4014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4014ba:	683a      	ldr	r2, [r7, #0]
  4014bc:	b2d2      	uxtb	r2, r2
  4014be:	0152      	lsls	r2, r2, #5
  4014c0:	b2d2      	uxtb	r2, r2
  4014c2:	440b      	add	r3, r1
  4014c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4014c8:	bf00      	nop
  4014ca:	370c      	adds	r7, #12
  4014cc:	46bd      	mov	sp, r7
  4014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d2:	4770      	bx	lr
  4014d4:	e000ed00 	.word	0xe000ed00
  4014d8:	e000e100 	.word	0xe000e100

004014dc <osc_get_rate>:
{
  4014dc:	b480      	push	{r7}
  4014de:	b083      	sub	sp, #12
  4014e0:	af00      	add	r7, sp, #0
  4014e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014e4:	687b      	ldr	r3, [r7, #4]
  4014e6:	2b07      	cmp	r3, #7
  4014e8:	d825      	bhi.n	401536 <osc_get_rate+0x5a>
  4014ea:	a201      	add	r2, pc, #4	; (adr r2, 4014f0 <osc_get_rate+0x14>)
  4014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014f0:	00401511 	.word	0x00401511
  4014f4:	00401517 	.word	0x00401517
  4014f8:	0040151d 	.word	0x0040151d
  4014fc:	00401523 	.word	0x00401523
  401500:	00401527 	.word	0x00401527
  401504:	0040152b 	.word	0x0040152b
  401508:	0040152f 	.word	0x0040152f
  40150c:	00401533 	.word	0x00401533
		return OSC_SLCK_32K_RC_HZ;
  401510:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401514:	e010      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40151a:	e00d      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40151c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401520:	e00a      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401522:	4b08      	ldr	r3, [pc, #32]	; (401544 <osc_get_rate+0x68>)
  401524:	e008      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401526:	4b08      	ldr	r3, [pc, #32]	; (401548 <osc_get_rate+0x6c>)
  401528:	e006      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40152a:	4b08      	ldr	r3, [pc, #32]	; (40154c <osc_get_rate+0x70>)
  40152c:	e004      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40152e:	4b07      	ldr	r3, [pc, #28]	; (40154c <osc_get_rate+0x70>)
  401530:	e002      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401532:	4b06      	ldr	r3, [pc, #24]	; (40154c <osc_get_rate+0x70>)
  401534:	e000      	b.n	401538 <osc_get_rate+0x5c>
	return 0;
  401536:	2300      	movs	r3, #0
}
  401538:	4618      	mov	r0, r3
  40153a:	370c      	adds	r7, #12
  40153c:	46bd      	mov	sp, r7
  40153e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401542:	4770      	bx	lr
  401544:	003d0900 	.word	0x003d0900
  401548:	007a1200 	.word	0x007a1200
  40154c:	00b71b00 	.word	0x00b71b00

00401550 <sysclk_get_main_hz>:
{
  401550:	b580      	push	{r7, lr}
  401552:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401554:	2006      	movs	r0, #6
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <sysclk_get_main_hz+0x1c>)
  401558:	4798      	blx	r3
  40155a:	4602      	mov	r2, r0
  40155c:	4613      	mov	r3, r2
  40155e:	009b      	lsls	r3, r3, #2
  401560:	4413      	add	r3, r2
  401562:	009a      	lsls	r2, r3, #2
  401564:	4413      	add	r3, r2
}
  401566:	4618      	mov	r0, r3
  401568:	bd80      	pop	{r7, pc}
  40156a:	bf00      	nop
  40156c:	004014dd 	.word	0x004014dd

00401570 <sysclk_get_cpu_hz>:
{
  401570:	b580      	push	{r7, lr}
  401572:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401574:	4b02      	ldr	r3, [pc, #8]	; (401580 <sysclk_get_cpu_hz+0x10>)
  401576:	4798      	blx	r3
  401578:	4603      	mov	r3, r0
}
  40157a:	4618      	mov	r0, r3
  40157c:	bd80      	pop	{r7, pc}
  40157e:	bf00      	nop
  401580:	00401551 	.word	0x00401551

00401584 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401584:	b580      	push	{r7, lr}
  401586:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401588:	4b02      	ldr	r3, [pc, #8]	; (401594 <sysclk_get_peripheral_hz+0x10>)
  40158a:	4798      	blx	r3
  40158c:	4603      	mov	r3, r0
  40158e:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401590:	4618      	mov	r0, r3
  401592:	bd80      	pop	{r7, pc}
  401594:	00401551 	.word	0x00401551

00401598 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401598:	b580      	push	{r7, lr}
  40159a:	b082      	sub	sp, #8
  40159c:	af00      	add	r7, sp, #0
  40159e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4015a0:	6878      	ldr	r0, [r7, #4]
  4015a2:	4b03      	ldr	r3, [pc, #12]	; (4015b0 <sysclk_enable_peripheral_clock+0x18>)
  4015a4:	4798      	blx	r3
}
  4015a6:	bf00      	nop
  4015a8:	3708      	adds	r7, #8
  4015aa:	46bd      	mov	sp, r7
  4015ac:	bd80      	pop	{r7, pc}
  4015ae:	bf00      	nop
  4015b0:	00400d0d 	.word	0x00400d0d

004015b4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4015b4:	b580      	push	{r7, lr}
  4015b6:	b082      	sub	sp, #8
  4015b8:	af00      	add	r7, sp, #0
  4015ba:	6078      	str	r0, [r7, #4]
  4015bc:	460b      	mov	r3, r1
  4015be:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	4a36      	ldr	r2, [pc, #216]	; (40169c <usart_serial_putchar+0xe8>)
  4015c4:	4293      	cmp	r3, r2
  4015c6:	d10a      	bne.n	4015de <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015c8:	bf00      	nop
  4015ca:	78fb      	ldrb	r3, [r7, #3]
  4015cc:	4619      	mov	r1, r3
  4015ce:	6878      	ldr	r0, [r7, #4]
  4015d0:	4b33      	ldr	r3, [pc, #204]	; (4016a0 <usart_serial_putchar+0xec>)
  4015d2:	4798      	blx	r3
  4015d4:	4603      	mov	r3, r0
  4015d6:	2b00      	cmp	r3, #0
  4015d8:	d1f7      	bne.n	4015ca <usart_serial_putchar+0x16>
		return 1;
  4015da:	2301      	movs	r3, #1
  4015dc:	e05a      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	4a30      	ldr	r2, [pc, #192]	; (4016a4 <usart_serial_putchar+0xf0>)
  4015e2:	4293      	cmp	r3, r2
  4015e4:	d10a      	bne.n	4015fc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015e6:	bf00      	nop
  4015e8:	78fb      	ldrb	r3, [r7, #3]
  4015ea:	4619      	mov	r1, r3
  4015ec:	6878      	ldr	r0, [r7, #4]
  4015ee:	4b2c      	ldr	r3, [pc, #176]	; (4016a0 <usart_serial_putchar+0xec>)
  4015f0:	4798      	blx	r3
  4015f2:	4603      	mov	r3, r0
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	d1f7      	bne.n	4015e8 <usart_serial_putchar+0x34>
		return 1;
  4015f8:	2301      	movs	r3, #1
  4015fa:	e04b      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4015fc:	687b      	ldr	r3, [r7, #4]
  4015fe:	4a2a      	ldr	r2, [pc, #168]	; (4016a8 <usart_serial_putchar+0xf4>)
  401600:	4293      	cmp	r3, r2
  401602:	d10a      	bne.n	40161a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401604:	bf00      	nop
  401606:	78fb      	ldrb	r3, [r7, #3]
  401608:	4619      	mov	r1, r3
  40160a:	6878      	ldr	r0, [r7, #4]
  40160c:	4b24      	ldr	r3, [pc, #144]	; (4016a0 <usart_serial_putchar+0xec>)
  40160e:	4798      	blx	r3
  401610:	4603      	mov	r3, r0
  401612:	2b00      	cmp	r3, #0
  401614:	d1f7      	bne.n	401606 <usart_serial_putchar+0x52>
		return 1;
  401616:	2301      	movs	r3, #1
  401618:	e03c      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40161a:	687b      	ldr	r3, [r7, #4]
  40161c:	4a23      	ldr	r2, [pc, #140]	; (4016ac <usart_serial_putchar+0xf8>)
  40161e:	4293      	cmp	r3, r2
  401620:	d10a      	bne.n	401638 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401622:	bf00      	nop
  401624:	78fb      	ldrb	r3, [r7, #3]
  401626:	4619      	mov	r1, r3
  401628:	6878      	ldr	r0, [r7, #4]
  40162a:	4b1d      	ldr	r3, [pc, #116]	; (4016a0 <usart_serial_putchar+0xec>)
  40162c:	4798      	blx	r3
  40162e:	4603      	mov	r3, r0
  401630:	2b00      	cmp	r3, #0
  401632:	d1f7      	bne.n	401624 <usart_serial_putchar+0x70>
		return 1;
  401634:	2301      	movs	r3, #1
  401636:	e02d      	b.n	401694 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401638:	687b      	ldr	r3, [r7, #4]
  40163a:	4a1d      	ldr	r2, [pc, #116]	; (4016b0 <usart_serial_putchar+0xfc>)
  40163c:	4293      	cmp	r3, r2
  40163e:	d10a      	bne.n	401656 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401640:	bf00      	nop
  401642:	78fb      	ldrb	r3, [r7, #3]
  401644:	4619      	mov	r1, r3
  401646:	6878      	ldr	r0, [r7, #4]
  401648:	4b1a      	ldr	r3, [pc, #104]	; (4016b4 <usart_serial_putchar+0x100>)
  40164a:	4798      	blx	r3
  40164c:	4603      	mov	r3, r0
  40164e:	2b00      	cmp	r3, #0
  401650:	d1f7      	bne.n	401642 <usart_serial_putchar+0x8e>
		return 1;
  401652:	2301      	movs	r3, #1
  401654:	e01e      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401656:	687b      	ldr	r3, [r7, #4]
  401658:	4a17      	ldr	r2, [pc, #92]	; (4016b8 <usart_serial_putchar+0x104>)
  40165a:	4293      	cmp	r3, r2
  40165c:	d10a      	bne.n	401674 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40165e:	bf00      	nop
  401660:	78fb      	ldrb	r3, [r7, #3]
  401662:	4619      	mov	r1, r3
  401664:	6878      	ldr	r0, [r7, #4]
  401666:	4b13      	ldr	r3, [pc, #76]	; (4016b4 <usart_serial_putchar+0x100>)
  401668:	4798      	blx	r3
  40166a:	4603      	mov	r3, r0
  40166c:	2b00      	cmp	r3, #0
  40166e:	d1f7      	bne.n	401660 <usart_serial_putchar+0xac>
		return 1;
  401670:	2301      	movs	r3, #1
  401672:	e00f      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	4a11      	ldr	r2, [pc, #68]	; (4016bc <usart_serial_putchar+0x108>)
  401678:	4293      	cmp	r3, r2
  40167a:	d10a      	bne.n	401692 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40167c:	bf00      	nop
  40167e:	78fb      	ldrb	r3, [r7, #3]
  401680:	4619      	mov	r1, r3
  401682:	6878      	ldr	r0, [r7, #4]
  401684:	4b0b      	ldr	r3, [pc, #44]	; (4016b4 <usart_serial_putchar+0x100>)
  401686:	4798      	blx	r3
  401688:	4603      	mov	r3, r0
  40168a:	2b00      	cmp	r3, #0
  40168c:	d1f7      	bne.n	40167e <usart_serial_putchar+0xca>
		return 1;
  40168e:	2301      	movs	r3, #1
  401690:	e000      	b.n	401694 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401692:	2300      	movs	r3, #0
}
  401694:	4618      	mov	r0, r3
  401696:	3708      	adds	r7, #8
  401698:	46bd      	mov	sp, r7
  40169a:	bd80      	pop	{r7, pc}
  40169c:	400e0800 	.word	0x400e0800
  4016a0:	00400db7 	.word	0x00400db7
  4016a4:	400e0a00 	.word	0x400e0a00
  4016a8:	400e1a00 	.word	0x400e1a00
  4016ac:	400e1c00 	.word	0x400e1c00
  4016b0:	40024000 	.word	0x40024000
  4016b4:	00401035 	.word	0x00401035
  4016b8:	40028000 	.word	0x40028000
  4016bc:	4002c000 	.word	0x4002c000

004016c0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4016c0:	b580      	push	{r7, lr}
  4016c2:	b084      	sub	sp, #16
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
  4016c8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4016ca:	2300      	movs	r3, #0
  4016cc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4016ce:	687b      	ldr	r3, [r7, #4]
  4016d0:	4a34      	ldr	r2, [pc, #208]	; (4017a4 <usart_serial_getchar+0xe4>)
  4016d2:	4293      	cmp	r3, r2
  4016d4:	d107      	bne.n	4016e6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4016d6:	bf00      	nop
  4016d8:	6839      	ldr	r1, [r7, #0]
  4016da:	6878      	ldr	r0, [r7, #4]
  4016dc:	4b32      	ldr	r3, [pc, #200]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016de:	4798      	blx	r3
  4016e0:	4603      	mov	r3, r0
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d1f8      	bne.n	4016d8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	4a30      	ldr	r2, [pc, #192]	; (4017ac <usart_serial_getchar+0xec>)
  4016ea:	4293      	cmp	r3, r2
  4016ec:	d107      	bne.n	4016fe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4016ee:	bf00      	nop
  4016f0:	6839      	ldr	r1, [r7, #0]
  4016f2:	6878      	ldr	r0, [r7, #4]
  4016f4:	4b2c      	ldr	r3, [pc, #176]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016f6:	4798      	blx	r3
  4016f8:	4603      	mov	r3, r0
  4016fa:	2b00      	cmp	r3, #0
  4016fc:	d1f8      	bne.n	4016f0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	4a2b      	ldr	r2, [pc, #172]	; (4017b0 <usart_serial_getchar+0xf0>)
  401702:	4293      	cmp	r3, r2
  401704:	d107      	bne.n	401716 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401706:	bf00      	nop
  401708:	6839      	ldr	r1, [r7, #0]
  40170a:	6878      	ldr	r0, [r7, #4]
  40170c:	4b26      	ldr	r3, [pc, #152]	; (4017a8 <usart_serial_getchar+0xe8>)
  40170e:	4798      	blx	r3
  401710:	4603      	mov	r3, r0
  401712:	2b00      	cmp	r3, #0
  401714:	d1f8      	bne.n	401708 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	4a26      	ldr	r2, [pc, #152]	; (4017b4 <usart_serial_getchar+0xf4>)
  40171a:	4293      	cmp	r3, r2
  40171c:	d107      	bne.n	40172e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40171e:	bf00      	nop
  401720:	6839      	ldr	r1, [r7, #0]
  401722:	6878      	ldr	r0, [r7, #4]
  401724:	4b20      	ldr	r3, [pc, #128]	; (4017a8 <usart_serial_getchar+0xe8>)
  401726:	4798      	blx	r3
  401728:	4603      	mov	r3, r0
  40172a:	2b00      	cmp	r3, #0
  40172c:	d1f8      	bne.n	401720 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40172e:	687b      	ldr	r3, [r7, #4]
  401730:	4a21      	ldr	r2, [pc, #132]	; (4017b8 <usart_serial_getchar+0xf8>)
  401732:	4293      	cmp	r3, r2
  401734:	d10d      	bne.n	401752 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401736:	bf00      	nop
  401738:	f107 030c 	add.w	r3, r7, #12
  40173c:	4619      	mov	r1, r3
  40173e:	6878      	ldr	r0, [r7, #4]
  401740:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <usart_serial_getchar+0xfc>)
  401742:	4798      	blx	r3
  401744:	4603      	mov	r3, r0
  401746:	2b00      	cmp	r3, #0
  401748:	d1f6      	bne.n	401738 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40174a:	68fb      	ldr	r3, [r7, #12]
  40174c:	b2da      	uxtb	r2, r3
  40174e:	683b      	ldr	r3, [r7, #0]
  401750:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401752:	687b      	ldr	r3, [r7, #4]
  401754:	4a1a      	ldr	r2, [pc, #104]	; (4017c0 <usart_serial_getchar+0x100>)
  401756:	4293      	cmp	r3, r2
  401758:	d10d      	bne.n	401776 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40175a:	bf00      	nop
  40175c:	f107 030c 	add.w	r3, r7, #12
  401760:	4619      	mov	r1, r3
  401762:	6878      	ldr	r0, [r7, #4]
  401764:	4b15      	ldr	r3, [pc, #84]	; (4017bc <usart_serial_getchar+0xfc>)
  401766:	4798      	blx	r3
  401768:	4603      	mov	r3, r0
  40176a:	2b00      	cmp	r3, #0
  40176c:	d1f6      	bne.n	40175c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40176e:	68fb      	ldr	r3, [r7, #12]
  401770:	b2da      	uxtb	r2, r3
  401772:	683b      	ldr	r3, [r7, #0]
  401774:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401776:	687b      	ldr	r3, [r7, #4]
  401778:	4a12      	ldr	r2, [pc, #72]	; (4017c4 <usart_serial_getchar+0x104>)
  40177a:	4293      	cmp	r3, r2
  40177c:	d10d      	bne.n	40179a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40177e:	bf00      	nop
  401780:	f107 030c 	add.w	r3, r7, #12
  401784:	4619      	mov	r1, r3
  401786:	6878      	ldr	r0, [r7, #4]
  401788:	4b0c      	ldr	r3, [pc, #48]	; (4017bc <usart_serial_getchar+0xfc>)
  40178a:	4798      	blx	r3
  40178c:	4603      	mov	r3, r0
  40178e:	2b00      	cmp	r3, #0
  401790:	d1f6      	bne.n	401780 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401792:	68fb      	ldr	r3, [r7, #12]
  401794:	b2da      	uxtb	r2, r3
  401796:	683b      	ldr	r3, [r7, #0]
  401798:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40179a:	bf00      	nop
  40179c:	3710      	adds	r7, #16
  40179e:	46bd      	mov	sp, r7
  4017a0:	bd80      	pop	{r7, pc}
  4017a2:	bf00      	nop
  4017a4:	400e0800 	.word	0x400e0800
  4017a8:	00400de7 	.word	0x00400de7
  4017ac:	400e0a00 	.word	0x400e0a00
  4017b0:	400e1a00 	.word	0x400e1a00
  4017b4:	400e1c00 	.word	0x400e1c00
  4017b8:	40024000 	.word	0x40024000
  4017bc:	00401067 	.word	0x00401067
  4017c0:	40028000 	.word	0x40028000
  4017c4:	4002c000 	.word	0x4002c000

004017c8 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4017c8:	b580      	push	{r7, lr}
  4017ca:	b082      	sub	sp, #8
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	6078      	str	r0, [r7, #4]
  4017d0:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4017d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017d6:	4806      	ldr	r0, [pc, #24]	; (4017f0 <Button1_Handler+0x28>)
  4017d8:	4b06      	ldr	r3, [pc, #24]	; (4017f4 <Button1_Handler+0x2c>)
  4017da:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4017dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017e0:	4805      	ldr	r0, [pc, #20]	; (4017f8 <Button1_Handler+0x30>)
  4017e2:	4b04      	ldr	r3, [pc, #16]	; (4017f4 <Button1_Handler+0x2c>)
  4017e4:	4798      	blx	r3
}
  4017e6:	bf00      	nop
  4017e8:	3708      	adds	r7, #8
  4017ea:	46bd      	mov	sp, r7
  4017ec:	bd80      	pop	{r7, pc}
  4017ee:	bf00      	nop
  4017f0:	400e1400 	.word	0x400e1400
  4017f4:	00401839 	.word	0x00401839
  4017f8:	400e1200 	.word	0x400e1200

004017fc <USART1_Handler>:

void USART1_Handler(void){
  4017fc:	b580      	push	{r7, lr}
  4017fe:	b082      	sub	sp, #8
  401800:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  401802:	4809      	ldr	r0, [pc, #36]	; (401828 <USART1_Handler+0x2c>)
  401804:	4b09      	ldr	r3, [pc, #36]	; (40182c <USART1_Handler+0x30>)
  401806:	4798      	blx	r3
  401808:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  uint8_t f;
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	f003 0301 	and.w	r3, r3, #1
  401810:	2b00      	cmp	r3, #0
  401812:	d004      	beq.n	40181e <USART1_Handler+0x22>
	f = usart_gets(bufferRX);
  401814:	4806      	ldr	r0, [pc, #24]	; (401830 <USART1_Handler+0x34>)
  401816:	4b07      	ldr	r3, [pc, #28]	; (401834 <USART1_Handler+0x38>)
  401818:	4798      	blx	r3
  40181a:	4603      	mov	r3, r0
  40181c:	70fb      	strb	r3, [r7, #3]
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
  }
}
  40181e:	bf00      	nop
  401820:	3708      	adds	r7, #8
  401822:	46bd      	mov	sp, r7
  401824:	bd80      	pop	{r7, pc}
  401826:	bf00      	nop
  401828:	40028000 	.word	0x40028000
  40182c:	00400fe5 	.word	0x00400fe5
  401830:	20400a8c 	.word	0x20400a8c
  401834:	00401a1d 	.word	0x00401a1d

00401838 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401838:	b580      	push	{r7, lr}
  40183a:	b082      	sub	sp, #8
  40183c:	af00      	add	r7, sp, #0
  40183e:	6078      	str	r0, [r7, #4]
  401840:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401842:	6839      	ldr	r1, [r7, #0]
  401844:	6878      	ldr	r0, [r7, #4]
  401846:	4b09      	ldr	r3, [pc, #36]	; (40186c <pin_toggle+0x34>)
  401848:	4798      	blx	r3
  40184a:	4603      	mov	r3, r0
  40184c:	2b00      	cmp	r3, #0
  40184e:	d004      	beq.n	40185a <pin_toggle+0x22>
    pio_clear(pio, mask);
  401850:	6839      	ldr	r1, [r7, #0]
  401852:	6878      	ldr	r0, [r7, #4]
  401854:	4b06      	ldr	r3, [pc, #24]	; (401870 <pin_toggle+0x38>)
  401856:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401858:	e003      	b.n	401862 <pin_toggle+0x2a>
    pio_set(pio,mask);
  40185a:	6839      	ldr	r1, [r7, #0]
  40185c:	6878      	ldr	r0, [r7, #4]
  40185e:	4b05      	ldr	r3, [pc, #20]	; (401874 <pin_toggle+0x3c>)
  401860:	4798      	blx	r3
}
  401862:	bf00      	nop
  401864:	3708      	adds	r7, #8
  401866:	46bd      	mov	sp, r7
  401868:	bd80      	pop	{r7, pc}
  40186a:	bf00      	nop
  40186c:	00400781 	.word	0x00400781
  401870:	00400571 	.word	0x00400571
  401874:	00400555 	.word	0x00400555

00401878 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401878:	b590      	push	{r4, r7, lr}
  40187a:	b083      	sub	sp, #12
  40187c:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40187e:	200a      	movs	r0, #10
  401880:	4b10      	ldr	r3, [pc, #64]	; (4018c4 <BUT_init+0x4c>)
  401882:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401884:	2209      	movs	r2, #9
  401886:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40188a:	480f      	ldr	r0, [pc, #60]	; (4018c8 <BUT_init+0x50>)
  40188c:	4b0f      	ldr	r3, [pc, #60]	; (4018cc <BUT_init+0x54>)
  40188e:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401890:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401894:	480c      	ldr	r0, [pc, #48]	; (4018c8 <BUT_init+0x50>)
  401896:	4b0e      	ldr	r3, [pc, #56]	; (4018d0 <BUT_init+0x58>)
  401898:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  40189a:	4b0e      	ldr	r3, [pc, #56]	; (4018d4 <BUT_init+0x5c>)
  40189c:	9300      	str	r3, [sp, #0]
  40189e:	2350      	movs	r3, #80	; 0x50
  4018a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4018a4:	210a      	movs	r1, #10
  4018a6:	4808      	ldr	r0, [pc, #32]	; (4018c8 <BUT_init+0x50>)
  4018a8:	4c0b      	ldr	r4, [pc, #44]	; (4018d8 <BUT_init+0x60>)
  4018aa:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4018ac:	200a      	movs	r0, #10
  4018ae:	4b0b      	ldr	r3, [pc, #44]	; (4018dc <BUT_init+0x64>)
  4018b0:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4018b2:	2101      	movs	r1, #1
  4018b4:	200a      	movs	r0, #10
  4018b6:	4b0a      	ldr	r3, [pc, #40]	; (4018e0 <BUT_init+0x68>)
  4018b8:	4798      	blx	r3
};
  4018ba:	bf00      	nop
  4018bc:	3704      	adds	r7, #4
  4018be:	46bd      	mov	sp, r7
  4018c0:	bd90      	pop	{r4, r7, pc}
  4018c2:	bf00      	nop
  4018c4:	00400d0d 	.word	0x00400d0d
  4018c8:	400e0e00 	.word	0x400e0e00
  4018cc:	0040069d 	.word	0x0040069d
  4018d0:	00400815 	.word	0x00400815
  4018d4:	004017c9 	.word	0x004017c9
  4018d8:	00400931 	.word	0x00400931
  4018dc:	00401455 	.word	0x00401455
  4018e0:	00401489 	.word	0x00401489

004018e4 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4018e4:	b590      	push	{r4, r7, lr}
  4018e6:	b085      	sub	sp, #20
  4018e8:	af02      	add	r7, sp, #8
  4018ea:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4018ec:	200c      	movs	r0, #12
  4018ee:	4b07      	ldr	r3, [pc, #28]	; (40190c <LED_init+0x28>)
  4018f0:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4018f2:	687a      	ldr	r2, [r7, #4]
  4018f4:	2300      	movs	r3, #0
  4018f6:	9300      	str	r3, [sp, #0]
  4018f8:	2300      	movs	r3, #0
  4018fa:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018fe:	4804      	ldr	r0, [pc, #16]	; (401910 <LED_init+0x2c>)
  401900:	4c04      	ldr	r4, [pc, #16]	; (401914 <LED_init+0x30>)
  401902:	47a0      	blx	r4
};
  401904:	bf00      	nop
  401906:	370c      	adds	r7, #12
  401908:	46bd      	mov	sp, r7
  40190a:	bd90      	pop	{r4, r7, pc}
  40190c:	00400d0d 	.word	0x00400d0d
  401910:	400e1200 	.word	0x400e1200
  401914:	0040071d 	.word	0x0040071d

00401918 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401918:	b580      	push	{r7, lr}
  40191a:	b086      	sub	sp, #24
  40191c:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  40191e:	200b      	movs	r0, #11
  401920:	4b1f      	ldr	r3, [pc, #124]	; (4019a0 <USART1_init+0x88>)
  401922:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401924:	200a      	movs	r0, #10
  401926:	4b1e      	ldr	r3, [pc, #120]	; (4019a0 <USART1_init+0x88>)
  401928:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  40192a:	2210      	movs	r2, #16
  40192c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401930:	481c      	ldr	r0, [pc, #112]	; (4019a4 <USART1_init+0x8c>)
  401932:	4b1d      	ldr	r3, [pc, #116]	; (4019a8 <USART1_init+0x90>)
  401934:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401936:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40193a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40193e:	481b      	ldr	r0, [pc, #108]	; (4019ac <USART1_init+0x94>)
  401940:	4b19      	ldr	r3, [pc, #100]	; (4019a8 <USART1_init+0x90>)
  401942:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401944:	4a1a      	ldr	r2, [pc, #104]	; (4019b0 <USART1_init+0x98>)
  401946:	4b1a      	ldr	r3, [pc, #104]	; (4019b0 <USART1_init+0x98>)
  401948:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  40194c:	f043 0310 	orr.w	r3, r3, #16
  401950:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401954:	463b      	mov	r3, r7
  401956:	2200      	movs	r2, #0
  401958:	601a      	str	r2, [r3, #0]
  40195a:	605a      	str	r2, [r3, #4]
  40195c:	609a      	str	r2, [r3, #8]
  40195e:	60da      	str	r2, [r3, #12]
  401960:	611a      	str	r2, [r3, #16]
  401962:	615a      	str	r2, [r3, #20]
  401964:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401968:	603b      	str	r3, [r7, #0]
  40196a:	23c0      	movs	r3, #192	; 0xc0
  40196c:	607b      	str	r3, [r7, #4]
  40196e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401972:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401974:	200e      	movs	r0, #14
  401976:	4b0a      	ldr	r3, [pc, #40]	; (4019a0 <USART1_init+0x88>)
  401978:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  40197a:	4b0e      	ldr	r3, [pc, #56]	; (4019b4 <USART1_init+0x9c>)
  40197c:	4798      	blx	r3
  40197e:	4602      	mov	r2, r0
  401980:	463b      	mov	r3, r7
  401982:	4619      	mov	r1, r3
  401984:	480c      	ldr	r0, [pc, #48]	; (4019b8 <USART1_init+0xa0>)
  401986:	4b0d      	ldr	r3, [pc, #52]	; (4019bc <USART1_init+0xa4>)
  401988:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  40198a:	480b      	ldr	r0, [pc, #44]	; (4019b8 <USART1_init+0xa0>)
  40198c:	4b0c      	ldr	r3, [pc, #48]	; (4019c0 <USART1_init+0xa8>)
  40198e:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401990:	4809      	ldr	r0, [pc, #36]	; (4019b8 <USART1_init+0xa0>)
  401992:	4b0c      	ldr	r3, [pc, #48]	; (4019c4 <USART1_init+0xac>)
  401994:	4798      	blx	r3
 }
  401996:	bf00      	nop
  401998:	3718      	adds	r7, #24
  40199a:	46bd      	mov	sp, r7
  40199c:	bd80      	pop	{r7, pc}
  40199e:	bf00      	nop
  4019a0:	00401599 	.word	0x00401599
  4019a4:	400e1000 	.word	0x400e1000
  4019a8:	0040058d 	.word	0x0040058d
  4019ac:	400e0e00 	.word	0x400e0e00
  4019b0:	40088000 	.word	0x40088000
  4019b4:	00401585 	.word	0x00401585
  4019b8:	40028000 	.word	0x40028000
  4019bc:	00400ef9 	.word	0x00400ef9
  4019c0:	00400f7d 	.word	0x00400f7d
  4019c4:	00400fb1 	.word	0x00400fb1

004019c8 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4019c8:	b580      	push	{r7, lr}
  4019ca:	b084      	sub	sp, #16
  4019cc:	af00      	add	r7, sp, #0
  4019ce:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
  4019d0:	2300      	movs	r3, #0
  4019d2:	60fb      	str	r3, [r7, #12]
	while(pstring[i]!=NULL){
  4019d4:	e011      	b.n	4019fa <usart_puts+0x32>
		usart_serial_putchar(USART1,pstring[i]);
  4019d6:	687a      	ldr	r2, [r7, #4]
  4019d8:	68fb      	ldr	r3, [r7, #12]
  4019da:	4413      	add	r3, r2
  4019dc:	781b      	ldrb	r3, [r3, #0]
  4019de:	4619      	mov	r1, r3
  4019e0:	480b      	ldr	r0, [pc, #44]	; (401a10 <usart_puts+0x48>)
  4019e2:	4b0c      	ldr	r3, [pc, #48]	; (401a14 <usart_puts+0x4c>)
  4019e4:	4798      	blx	r3
		while (uart_is_tx_empty(ID_USART1)){
  4019e6:	bf00      	nop
  4019e8:	200e      	movs	r0, #14
  4019ea:	4b0b      	ldr	r3, [pc, #44]	; (401a18 <usart_puts+0x50>)
  4019ec:	4798      	blx	r3
  4019ee:	4603      	mov	r3, r0
  4019f0:	2b00      	cmp	r3, #0
  4019f2:	d1f9      	bne.n	4019e8 <usart_puts+0x20>
			//espernado a transmisso ser concluda antes do envio do prxima byte
		}
		i++;
  4019f4:	68fb      	ldr	r3, [r7, #12]
  4019f6:	3301      	adds	r3, #1
  4019f8:	60fb      	str	r3, [r7, #12]
	while(pstring[i]!=NULL){
  4019fa:	687a      	ldr	r2, [r7, #4]
  4019fc:	68fb      	ldr	r3, [r7, #12]
  4019fe:	4413      	add	r3, r2
  401a00:	781b      	ldrb	r3, [r3, #0]
  401a02:	2b00      	cmp	r3, #0
  401a04:	d1e7      	bne.n	4019d6 <usart_puts+0xe>
	}
	return i;
  401a06:	68fb      	ldr	r3, [r7, #12]
}
  401a08:	4618      	mov	r0, r3
  401a0a:	3710      	adds	r7, #16
  401a0c:	46bd      	mov	sp, r7
  401a0e:	bd80      	pop	{r7, pc}
  401a10:	40028000 	.word	0x40028000
  401a14:	004015b5 	.word	0x004015b5
  401a18:	00400d91 	.word	0x00400d91

00401a1c <usart_gets>:
 * monta um buffer com valores recebidos da USART at 
 * encontrar o char '\n'
 *
 * Retorna a quantidade de char lidos
 */
uint32_t usart_gets(uint8_t *pstring){
  401a1c:	b580      	push	{r7, lr}
  401a1e:	b084      	sub	sp, #16
  401a20:	af00      	add	r7, sp, #0
  401a22:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
  401a24:	2300      	movs	r3, #0
  401a26:	60fb      	str	r3, [r7, #12]
	uint8_t char_recebido;
	while(pstring[i]!= '\n'){
  401a28:	e00d      	b.n	401a46 <usart_gets+0x2a>
		usart_serial_getchar(USART1,&char_recebido);
  401a2a:	f107 030b 	add.w	r3, r7, #11
  401a2e:	4619      	mov	r1, r3
  401a30:	480c      	ldr	r0, [pc, #48]	; (401a64 <usart_gets+0x48>)
  401a32:	4b0d      	ldr	r3, [pc, #52]	; (401a68 <usart_gets+0x4c>)
  401a34:	4798      	blx	r3
		pstring[i] = char_recebido;	
  401a36:	687a      	ldr	r2, [r7, #4]
  401a38:	68fb      	ldr	r3, [r7, #12]
  401a3a:	4413      	add	r3, r2
  401a3c:	7afa      	ldrb	r2, [r7, #11]
  401a3e:	701a      	strb	r2, [r3, #0]
		i++;
  401a40:	68fb      	ldr	r3, [r7, #12]
  401a42:	3301      	adds	r3, #1
  401a44:	60fb      	str	r3, [r7, #12]
	while(pstring[i]!= '\n'){
  401a46:	687a      	ldr	r2, [r7, #4]
  401a48:	68fb      	ldr	r3, [r7, #12]
  401a4a:	4413      	add	r3, r2
  401a4c:	781b      	ldrb	r3, [r3, #0]
  401a4e:	2b0a      	cmp	r3, #10
  401a50:	d1eb      	bne.n	401a2a <usart_gets+0xe>
	}
	buffer_montado=1;
  401a52:	4b06      	ldr	r3, [pc, #24]	; (401a6c <usart_gets+0x50>)
  401a54:	2201      	movs	r2, #1
  401a56:	701a      	strb	r2, [r3, #0]
	
	return i;  
  401a58:	68fb      	ldr	r3, [r7, #12]
}
  401a5a:	4618      	mov	r0, r3
  401a5c:	3710      	adds	r7, #16
  401a5e:	46bd      	mov	sp, r7
  401a60:	bd80      	pop	{r7, pc}
  401a62:	bf00      	nop
  401a64:	40028000 	.word	0x40028000
  401a68:	004016c1 	.word	0x004016c1
  401a6c:	20400a54 	.word	0x20400a54

00401a70 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a74:	b083      	sub	sp, #12
  401a76:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401a78:	4b29      	ldr	r3, [pc, #164]	; (401b20 <main+0xb0>)
  401a7a:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401a7c:	4b29      	ldr	r3, [pc, #164]	; (401b24 <main+0xb4>)
  401a7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a82:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401a84:	2001      	movs	r0, #1
  401a86:	4b28      	ldr	r3, [pc, #160]	; (401b28 <main+0xb8>)
  401a88:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401a8a:	4b28      	ldr	r3, [pc, #160]	; (401b2c <main+0xbc>)
  401a8c:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401a8e:	4b28      	ldr	r3, [pc, #160]	; (401b30 <main+0xc0>)
  401a90:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401a92:	4a28      	ldr	r2, [pc, #160]	; (401b34 <main+0xc4>)
  401a94:	4928      	ldr	r1, [pc, #160]	; (401b38 <main+0xc8>)
  401a96:	4829      	ldr	r0, [pc, #164]	; (401b3c <main+0xcc>)
  401a98:	4b29      	ldr	r3, [pc, #164]	; (401b40 <main+0xd0>)
  401a9a:	4798      	blx	r3
    usart_puts(bufferTX);
  401a9c:	4827      	ldr	r0, [pc, #156]	; (401b3c <main+0xcc>)
  401a9e:	4b29      	ldr	r3, [pc, #164]	; (401b44 <main+0xd4>)
  401aa0:	4798      	blx	r3
	//usart_gets(bufferRX);
	//usart_puts(bufferRX);
    delay_s(1);
  401aa2:	4b29      	ldr	r3, [pc, #164]	; (401b48 <main+0xd8>)
  401aa4:	4798      	blx	r3
  401aa6:	4603      	mov	r3, r0
  401aa8:	4619      	mov	r1, r3
  401aaa:	f04f 0200 	mov.w	r2, #0
  401aae:	460b      	mov	r3, r1
  401ab0:	4614      	mov	r4, r2
  401ab2:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401ab6:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401aba:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  401abe:	4653      	mov	r3, sl
  401ac0:	465c      	mov	r4, fp
  401ac2:	1a5b      	subs	r3, r3, r1
  401ac4:	eb64 0402 	sbc.w	r4, r4, r2
  401ac8:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401acc:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  401ad0:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401ad4:	4643      	mov	r3, r8
  401ad6:	464c      	mov	r4, r9
  401ad8:	185b      	adds	r3, r3, r1
  401ada:	eb44 0402 	adc.w	r4, r4, r2
  401ade:	00e2      	lsls	r2, r4, #3
  401ae0:	607a      	str	r2, [r7, #4]
  401ae2:	687a      	ldr	r2, [r7, #4]
  401ae4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401ae8:	607a      	str	r2, [r7, #4]
  401aea:	00db      	lsls	r3, r3, #3
  401aec:	603b      	str	r3, [r7, #0]
  401aee:	e9d7 3400 	ldrd	r3, r4, [r7]
  401af2:	4619      	mov	r1, r3
  401af4:	4622      	mov	r2, r4
  401af6:	f241 732b 	movw	r3, #5931	; 0x172b
  401afa:	f04f 0400 	mov.w	r4, #0
  401afe:	18cd      	adds	r5, r1, r3
  401b00:	eb42 0604 	adc.w	r6, r2, r4
  401b04:	4628      	mov	r0, r5
  401b06:	4631      	mov	r1, r6
  401b08:	4c10      	ldr	r4, [pc, #64]	; (401b4c <main+0xdc>)
  401b0a:	f241 722c 	movw	r2, #5932	; 0x172c
  401b0e:	f04f 0300 	mov.w	r3, #0
  401b12:	47a0      	blx	r4
  401b14:	4603      	mov	r3, r0
  401b16:	460c      	mov	r4, r1
  401b18:	4618      	mov	r0, r3
  401b1a:	4b0d      	ldr	r3, [pc, #52]	; (401b50 <main+0xe0>)
  401b1c:	4798      	blx	r3
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401b1e:	e7b8      	b.n	401a92 <main+0x22>
  401b20:	004004ad 	.word	0x004004ad
  401b24:	400e1850 	.word	0x400e1850
  401b28:	004018e5 	.word	0x004018e5
  401b2c:	00401879 	.word	0x00401879
  401b30:	00401919 	.word	0x00401919
  401b34:	00406404 	.word	0x00406404
  401b38:	00406410 	.word	0x00406410
  401b3c:	20400af0 	.word	0x20400af0
  401b40:	00401f51 	.word	0x00401f51
  401b44:	004019c9 	.word	0x004019c9
  401b48:	00401571 	.word	0x00401571
  401b4c:	00401b55 	.word	0x00401b55
  401b50:	20400001 	.word	0x20400001

00401b54 <__aeabi_uldivmod>:
  401b54:	b953      	cbnz	r3, 401b6c <__aeabi_uldivmod+0x18>
  401b56:	b94a      	cbnz	r2, 401b6c <__aeabi_uldivmod+0x18>
  401b58:	2900      	cmp	r1, #0
  401b5a:	bf08      	it	eq
  401b5c:	2800      	cmpeq	r0, #0
  401b5e:	bf1c      	itt	ne
  401b60:	f04f 31ff 	movne.w	r1, #4294967295
  401b64:	f04f 30ff 	movne.w	r0, #4294967295
  401b68:	f000 b97a 	b.w	401e60 <__aeabi_idiv0>
  401b6c:	f1ad 0c08 	sub.w	ip, sp, #8
  401b70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401b74:	f000 f806 	bl	401b84 <__udivmoddi4>
  401b78:	f8dd e004 	ldr.w	lr, [sp, #4]
  401b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b80:	b004      	add	sp, #16
  401b82:	4770      	bx	lr

00401b84 <__udivmoddi4>:
  401b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b88:	468c      	mov	ip, r1
  401b8a:	460d      	mov	r5, r1
  401b8c:	4604      	mov	r4, r0
  401b8e:	9e08      	ldr	r6, [sp, #32]
  401b90:	2b00      	cmp	r3, #0
  401b92:	d151      	bne.n	401c38 <__udivmoddi4+0xb4>
  401b94:	428a      	cmp	r2, r1
  401b96:	4617      	mov	r7, r2
  401b98:	d96d      	bls.n	401c76 <__udivmoddi4+0xf2>
  401b9a:	fab2 fe82 	clz	lr, r2
  401b9e:	f1be 0f00 	cmp.w	lr, #0
  401ba2:	d00b      	beq.n	401bbc <__udivmoddi4+0x38>
  401ba4:	f1ce 0c20 	rsb	ip, lr, #32
  401ba8:	fa01 f50e 	lsl.w	r5, r1, lr
  401bac:	fa20 fc0c 	lsr.w	ip, r0, ip
  401bb0:	fa02 f70e 	lsl.w	r7, r2, lr
  401bb4:	ea4c 0c05 	orr.w	ip, ip, r5
  401bb8:	fa00 f40e 	lsl.w	r4, r0, lr
  401bbc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401bc0:	0c25      	lsrs	r5, r4, #16
  401bc2:	fbbc f8fa 	udiv	r8, ip, sl
  401bc6:	fa1f f987 	uxth.w	r9, r7
  401bca:	fb0a cc18 	mls	ip, sl, r8, ip
  401bce:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401bd2:	fb08 f309 	mul.w	r3, r8, r9
  401bd6:	42ab      	cmp	r3, r5
  401bd8:	d90a      	bls.n	401bf0 <__udivmoddi4+0x6c>
  401bda:	19ed      	adds	r5, r5, r7
  401bdc:	f108 32ff 	add.w	r2, r8, #4294967295
  401be0:	f080 8123 	bcs.w	401e2a <__udivmoddi4+0x2a6>
  401be4:	42ab      	cmp	r3, r5
  401be6:	f240 8120 	bls.w	401e2a <__udivmoddi4+0x2a6>
  401bea:	f1a8 0802 	sub.w	r8, r8, #2
  401bee:	443d      	add	r5, r7
  401bf0:	1aed      	subs	r5, r5, r3
  401bf2:	b2a4      	uxth	r4, r4
  401bf4:	fbb5 f0fa 	udiv	r0, r5, sl
  401bf8:	fb0a 5510 	mls	r5, sl, r0, r5
  401bfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401c00:	fb00 f909 	mul.w	r9, r0, r9
  401c04:	45a1      	cmp	r9, r4
  401c06:	d909      	bls.n	401c1c <__udivmoddi4+0x98>
  401c08:	19e4      	adds	r4, r4, r7
  401c0a:	f100 33ff 	add.w	r3, r0, #4294967295
  401c0e:	f080 810a 	bcs.w	401e26 <__udivmoddi4+0x2a2>
  401c12:	45a1      	cmp	r9, r4
  401c14:	f240 8107 	bls.w	401e26 <__udivmoddi4+0x2a2>
  401c18:	3802      	subs	r0, #2
  401c1a:	443c      	add	r4, r7
  401c1c:	eba4 0409 	sub.w	r4, r4, r9
  401c20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401c24:	2100      	movs	r1, #0
  401c26:	2e00      	cmp	r6, #0
  401c28:	d061      	beq.n	401cee <__udivmoddi4+0x16a>
  401c2a:	fa24 f40e 	lsr.w	r4, r4, lr
  401c2e:	2300      	movs	r3, #0
  401c30:	6034      	str	r4, [r6, #0]
  401c32:	6073      	str	r3, [r6, #4]
  401c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c38:	428b      	cmp	r3, r1
  401c3a:	d907      	bls.n	401c4c <__udivmoddi4+0xc8>
  401c3c:	2e00      	cmp	r6, #0
  401c3e:	d054      	beq.n	401cea <__udivmoddi4+0x166>
  401c40:	2100      	movs	r1, #0
  401c42:	e886 0021 	stmia.w	r6, {r0, r5}
  401c46:	4608      	mov	r0, r1
  401c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c4c:	fab3 f183 	clz	r1, r3
  401c50:	2900      	cmp	r1, #0
  401c52:	f040 808e 	bne.w	401d72 <__udivmoddi4+0x1ee>
  401c56:	42ab      	cmp	r3, r5
  401c58:	d302      	bcc.n	401c60 <__udivmoddi4+0xdc>
  401c5a:	4282      	cmp	r2, r0
  401c5c:	f200 80fa 	bhi.w	401e54 <__udivmoddi4+0x2d0>
  401c60:	1a84      	subs	r4, r0, r2
  401c62:	eb65 0503 	sbc.w	r5, r5, r3
  401c66:	2001      	movs	r0, #1
  401c68:	46ac      	mov	ip, r5
  401c6a:	2e00      	cmp	r6, #0
  401c6c:	d03f      	beq.n	401cee <__udivmoddi4+0x16a>
  401c6e:	e886 1010 	stmia.w	r6, {r4, ip}
  401c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c76:	b912      	cbnz	r2, 401c7e <__udivmoddi4+0xfa>
  401c78:	2701      	movs	r7, #1
  401c7a:	fbb7 f7f2 	udiv	r7, r7, r2
  401c7e:	fab7 fe87 	clz	lr, r7
  401c82:	f1be 0f00 	cmp.w	lr, #0
  401c86:	d134      	bne.n	401cf2 <__udivmoddi4+0x16e>
  401c88:	1beb      	subs	r3, r5, r7
  401c8a:	0c3a      	lsrs	r2, r7, #16
  401c8c:	fa1f fc87 	uxth.w	ip, r7
  401c90:	2101      	movs	r1, #1
  401c92:	fbb3 f8f2 	udiv	r8, r3, r2
  401c96:	0c25      	lsrs	r5, r4, #16
  401c98:	fb02 3318 	mls	r3, r2, r8, r3
  401c9c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401ca0:	fb0c f308 	mul.w	r3, ip, r8
  401ca4:	42ab      	cmp	r3, r5
  401ca6:	d907      	bls.n	401cb8 <__udivmoddi4+0x134>
  401ca8:	19ed      	adds	r5, r5, r7
  401caa:	f108 30ff 	add.w	r0, r8, #4294967295
  401cae:	d202      	bcs.n	401cb6 <__udivmoddi4+0x132>
  401cb0:	42ab      	cmp	r3, r5
  401cb2:	f200 80d1 	bhi.w	401e58 <__udivmoddi4+0x2d4>
  401cb6:	4680      	mov	r8, r0
  401cb8:	1aed      	subs	r5, r5, r3
  401cba:	b2a3      	uxth	r3, r4
  401cbc:	fbb5 f0f2 	udiv	r0, r5, r2
  401cc0:	fb02 5510 	mls	r5, r2, r0, r5
  401cc4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401cc8:	fb0c fc00 	mul.w	ip, ip, r0
  401ccc:	45a4      	cmp	ip, r4
  401cce:	d907      	bls.n	401ce0 <__udivmoddi4+0x15c>
  401cd0:	19e4      	adds	r4, r4, r7
  401cd2:	f100 33ff 	add.w	r3, r0, #4294967295
  401cd6:	d202      	bcs.n	401cde <__udivmoddi4+0x15a>
  401cd8:	45a4      	cmp	ip, r4
  401cda:	f200 80b8 	bhi.w	401e4e <__udivmoddi4+0x2ca>
  401cde:	4618      	mov	r0, r3
  401ce0:	eba4 040c 	sub.w	r4, r4, ip
  401ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ce8:	e79d      	b.n	401c26 <__udivmoddi4+0xa2>
  401cea:	4631      	mov	r1, r6
  401cec:	4630      	mov	r0, r6
  401cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cf2:	f1ce 0420 	rsb	r4, lr, #32
  401cf6:	fa05 f30e 	lsl.w	r3, r5, lr
  401cfa:	fa07 f70e 	lsl.w	r7, r7, lr
  401cfe:	fa20 f804 	lsr.w	r8, r0, r4
  401d02:	0c3a      	lsrs	r2, r7, #16
  401d04:	fa25 f404 	lsr.w	r4, r5, r4
  401d08:	ea48 0803 	orr.w	r8, r8, r3
  401d0c:	fbb4 f1f2 	udiv	r1, r4, r2
  401d10:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401d14:	fb02 4411 	mls	r4, r2, r1, r4
  401d18:	fa1f fc87 	uxth.w	ip, r7
  401d1c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401d20:	fb01 f30c 	mul.w	r3, r1, ip
  401d24:	42ab      	cmp	r3, r5
  401d26:	fa00 f40e 	lsl.w	r4, r0, lr
  401d2a:	d909      	bls.n	401d40 <__udivmoddi4+0x1bc>
  401d2c:	19ed      	adds	r5, r5, r7
  401d2e:	f101 30ff 	add.w	r0, r1, #4294967295
  401d32:	f080 808a 	bcs.w	401e4a <__udivmoddi4+0x2c6>
  401d36:	42ab      	cmp	r3, r5
  401d38:	f240 8087 	bls.w	401e4a <__udivmoddi4+0x2c6>
  401d3c:	3902      	subs	r1, #2
  401d3e:	443d      	add	r5, r7
  401d40:	1aeb      	subs	r3, r5, r3
  401d42:	fa1f f588 	uxth.w	r5, r8
  401d46:	fbb3 f0f2 	udiv	r0, r3, r2
  401d4a:	fb02 3310 	mls	r3, r2, r0, r3
  401d4e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d52:	fb00 f30c 	mul.w	r3, r0, ip
  401d56:	42ab      	cmp	r3, r5
  401d58:	d907      	bls.n	401d6a <__udivmoddi4+0x1e6>
  401d5a:	19ed      	adds	r5, r5, r7
  401d5c:	f100 38ff 	add.w	r8, r0, #4294967295
  401d60:	d26f      	bcs.n	401e42 <__udivmoddi4+0x2be>
  401d62:	42ab      	cmp	r3, r5
  401d64:	d96d      	bls.n	401e42 <__udivmoddi4+0x2be>
  401d66:	3802      	subs	r0, #2
  401d68:	443d      	add	r5, r7
  401d6a:	1aeb      	subs	r3, r5, r3
  401d6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401d70:	e78f      	b.n	401c92 <__udivmoddi4+0x10e>
  401d72:	f1c1 0720 	rsb	r7, r1, #32
  401d76:	fa22 f807 	lsr.w	r8, r2, r7
  401d7a:	408b      	lsls	r3, r1
  401d7c:	fa05 f401 	lsl.w	r4, r5, r1
  401d80:	ea48 0303 	orr.w	r3, r8, r3
  401d84:	fa20 fe07 	lsr.w	lr, r0, r7
  401d88:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401d8c:	40fd      	lsrs	r5, r7
  401d8e:	ea4e 0e04 	orr.w	lr, lr, r4
  401d92:	fbb5 f9fc 	udiv	r9, r5, ip
  401d96:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401d9a:	fb0c 5519 	mls	r5, ip, r9, r5
  401d9e:	fa1f f883 	uxth.w	r8, r3
  401da2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401da6:	fb09 f408 	mul.w	r4, r9, r8
  401daa:	42ac      	cmp	r4, r5
  401dac:	fa02 f201 	lsl.w	r2, r2, r1
  401db0:	fa00 fa01 	lsl.w	sl, r0, r1
  401db4:	d908      	bls.n	401dc8 <__udivmoddi4+0x244>
  401db6:	18ed      	adds	r5, r5, r3
  401db8:	f109 30ff 	add.w	r0, r9, #4294967295
  401dbc:	d243      	bcs.n	401e46 <__udivmoddi4+0x2c2>
  401dbe:	42ac      	cmp	r4, r5
  401dc0:	d941      	bls.n	401e46 <__udivmoddi4+0x2c2>
  401dc2:	f1a9 0902 	sub.w	r9, r9, #2
  401dc6:	441d      	add	r5, r3
  401dc8:	1b2d      	subs	r5, r5, r4
  401dca:	fa1f fe8e 	uxth.w	lr, lr
  401dce:	fbb5 f0fc 	udiv	r0, r5, ip
  401dd2:	fb0c 5510 	mls	r5, ip, r0, r5
  401dd6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401dda:	fb00 f808 	mul.w	r8, r0, r8
  401dde:	45a0      	cmp	r8, r4
  401de0:	d907      	bls.n	401df2 <__udivmoddi4+0x26e>
  401de2:	18e4      	adds	r4, r4, r3
  401de4:	f100 35ff 	add.w	r5, r0, #4294967295
  401de8:	d229      	bcs.n	401e3e <__udivmoddi4+0x2ba>
  401dea:	45a0      	cmp	r8, r4
  401dec:	d927      	bls.n	401e3e <__udivmoddi4+0x2ba>
  401dee:	3802      	subs	r0, #2
  401df0:	441c      	add	r4, r3
  401df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401df6:	eba4 0408 	sub.w	r4, r4, r8
  401dfa:	fba0 8902 	umull	r8, r9, r0, r2
  401dfe:	454c      	cmp	r4, r9
  401e00:	46c6      	mov	lr, r8
  401e02:	464d      	mov	r5, r9
  401e04:	d315      	bcc.n	401e32 <__udivmoddi4+0x2ae>
  401e06:	d012      	beq.n	401e2e <__udivmoddi4+0x2aa>
  401e08:	b156      	cbz	r6, 401e20 <__udivmoddi4+0x29c>
  401e0a:	ebba 030e 	subs.w	r3, sl, lr
  401e0e:	eb64 0405 	sbc.w	r4, r4, r5
  401e12:	fa04 f707 	lsl.w	r7, r4, r7
  401e16:	40cb      	lsrs	r3, r1
  401e18:	431f      	orrs	r7, r3
  401e1a:	40cc      	lsrs	r4, r1
  401e1c:	6037      	str	r7, [r6, #0]
  401e1e:	6074      	str	r4, [r6, #4]
  401e20:	2100      	movs	r1, #0
  401e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e26:	4618      	mov	r0, r3
  401e28:	e6f8      	b.n	401c1c <__udivmoddi4+0x98>
  401e2a:	4690      	mov	r8, r2
  401e2c:	e6e0      	b.n	401bf0 <__udivmoddi4+0x6c>
  401e2e:	45c2      	cmp	sl, r8
  401e30:	d2ea      	bcs.n	401e08 <__udivmoddi4+0x284>
  401e32:	ebb8 0e02 	subs.w	lr, r8, r2
  401e36:	eb69 0503 	sbc.w	r5, r9, r3
  401e3a:	3801      	subs	r0, #1
  401e3c:	e7e4      	b.n	401e08 <__udivmoddi4+0x284>
  401e3e:	4628      	mov	r0, r5
  401e40:	e7d7      	b.n	401df2 <__udivmoddi4+0x26e>
  401e42:	4640      	mov	r0, r8
  401e44:	e791      	b.n	401d6a <__udivmoddi4+0x1e6>
  401e46:	4681      	mov	r9, r0
  401e48:	e7be      	b.n	401dc8 <__udivmoddi4+0x244>
  401e4a:	4601      	mov	r1, r0
  401e4c:	e778      	b.n	401d40 <__udivmoddi4+0x1bc>
  401e4e:	3802      	subs	r0, #2
  401e50:	443c      	add	r4, r7
  401e52:	e745      	b.n	401ce0 <__udivmoddi4+0x15c>
  401e54:	4608      	mov	r0, r1
  401e56:	e708      	b.n	401c6a <__udivmoddi4+0xe6>
  401e58:	f1a8 0802 	sub.w	r8, r8, #2
  401e5c:	443d      	add	r5, r7
  401e5e:	e72b      	b.n	401cb8 <__udivmoddi4+0x134>

00401e60 <__aeabi_idiv0>:
  401e60:	4770      	bx	lr
  401e62:	bf00      	nop

00401e64 <__libc_init_array>:
  401e64:	b570      	push	{r4, r5, r6, lr}
  401e66:	4e0f      	ldr	r6, [pc, #60]	; (401ea4 <__libc_init_array+0x40>)
  401e68:	4d0f      	ldr	r5, [pc, #60]	; (401ea8 <__libc_init_array+0x44>)
  401e6a:	1b76      	subs	r6, r6, r5
  401e6c:	10b6      	asrs	r6, r6, #2
  401e6e:	bf18      	it	ne
  401e70:	2400      	movne	r4, #0
  401e72:	d005      	beq.n	401e80 <__libc_init_array+0x1c>
  401e74:	3401      	adds	r4, #1
  401e76:	f855 3b04 	ldr.w	r3, [r5], #4
  401e7a:	4798      	blx	r3
  401e7c:	42a6      	cmp	r6, r4
  401e7e:	d1f9      	bne.n	401e74 <__libc_init_array+0x10>
  401e80:	4e0a      	ldr	r6, [pc, #40]	; (401eac <__libc_init_array+0x48>)
  401e82:	4d0b      	ldr	r5, [pc, #44]	; (401eb0 <__libc_init_array+0x4c>)
  401e84:	1b76      	subs	r6, r6, r5
  401e86:	f004 fc0b 	bl	4066a0 <_init>
  401e8a:	10b6      	asrs	r6, r6, #2
  401e8c:	bf18      	it	ne
  401e8e:	2400      	movne	r4, #0
  401e90:	d006      	beq.n	401ea0 <__libc_init_array+0x3c>
  401e92:	3401      	adds	r4, #1
  401e94:	f855 3b04 	ldr.w	r3, [r5], #4
  401e98:	4798      	blx	r3
  401e9a:	42a6      	cmp	r6, r4
  401e9c:	d1f9      	bne.n	401e92 <__libc_init_array+0x2e>
  401e9e:	bd70      	pop	{r4, r5, r6, pc}
  401ea0:	bd70      	pop	{r4, r5, r6, pc}
  401ea2:	bf00      	nop
  401ea4:	004066ac 	.word	0x004066ac
  401ea8:	004066ac 	.word	0x004066ac
  401eac:	004066b4 	.word	0x004066b4
  401eb0:	004066ac 	.word	0x004066ac

00401eb4 <memset>:
  401eb4:	b470      	push	{r4, r5, r6}
  401eb6:	0786      	lsls	r6, r0, #30
  401eb8:	d046      	beq.n	401f48 <memset+0x94>
  401eba:	1e54      	subs	r4, r2, #1
  401ebc:	2a00      	cmp	r2, #0
  401ebe:	d041      	beq.n	401f44 <memset+0x90>
  401ec0:	b2ca      	uxtb	r2, r1
  401ec2:	4603      	mov	r3, r0
  401ec4:	e002      	b.n	401ecc <memset+0x18>
  401ec6:	f114 34ff 	adds.w	r4, r4, #4294967295
  401eca:	d33b      	bcc.n	401f44 <memset+0x90>
  401ecc:	f803 2b01 	strb.w	r2, [r3], #1
  401ed0:	079d      	lsls	r5, r3, #30
  401ed2:	d1f8      	bne.n	401ec6 <memset+0x12>
  401ed4:	2c03      	cmp	r4, #3
  401ed6:	d92e      	bls.n	401f36 <memset+0x82>
  401ed8:	b2cd      	uxtb	r5, r1
  401eda:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401ede:	2c0f      	cmp	r4, #15
  401ee0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401ee4:	d919      	bls.n	401f1a <memset+0x66>
  401ee6:	f103 0210 	add.w	r2, r3, #16
  401eea:	4626      	mov	r6, r4
  401eec:	3e10      	subs	r6, #16
  401eee:	2e0f      	cmp	r6, #15
  401ef0:	f842 5c10 	str.w	r5, [r2, #-16]
  401ef4:	f842 5c0c 	str.w	r5, [r2, #-12]
  401ef8:	f842 5c08 	str.w	r5, [r2, #-8]
  401efc:	f842 5c04 	str.w	r5, [r2, #-4]
  401f00:	f102 0210 	add.w	r2, r2, #16
  401f04:	d8f2      	bhi.n	401eec <memset+0x38>
  401f06:	f1a4 0210 	sub.w	r2, r4, #16
  401f0a:	f022 020f 	bic.w	r2, r2, #15
  401f0e:	f004 040f 	and.w	r4, r4, #15
  401f12:	3210      	adds	r2, #16
  401f14:	2c03      	cmp	r4, #3
  401f16:	4413      	add	r3, r2
  401f18:	d90d      	bls.n	401f36 <memset+0x82>
  401f1a:	461e      	mov	r6, r3
  401f1c:	4622      	mov	r2, r4
  401f1e:	3a04      	subs	r2, #4
  401f20:	2a03      	cmp	r2, #3
  401f22:	f846 5b04 	str.w	r5, [r6], #4
  401f26:	d8fa      	bhi.n	401f1e <memset+0x6a>
  401f28:	1f22      	subs	r2, r4, #4
  401f2a:	f022 0203 	bic.w	r2, r2, #3
  401f2e:	3204      	adds	r2, #4
  401f30:	4413      	add	r3, r2
  401f32:	f004 0403 	and.w	r4, r4, #3
  401f36:	b12c      	cbz	r4, 401f44 <memset+0x90>
  401f38:	b2c9      	uxtb	r1, r1
  401f3a:	441c      	add	r4, r3
  401f3c:	f803 1b01 	strb.w	r1, [r3], #1
  401f40:	429c      	cmp	r4, r3
  401f42:	d1fb      	bne.n	401f3c <memset+0x88>
  401f44:	bc70      	pop	{r4, r5, r6}
  401f46:	4770      	bx	lr
  401f48:	4614      	mov	r4, r2
  401f4a:	4603      	mov	r3, r0
  401f4c:	e7c2      	b.n	401ed4 <memset+0x20>
  401f4e:	bf00      	nop

00401f50 <sprintf>:
  401f50:	b40e      	push	{r1, r2, r3}
  401f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f54:	b09c      	sub	sp, #112	; 0x70
  401f56:	ab21      	add	r3, sp, #132	; 0x84
  401f58:	490f      	ldr	r1, [pc, #60]	; (401f98 <sprintf+0x48>)
  401f5a:	f853 2b04 	ldr.w	r2, [r3], #4
  401f5e:	9301      	str	r3, [sp, #4]
  401f60:	4605      	mov	r5, r0
  401f62:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f66:	6808      	ldr	r0, [r1, #0]
  401f68:	9502      	str	r5, [sp, #8]
  401f6a:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f6e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f72:	a902      	add	r1, sp, #8
  401f74:	9506      	str	r5, [sp, #24]
  401f76:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f7a:	9404      	str	r4, [sp, #16]
  401f7c:	9407      	str	r4, [sp, #28]
  401f7e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f82:	f000 f80b 	bl	401f9c <_svfprintf_r>
  401f86:	9b02      	ldr	r3, [sp, #8]
  401f88:	2200      	movs	r2, #0
  401f8a:	701a      	strb	r2, [r3, #0]
  401f8c:	b01c      	add	sp, #112	; 0x70
  401f8e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f92:	b003      	add	sp, #12
  401f94:	4770      	bx	lr
  401f96:	bf00      	nop
  401f98:	20400010 	.word	0x20400010

00401f9c <_svfprintf_r>:
  401f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401fa0:	b0c3      	sub	sp, #268	; 0x10c
  401fa2:	460c      	mov	r4, r1
  401fa4:	910b      	str	r1, [sp, #44]	; 0x2c
  401fa6:	4692      	mov	sl, r2
  401fa8:	930f      	str	r3, [sp, #60]	; 0x3c
  401faa:	900c      	str	r0, [sp, #48]	; 0x30
  401fac:	f002 fa04 	bl	4043b8 <_localeconv_r>
  401fb0:	6803      	ldr	r3, [r0, #0]
  401fb2:	931a      	str	r3, [sp, #104]	; 0x68
  401fb4:	4618      	mov	r0, r3
  401fb6:	f003 f8c3 	bl	405140 <strlen>
  401fba:	89a3      	ldrh	r3, [r4, #12]
  401fbc:	9019      	str	r0, [sp, #100]	; 0x64
  401fbe:	0619      	lsls	r1, r3, #24
  401fc0:	d503      	bpl.n	401fca <_svfprintf_r+0x2e>
  401fc2:	6923      	ldr	r3, [r4, #16]
  401fc4:	2b00      	cmp	r3, #0
  401fc6:	f001 8001 	beq.w	402fcc <_svfprintf_r+0x1030>
  401fca:	2300      	movs	r3, #0
  401fcc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401fd0:	9313      	str	r3, [sp, #76]	; 0x4c
  401fd2:	9314      	str	r3, [sp, #80]	; 0x50
  401fd4:	9315      	str	r3, [sp, #84]	; 0x54
  401fd6:	9327      	str	r3, [sp, #156]	; 0x9c
  401fd8:	9326      	str	r3, [sp, #152]	; 0x98
  401fda:	9318      	str	r3, [sp, #96]	; 0x60
  401fdc:	931b      	str	r3, [sp, #108]	; 0x6c
  401fde:	9309      	str	r3, [sp, #36]	; 0x24
  401fe0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401fe4:	46c8      	mov	r8, r9
  401fe6:	9316      	str	r3, [sp, #88]	; 0x58
  401fe8:	9317      	str	r3, [sp, #92]	; 0x5c
  401fea:	f89a 3000 	ldrb.w	r3, [sl]
  401fee:	4654      	mov	r4, sl
  401ff0:	b1e3      	cbz	r3, 40202c <_svfprintf_r+0x90>
  401ff2:	2b25      	cmp	r3, #37	; 0x25
  401ff4:	d102      	bne.n	401ffc <_svfprintf_r+0x60>
  401ff6:	e019      	b.n	40202c <_svfprintf_r+0x90>
  401ff8:	2b25      	cmp	r3, #37	; 0x25
  401ffa:	d003      	beq.n	402004 <_svfprintf_r+0x68>
  401ffc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402000:	2b00      	cmp	r3, #0
  402002:	d1f9      	bne.n	401ff8 <_svfprintf_r+0x5c>
  402004:	eba4 050a 	sub.w	r5, r4, sl
  402008:	b185      	cbz	r5, 40202c <_svfprintf_r+0x90>
  40200a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40200c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40200e:	f8c8 a000 	str.w	sl, [r8]
  402012:	3301      	adds	r3, #1
  402014:	442a      	add	r2, r5
  402016:	2b07      	cmp	r3, #7
  402018:	f8c8 5004 	str.w	r5, [r8, #4]
  40201c:	9227      	str	r2, [sp, #156]	; 0x9c
  40201e:	9326      	str	r3, [sp, #152]	; 0x98
  402020:	dc7f      	bgt.n	402122 <_svfprintf_r+0x186>
  402022:	f108 0808 	add.w	r8, r8, #8
  402026:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402028:	442b      	add	r3, r5
  40202a:	9309      	str	r3, [sp, #36]	; 0x24
  40202c:	7823      	ldrb	r3, [r4, #0]
  40202e:	2b00      	cmp	r3, #0
  402030:	d07f      	beq.n	402132 <_svfprintf_r+0x196>
  402032:	2300      	movs	r3, #0
  402034:	461a      	mov	r2, r3
  402036:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40203a:	4619      	mov	r1, r3
  40203c:	930d      	str	r3, [sp, #52]	; 0x34
  40203e:	469b      	mov	fp, r3
  402040:	f04f 30ff 	mov.w	r0, #4294967295
  402044:	7863      	ldrb	r3, [r4, #1]
  402046:	900a      	str	r0, [sp, #40]	; 0x28
  402048:	f104 0a01 	add.w	sl, r4, #1
  40204c:	f10a 0a01 	add.w	sl, sl, #1
  402050:	f1a3 0020 	sub.w	r0, r3, #32
  402054:	2858      	cmp	r0, #88	; 0x58
  402056:	f200 83c0 	bhi.w	4027da <_svfprintf_r+0x83e>
  40205a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40205e:	0238      	.short	0x0238
  402060:	03be03be 	.word	0x03be03be
  402064:	03be0240 	.word	0x03be0240
  402068:	03be03be 	.word	0x03be03be
  40206c:	03be03be 	.word	0x03be03be
  402070:	024503be 	.word	0x024503be
  402074:	03be0203 	.word	0x03be0203
  402078:	026b005d 	.word	0x026b005d
  40207c:	028603be 	.word	0x028603be
  402080:	039c039c 	.word	0x039c039c
  402084:	039c039c 	.word	0x039c039c
  402088:	039c039c 	.word	0x039c039c
  40208c:	039c039c 	.word	0x039c039c
  402090:	03be039c 	.word	0x03be039c
  402094:	03be03be 	.word	0x03be03be
  402098:	03be03be 	.word	0x03be03be
  40209c:	03be03be 	.word	0x03be03be
  4020a0:	03be03be 	.word	0x03be03be
  4020a4:	033703be 	.word	0x033703be
  4020a8:	03be0357 	.word	0x03be0357
  4020ac:	03be0357 	.word	0x03be0357
  4020b0:	03be03be 	.word	0x03be03be
  4020b4:	039703be 	.word	0x039703be
  4020b8:	03be03be 	.word	0x03be03be
  4020bc:	03be03ac 	.word	0x03be03ac
  4020c0:	03be03be 	.word	0x03be03be
  4020c4:	03be03be 	.word	0x03be03be
  4020c8:	03be0259 	.word	0x03be0259
  4020cc:	031e03be 	.word	0x031e03be
  4020d0:	03be03be 	.word	0x03be03be
  4020d4:	03be03be 	.word	0x03be03be
  4020d8:	03be03be 	.word	0x03be03be
  4020dc:	03be03be 	.word	0x03be03be
  4020e0:	03be03be 	.word	0x03be03be
  4020e4:	02db02c6 	.word	0x02db02c6
  4020e8:	03570357 	.word	0x03570357
  4020ec:	028b0357 	.word	0x028b0357
  4020f0:	03be02db 	.word	0x03be02db
  4020f4:	029003be 	.word	0x029003be
  4020f8:	029d03be 	.word	0x029d03be
  4020fc:	02b401cc 	.word	0x02b401cc
  402100:	03be0208 	.word	0x03be0208
  402104:	03be01e1 	.word	0x03be01e1
  402108:	03be007e 	.word	0x03be007e
  40210c:	020d03be 	.word	0x020d03be
  402110:	980d      	ldr	r0, [sp, #52]	; 0x34
  402112:	930f      	str	r3, [sp, #60]	; 0x3c
  402114:	4240      	negs	r0, r0
  402116:	900d      	str	r0, [sp, #52]	; 0x34
  402118:	f04b 0b04 	orr.w	fp, fp, #4
  40211c:	f89a 3000 	ldrb.w	r3, [sl]
  402120:	e794      	b.n	40204c <_svfprintf_r+0xb0>
  402122:	aa25      	add	r2, sp, #148	; 0x94
  402124:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402126:	980c      	ldr	r0, [sp, #48]	; 0x30
  402128:	f003 f878 	bl	40521c <__ssprint_r>
  40212c:	b940      	cbnz	r0, 402140 <_svfprintf_r+0x1a4>
  40212e:	46c8      	mov	r8, r9
  402130:	e779      	b.n	402026 <_svfprintf_r+0x8a>
  402132:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402134:	b123      	cbz	r3, 402140 <_svfprintf_r+0x1a4>
  402136:	980c      	ldr	r0, [sp, #48]	; 0x30
  402138:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40213a:	aa25      	add	r2, sp, #148	; 0x94
  40213c:	f003 f86e 	bl	40521c <__ssprint_r>
  402140:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402142:	899b      	ldrh	r3, [r3, #12]
  402144:	f013 0f40 	tst.w	r3, #64	; 0x40
  402148:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40214a:	bf18      	it	ne
  40214c:	f04f 33ff 	movne.w	r3, #4294967295
  402150:	9309      	str	r3, [sp, #36]	; 0x24
  402152:	9809      	ldr	r0, [sp, #36]	; 0x24
  402154:	b043      	add	sp, #268	; 0x10c
  402156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40215a:	f01b 0f20 	tst.w	fp, #32
  40215e:	9311      	str	r3, [sp, #68]	; 0x44
  402160:	f040 81dd 	bne.w	40251e <_svfprintf_r+0x582>
  402164:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402166:	f01b 0f10 	tst.w	fp, #16
  40216a:	4613      	mov	r3, r2
  40216c:	f040 856c 	bne.w	402c48 <_svfprintf_r+0xcac>
  402170:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402174:	f000 8568 	beq.w	402c48 <_svfprintf_r+0xcac>
  402178:	8814      	ldrh	r4, [r2, #0]
  40217a:	3204      	adds	r2, #4
  40217c:	2500      	movs	r5, #0
  40217e:	2301      	movs	r3, #1
  402180:	920f      	str	r2, [sp, #60]	; 0x3c
  402182:	2700      	movs	r7, #0
  402184:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402188:	990a      	ldr	r1, [sp, #40]	; 0x28
  40218a:	1c4a      	adds	r2, r1, #1
  40218c:	f000 8265 	beq.w	40265a <_svfprintf_r+0x6be>
  402190:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402194:	9207      	str	r2, [sp, #28]
  402196:	ea54 0205 	orrs.w	r2, r4, r5
  40219a:	f040 8264 	bne.w	402666 <_svfprintf_r+0x6ca>
  40219e:	2900      	cmp	r1, #0
  4021a0:	f040 8439 	bne.w	402a16 <_svfprintf_r+0xa7a>
  4021a4:	2b00      	cmp	r3, #0
  4021a6:	f040 84d4 	bne.w	402b52 <_svfprintf_r+0xbb6>
  4021aa:	f01b 0301 	ands.w	r3, fp, #1
  4021ae:	930e      	str	r3, [sp, #56]	; 0x38
  4021b0:	f000 8602 	beq.w	402db8 <_svfprintf_r+0xe1c>
  4021b4:	ae42      	add	r6, sp, #264	; 0x108
  4021b6:	2330      	movs	r3, #48	; 0x30
  4021b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4021bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4021be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4021c0:	4293      	cmp	r3, r2
  4021c2:	bfb8      	it	lt
  4021c4:	4613      	movlt	r3, r2
  4021c6:	9308      	str	r3, [sp, #32]
  4021c8:	2300      	movs	r3, #0
  4021ca:	9312      	str	r3, [sp, #72]	; 0x48
  4021cc:	b117      	cbz	r7, 4021d4 <_svfprintf_r+0x238>
  4021ce:	9b08      	ldr	r3, [sp, #32]
  4021d0:	3301      	adds	r3, #1
  4021d2:	9308      	str	r3, [sp, #32]
  4021d4:	9b07      	ldr	r3, [sp, #28]
  4021d6:	f013 0302 	ands.w	r3, r3, #2
  4021da:	9310      	str	r3, [sp, #64]	; 0x40
  4021dc:	d002      	beq.n	4021e4 <_svfprintf_r+0x248>
  4021de:	9b08      	ldr	r3, [sp, #32]
  4021e0:	3302      	adds	r3, #2
  4021e2:	9308      	str	r3, [sp, #32]
  4021e4:	9b07      	ldr	r3, [sp, #28]
  4021e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4021ea:	f040 830d 	bne.w	402808 <_svfprintf_r+0x86c>
  4021ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021f0:	9a08      	ldr	r2, [sp, #32]
  4021f2:	eba3 0b02 	sub.w	fp, r3, r2
  4021f6:	f1bb 0f00 	cmp.w	fp, #0
  4021fa:	f340 8305 	ble.w	402808 <_svfprintf_r+0x86c>
  4021fe:	f1bb 0f10 	cmp.w	fp, #16
  402202:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402204:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402206:	dd29      	ble.n	40225c <_svfprintf_r+0x2c0>
  402208:	4643      	mov	r3, r8
  40220a:	4621      	mov	r1, r4
  40220c:	46a8      	mov	r8, r5
  40220e:	2710      	movs	r7, #16
  402210:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402212:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402214:	e006      	b.n	402224 <_svfprintf_r+0x288>
  402216:	f1ab 0b10 	sub.w	fp, fp, #16
  40221a:	f1bb 0f10 	cmp.w	fp, #16
  40221e:	f103 0308 	add.w	r3, r3, #8
  402222:	dd18      	ble.n	402256 <_svfprintf_r+0x2ba>
  402224:	3201      	adds	r2, #1
  402226:	48b7      	ldr	r0, [pc, #732]	; (402504 <_svfprintf_r+0x568>)
  402228:	9226      	str	r2, [sp, #152]	; 0x98
  40222a:	3110      	adds	r1, #16
  40222c:	2a07      	cmp	r2, #7
  40222e:	9127      	str	r1, [sp, #156]	; 0x9c
  402230:	e883 0081 	stmia.w	r3, {r0, r7}
  402234:	ddef      	ble.n	402216 <_svfprintf_r+0x27a>
  402236:	aa25      	add	r2, sp, #148	; 0x94
  402238:	4629      	mov	r1, r5
  40223a:	4620      	mov	r0, r4
  40223c:	f002 ffee 	bl	40521c <__ssprint_r>
  402240:	2800      	cmp	r0, #0
  402242:	f47f af7d 	bne.w	402140 <_svfprintf_r+0x1a4>
  402246:	f1ab 0b10 	sub.w	fp, fp, #16
  40224a:	f1bb 0f10 	cmp.w	fp, #16
  40224e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402250:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402252:	464b      	mov	r3, r9
  402254:	dce6      	bgt.n	402224 <_svfprintf_r+0x288>
  402256:	4645      	mov	r5, r8
  402258:	460c      	mov	r4, r1
  40225a:	4698      	mov	r8, r3
  40225c:	3201      	adds	r2, #1
  40225e:	4ba9      	ldr	r3, [pc, #676]	; (402504 <_svfprintf_r+0x568>)
  402260:	9226      	str	r2, [sp, #152]	; 0x98
  402262:	445c      	add	r4, fp
  402264:	2a07      	cmp	r2, #7
  402266:	9427      	str	r4, [sp, #156]	; 0x9c
  402268:	e888 0808 	stmia.w	r8, {r3, fp}
  40226c:	f300 8495 	bgt.w	402b9a <_svfprintf_r+0xbfe>
  402270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402274:	f108 0808 	add.w	r8, r8, #8
  402278:	b177      	cbz	r7, 402298 <_svfprintf_r+0x2fc>
  40227a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40227c:	3301      	adds	r3, #1
  40227e:	3401      	adds	r4, #1
  402280:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402284:	2201      	movs	r2, #1
  402286:	2b07      	cmp	r3, #7
  402288:	9427      	str	r4, [sp, #156]	; 0x9c
  40228a:	9326      	str	r3, [sp, #152]	; 0x98
  40228c:	e888 0006 	stmia.w	r8, {r1, r2}
  402290:	f300 83d8 	bgt.w	402a44 <_svfprintf_r+0xaa8>
  402294:	f108 0808 	add.w	r8, r8, #8
  402298:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40229a:	b16b      	cbz	r3, 4022b8 <_svfprintf_r+0x31c>
  40229c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40229e:	3301      	adds	r3, #1
  4022a0:	3402      	adds	r4, #2
  4022a2:	a91e      	add	r1, sp, #120	; 0x78
  4022a4:	2202      	movs	r2, #2
  4022a6:	2b07      	cmp	r3, #7
  4022a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4022aa:	9326      	str	r3, [sp, #152]	; 0x98
  4022ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4022b0:	f300 83d3 	bgt.w	402a5a <_svfprintf_r+0xabe>
  4022b4:	f108 0808 	add.w	r8, r8, #8
  4022b8:	2d80      	cmp	r5, #128	; 0x80
  4022ba:	f000 8313 	beq.w	4028e4 <_svfprintf_r+0x948>
  4022be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4022c2:	1a9f      	subs	r7, r3, r2
  4022c4:	2f00      	cmp	r7, #0
  4022c6:	dd36      	ble.n	402336 <_svfprintf_r+0x39a>
  4022c8:	2f10      	cmp	r7, #16
  4022ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022cc:	4d8e      	ldr	r5, [pc, #568]	; (402508 <_svfprintf_r+0x56c>)
  4022ce:	dd27      	ble.n	402320 <_svfprintf_r+0x384>
  4022d0:	4642      	mov	r2, r8
  4022d2:	4621      	mov	r1, r4
  4022d4:	46b0      	mov	r8, r6
  4022d6:	f04f 0b10 	mov.w	fp, #16
  4022da:	462e      	mov	r6, r5
  4022dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4022de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4022e0:	e004      	b.n	4022ec <_svfprintf_r+0x350>
  4022e2:	3f10      	subs	r7, #16
  4022e4:	2f10      	cmp	r7, #16
  4022e6:	f102 0208 	add.w	r2, r2, #8
  4022ea:	dd15      	ble.n	402318 <_svfprintf_r+0x37c>
  4022ec:	3301      	adds	r3, #1
  4022ee:	3110      	adds	r1, #16
  4022f0:	2b07      	cmp	r3, #7
  4022f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4022f4:	9326      	str	r3, [sp, #152]	; 0x98
  4022f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4022fa:	ddf2      	ble.n	4022e2 <_svfprintf_r+0x346>
  4022fc:	aa25      	add	r2, sp, #148	; 0x94
  4022fe:	4629      	mov	r1, r5
  402300:	4620      	mov	r0, r4
  402302:	f002 ff8b 	bl	40521c <__ssprint_r>
  402306:	2800      	cmp	r0, #0
  402308:	f47f af1a 	bne.w	402140 <_svfprintf_r+0x1a4>
  40230c:	3f10      	subs	r7, #16
  40230e:	2f10      	cmp	r7, #16
  402310:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402312:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402314:	464a      	mov	r2, r9
  402316:	dce9      	bgt.n	4022ec <_svfprintf_r+0x350>
  402318:	4635      	mov	r5, r6
  40231a:	460c      	mov	r4, r1
  40231c:	4646      	mov	r6, r8
  40231e:	4690      	mov	r8, r2
  402320:	3301      	adds	r3, #1
  402322:	443c      	add	r4, r7
  402324:	2b07      	cmp	r3, #7
  402326:	9427      	str	r4, [sp, #156]	; 0x9c
  402328:	9326      	str	r3, [sp, #152]	; 0x98
  40232a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40232e:	f300 837e 	bgt.w	402a2e <_svfprintf_r+0xa92>
  402332:	f108 0808 	add.w	r8, r8, #8
  402336:	9b07      	ldr	r3, [sp, #28]
  402338:	05df      	lsls	r7, r3, #23
  40233a:	f100 8267 	bmi.w	40280c <_svfprintf_r+0x870>
  40233e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402340:	990e      	ldr	r1, [sp, #56]	; 0x38
  402342:	f8c8 6000 	str.w	r6, [r8]
  402346:	3301      	adds	r3, #1
  402348:	440c      	add	r4, r1
  40234a:	2b07      	cmp	r3, #7
  40234c:	9427      	str	r4, [sp, #156]	; 0x9c
  40234e:	f8c8 1004 	str.w	r1, [r8, #4]
  402352:	9326      	str	r3, [sp, #152]	; 0x98
  402354:	f300 834a 	bgt.w	4029ec <_svfprintf_r+0xa50>
  402358:	f108 0808 	add.w	r8, r8, #8
  40235c:	9b07      	ldr	r3, [sp, #28]
  40235e:	075b      	lsls	r3, r3, #29
  402360:	d53a      	bpl.n	4023d8 <_svfprintf_r+0x43c>
  402362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402364:	9a08      	ldr	r2, [sp, #32]
  402366:	1a9d      	subs	r5, r3, r2
  402368:	2d00      	cmp	r5, #0
  40236a:	dd35      	ble.n	4023d8 <_svfprintf_r+0x43c>
  40236c:	2d10      	cmp	r5, #16
  40236e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402370:	dd20      	ble.n	4023b4 <_svfprintf_r+0x418>
  402372:	2610      	movs	r6, #16
  402374:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402376:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40237a:	e004      	b.n	402386 <_svfprintf_r+0x3ea>
  40237c:	3d10      	subs	r5, #16
  40237e:	2d10      	cmp	r5, #16
  402380:	f108 0808 	add.w	r8, r8, #8
  402384:	dd16      	ble.n	4023b4 <_svfprintf_r+0x418>
  402386:	3301      	adds	r3, #1
  402388:	4a5e      	ldr	r2, [pc, #376]	; (402504 <_svfprintf_r+0x568>)
  40238a:	9326      	str	r3, [sp, #152]	; 0x98
  40238c:	3410      	adds	r4, #16
  40238e:	2b07      	cmp	r3, #7
  402390:	9427      	str	r4, [sp, #156]	; 0x9c
  402392:	e888 0044 	stmia.w	r8, {r2, r6}
  402396:	ddf1      	ble.n	40237c <_svfprintf_r+0x3e0>
  402398:	aa25      	add	r2, sp, #148	; 0x94
  40239a:	4659      	mov	r1, fp
  40239c:	4638      	mov	r0, r7
  40239e:	f002 ff3d 	bl	40521c <__ssprint_r>
  4023a2:	2800      	cmp	r0, #0
  4023a4:	f47f aecc 	bne.w	402140 <_svfprintf_r+0x1a4>
  4023a8:	3d10      	subs	r5, #16
  4023aa:	2d10      	cmp	r5, #16
  4023ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023b0:	46c8      	mov	r8, r9
  4023b2:	dce8      	bgt.n	402386 <_svfprintf_r+0x3ea>
  4023b4:	3301      	adds	r3, #1
  4023b6:	4a53      	ldr	r2, [pc, #332]	; (402504 <_svfprintf_r+0x568>)
  4023b8:	9326      	str	r3, [sp, #152]	; 0x98
  4023ba:	442c      	add	r4, r5
  4023bc:	2b07      	cmp	r3, #7
  4023be:	9427      	str	r4, [sp, #156]	; 0x9c
  4023c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4023c4:	dd08      	ble.n	4023d8 <_svfprintf_r+0x43c>
  4023c6:	aa25      	add	r2, sp, #148	; 0x94
  4023c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023cc:	f002 ff26 	bl	40521c <__ssprint_r>
  4023d0:	2800      	cmp	r0, #0
  4023d2:	f47f aeb5 	bne.w	402140 <_svfprintf_r+0x1a4>
  4023d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4023da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4023dc:	9908      	ldr	r1, [sp, #32]
  4023de:	428a      	cmp	r2, r1
  4023e0:	bfac      	ite	ge
  4023e2:	189b      	addge	r3, r3, r2
  4023e4:	185b      	addlt	r3, r3, r1
  4023e6:	9309      	str	r3, [sp, #36]	; 0x24
  4023e8:	2c00      	cmp	r4, #0
  4023ea:	f040 830a 	bne.w	402a02 <_svfprintf_r+0xa66>
  4023ee:	2300      	movs	r3, #0
  4023f0:	9326      	str	r3, [sp, #152]	; 0x98
  4023f2:	46c8      	mov	r8, r9
  4023f4:	e5f9      	b.n	401fea <_svfprintf_r+0x4e>
  4023f6:	9311      	str	r3, [sp, #68]	; 0x44
  4023f8:	f01b 0320 	ands.w	r3, fp, #32
  4023fc:	f040 81e2 	bne.w	4027c4 <_svfprintf_r+0x828>
  402400:	f01b 0210 	ands.w	r2, fp, #16
  402404:	f040 842c 	bne.w	402c60 <_svfprintf_r+0xcc4>
  402408:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40240c:	f000 8428 	beq.w	402c60 <_svfprintf_r+0xcc4>
  402410:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402412:	4613      	mov	r3, r2
  402414:	460a      	mov	r2, r1
  402416:	3204      	adds	r2, #4
  402418:	880c      	ldrh	r4, [r1, #0]
  40241a:	920f      	str	r2, [sp, #60]	; 0x3c
  40241c:	2500      	movs	r5, #0
  40241e:	e6b0      	b.n	402182 <_svfprintf_r+0x1e6>
  402420:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402422:	9311      	str	r3, [sp, #68]	; 0x44
  402424:	6816      	ldr	r6, [r2, #0]
  402426:	2400      	movs	r4, #0
  402428:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40242c:	1d15      	adds	r5, r2, #4
  40242e:	2e00      	cmp	r6, #0
  402430:	f000 86a5 	beq.w	40317e <_svfprintf_r+0x11e2>
  402434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402436:	1c53      	adds	r3, r2, #1
  402438:	f000 8607 	beq.w	40304a <_svfprintf_r+0x10ae>
  40243c:	4621      	mov	r1, r4
  40243e:	4630      	mov	r0, r6
  402440:	f002 fa7e 	bl	404940 <memchr>
  402444:	2800      	cmp	r0, #0
  402446:	f000 86df 	beq.w	403208 <_svfprintf_r+0x126c>
  40244a:	1b83      	subs	r3, r0, r6
  40244c:	930e      	str	r3, [sp, #56]	; 0x38
  40244e:	940a      	str	r4, [sp, #40]	; 0x28
  402450:	950f      	str	r5, [sp, #60]	; 0x3c
  402452:	f8cd b01c 	str.w	fp, [sp, #28]
  402456:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40245a:	9308      	str	r3, [sp, #32]
  40245c:	9412      	str	r4, [sp, #72]	; 0x48
  40245e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402462:	e6b3      	b.n	4021cc <_svfprintf_r+0x230>
  402464:	f89a 3000 	ldrb.w	r3, [sl]
  402468:	2201      	movs	r2, #1
  40246a:	212b      	movs	r1, #43	; 0x2b
  40246c:	e5ee      	b.n	40204c <_svfprintf_r+0xb0>
  40246e:	f04b 0b20 	orr.w	fp, fp, #32
  402472:	f89a 3000 	ldrb.w	r3, [sl]
  402476:	e5e9      	b.n	40204c <_svfprintf_r+0xb0>
  402478:	9311      	str	r3, [sp, #68]	; 0x44
  40247a:	2a00      	cmp	r2, #0
  40247c:	f040 878d 	bne.w	40339a <_svfprintf_r+0x13fe>
  402480:	4b22      	ldr	r3, [pc, #136]	; (40250c <_svfprintf_r+0x570>)
  402482:	9318      	str	r3, [sp, #96]	; 0x60
  402484:	f01b 0f20 	tst.w	fp, #32
  402488:	f040 8111 	bne.w	4026ae <_svfprintf_r+0x712>
  40248c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40248e:	f01b 0f10 	tst.w	fp, #16
  402492:	4613      	mov	r3, r2
  402494:	f040 83df 	bne.w	402c56 <_svfprintf_r+0xcba>
  402498:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40249c:	f000 83db 	beq.w	402c56 <_svfprintf_r+0xcba>
  4024a0:	3304      	adds	r3, #4
  4024a2:	8814      	ldrh	r4, [r2, #0]
  4024a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4024a6:	2500      	movs	r5, #0
  4024a8:	f01b 0f01 	tst.w	fp, #1
  4024ac:	f000 810c 	beq.w	4026c8 <_svfprintf_r+0x72c>
  4024b0:	ea54 0305 	orrs.w	r3, r4, r5
  4024b4:	f000 8108 	beq.w	4026c8 <_svfprintf_r+0x72c>
  4024b8:	2330      	movs	r3, #48	; 0x30
  4024ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4024be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4024c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4024c6:	f04b 0b02 	orr.w	fp, fp, #2
  4024ca:	2302      	movs	r3, #2
  4024cc:	e659      	b.n	402182 <_svfprintf_r+0x1e6>
  4024ce:	f89a 3000 	ldrb.w	r3, [sl]
  4024d2:	2900      	cmp	r1, #0
  4024d4:	f47f adba 	bne.w	40204c <_svfprintf_r+0xb0>
  4024d8:	2201      	movs	r2, #1
  4024da:	2120      	movs	r1, #32
  4024dc:	e5b6      	b.n	40204c <_svfprintf_r+0xb0>
  4024de:	f04b 0b01 	orr.w	fp, fp, #1
  4024e2:	f89a 3000 	ldrb.w	r3, [sl]
  4024e6:	e5b1      	b.n	40204c <_svfprintf_r+0xb0>
  4024e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4024ea:	6823      	ldr	r3, [r4, #0]
  4024ec:	930d      	str	r3, [sp, #52]	; 0x34
  4024ee:	4618      	mov	r0, r3
  4024f0:	2800      	cmp	r0, #0
  4024f2:	4623      	mov	r3, r4
  4024f4:	f103 0304 	add.w	r3, r3, #4
  4024f8:	f6ff ae0a 	blt.w	402110 <_svfprintf_r+0x174>
  4024fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4024fe:	f89a 3000 	ldrb.w	r3, [sl]
  402502:	e5a3      	b.n	40204c <_svfprintf_r+0xb0>
  402504:	00406460 	.word	0x00406460
  402508:	00406470 	.word	0x00406470
  40250c:	00406440 	.word	0x00406440
  402510:	f04b 0b10 	orr.w	fp, fp, #16
  402514:	f01b 0f20 	tst.w	fp, #32
  402518:	9311      	str	r3, [sp, #68]	; 0x44
  40251a:	f43f ae23 	beq.w	402164 <_svfprintf_r+0x1c8>
  40251e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402520:	3507      	adds	r5, #7
  402522:	f025 0307 	bic.w	r3, r5, #7
  402526:	f103 0208 	add.w	r2, r3, #8
  40252a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40252e:	920f      	str	r2, [sp, #60]	; 0x3c
  402530:	2301      	movs	r3, #1
  402532:	e626      	b.n	402182 <_svfprintf_r+0x1e6>
  402534:	f89a 3000 	ldrb.w	r3, [sl]
  402538:	2b2a      	cmp	r3, #42	; 0x2a
  40253a:	f10a 0401 	add.w	r4, sl, #1
  40253e:	f000 871f 	beq.w	403380 <_svfprintf_r+0x13e4>
  402542:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402546:	2809      	cmp	r0, #9
  402548:	46a2      	mov	sl, r4
  40254a:	f200 86ab 	bhi.w	4032a4 <_svfprintf_r+0x1308>
  40254e:	2300      	movs	r3, #0
  402550:	461c      	mov	r4, r3
  402552:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402556:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40255a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40255e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402562:	2809      	cmp	r0, #9
  402564:	d9f5      	bls.n	402552 <_svfprintf_r+0x5b6>
  402566:	940a      	str	r4, [sp, #40]	; 0x28
  402568:	e572      	b.n	402050 <_svfprintf_r+0xb4>
  40256a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40256e:	f89a 3000 	ldrb.w	r3, [sl]
  402572:	e56b      	b.n	40204c <_svfprintf_r+0xb0>
  402574:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402578:	f89a 3000 	ldrb.w	r3, [sl]
  40257c:	e566      	b.n	40204c <_svfprintf_r+0xb0>
  40257e:	f89a 3000 	ldrb.w	r3, [sl]
  402582:	2b6c      	cmp	r3, #108	; 0x6c
  402584:	bf03      	ittte	eq
  402586:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40258a:	f04b 0b20 	orreq.w	fp, fp, #32
  40258e:	f10a 0a01 	addeq.w	sl, sl, #1
  402592:	f04b 0b10 	orrne.w	fp, fp, #16
  402596:	e559      	b.n	40204c <_svfprintf_r+0xb0>
  402598:	2a00      	cmp	r2, #0
  40259a:	f040 8709 	bne.w	4033b0 <_svfprintf_r+0x1414>
  40259e:	f01b 0f20 	tst.w	fp, #32
  4025a2:	f040 84f7 	bne.w	402f94 <_svfprintf_r+0xff8>
  4025a6:	f01b 0f10 	tst.w	fp, #16
  4025aa:	f040 84aa 	bne.w	402f02 <_svfprintf_r+0xf66>
  4025ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025b2:	f000 84a6 	beq.w	402f02 <_svfprintf_r+0xf66>
  4025b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025b8:	6813      	ldr	r3, [r2, #0]
  4025ba:	3204      	adds	r2, #4
  4025bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4025be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4025c2:	801a      	strh	r2, [r3, #0]
  4025c4:	e511      	b.n	401fea <_svfprintf_r+0x4e>
  4025c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025c8:	4bb2      	ldr	r3, [pc, #712]	; (402894 <_svfprintf_r+0x8f8>)
  4025ca:	680c      	ldr	r4, [r1, #0]
  4025cc:	9318      	str	r3, [sp, #96]	; 0x60
  4025ce:	2230      	movs	r2, #48	; 0x30
  4025d0:	2378      	movs	r3, #120	; 0x78
  4025d2:	3104      	adds	r1, #4
  4025d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4025d8:	9311      	str	r3, [sp, #68]	; 0x44
  4025da:	f04b 0b02 	orr.w	fp, fp, #2
  4025de:	910f      	str	r1, [sp, #60]	; 0x3c
  4025e0:	2500      	movs	r5, #0
  4025e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4025e6:	2302      	movs	r3, #2
  4025e8:	e5cb      	b.n	402182 <_svfprintf_r+0x1e6>
  4025ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025ec:	9311      	str	r3, [sp, #68]	; 0x44
  4025ee:	680a      	ldr	r2, [r1, #0]
  4025f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4025f4:	2300      	movs	r3, #0
  4025f6:	460a      	mov	r2, r1
  4025f8:	461f      	mov	r7, r3
  4025fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025fe:	3204      	adds	r2, #4
  402600:	2301      	movs	r3, #1
  402602:	9308      	str	r3, [sp, #32]
  402604:	f8cd b01c 	str.w	fp, [sp, #28]
  402608:	970a      	str	r7, [sp, #40]	; 0x28
  40260a:	9712      	str	r7, [sp, #72]	; 0x48
  40260c:	920f      	str	r2, [sp, #60]	; 0x3c
  40260e:	930e      	str	r3, [sp, #56]	; 0x38
  402610:	ae28      	add	r6, sp, #160	; 0xa0
  402612:	e5df      	b.n	4021d4 <_svfprintf_r+0x238>
  402614:	9311      	str	r3, [sp, #68]	; 0x44
  402616:	2a00      	cmp	r2, #0
  402618:	f040 86e2 	bne.w	4033e0 <_svfprintf_r+0x1444>
  40261c:	f01b 0f20 	tst.w	fp, #32
  402620:	d15d      	bne.n	4026de <_svfprintf_r+0x742>
  402622:	f01b 0f10 	tst.w	fp, #16
  402626:	f040 8306 	bne.w	402c36 <_svfprintf_r+0xc9a>
  40262a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40262e:	f000 8302 	beq.w	402c36 <_svfprintf_r+0xc9a>
  402632:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402634:	f9b1 4000 	ldrsh.w	r4, [r1]
  402638:	3104      	adds	r1, #4
  40263a:	17e5      	asrs	r5, r4, #31
  40263c:	4622      	mov	r2, r4
  40263e:	462b      	mov	r3, r5
  402640:	910f      	str	r1, [sp, #60]	; 0x3c
  402642:	2a00      	cmp	r2, #0
  402644:	f173 0300 	sbcs.w	r3, r3, #0
  402648:	db58      	blt.n	4026fc <_svfprintf_r+0x760>
  40264a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40264c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402650:	1c4a      	adds	r2, r1, #1
  402652:	f04f 0301 	mov.w	r3, #1
  402656:	f47f ad9b 	bne.w	402190 <_svfprintf_r+0x1f4>
  40265a:	ea54 0205 	orrs.w	r2, r4, r5
  40265e:	f000 81dc 	beq.w	402a1a <_svfprintf_r+0xa7e>
  402662:	f8cd b01c 	str.w	fp, [sp, #28]
  402666:	2b01      	cmp	r3, #1
  402668:	f000 8278 	beq.w	402b5c <_svfprintf_r+0xbc0>
  40266c:	2b02      	cmp	r3, #2
  40266e:	f040 8203 	bne.w	402a78 <_svfprintf_r+0xadc>
  402672:	9818      	ldr	r0, [sp, #96]	; 0x60
  402674:	464e      	mov	r6, r9
  402676:	0923      	lsrs	r3, r4, #4
  402678:	f004 010f 	and.w	r1, r4, #15
  40267c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402680:	092a      	lsrs	r2, r5, #4
  402682:	461c      	mov	r4, r3
  402684:	4615      	mov	r5, r2
  402686:	5c43      	ldrb	r3, [r0, r1]
  402688:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40268c:	ea54 0305 	orrs.w	r3, r4, r5
  402690:	d1f1      	bne.n	402676 <_svfprintf_r+0x6da>
  402692:	eba9 0306 	sub.w	r3, r9, r6
  402696:	930e      	str	r3, [sp, #56]	; 0x38
  402698:	e590      	b.n	4021bc <_svfprintf_r+0x220>
  40269a:	9311      	str	r3, [sp, #68]	; 0x44
  40269c:	2a00      	cmp	r2, #0
  40269e:	f040 869b 	bne.w	4033d8 <_svfprintf_r+0x143c>
  4026a2:	4b7d      	ldr	r3, [pc, #500]	; (402898 <_svfprintf_r+0x8fc>)
  4026a4:	9318      	str	r3, [sp, #96]	; 0x60
  4026a6:	f01b 0f20 	tst.w	fp, #32
  4026aa:	f43f aeef 	beq.w	40248c <_svfprintf_r+0x4f0>
  4026ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026b0:	3507      	adds	r5, #7
  4026b2:	f025 0307 	bic.w	r3, r5, #7
  4026b6:	f103 0208 	add.w	r2, r3, #8
  4026ba:	f01b 0f01 	tst.w	fp, #1
  4026be:	920f      	str	r2, [sp, #60]	; 0x3c
  4026c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4026c4:	f47f aef4 	bne.w	4024b0 <_svfprintf_r+0x514>
  4026c8:	2302      	movs	r3, #2
  4026ca:	e55a      	b.n	402182 <_svfprintf_r+0x1e6>
  4026cc:	9311      	str	r3, [sp, #68]	; 0x44
  4026ce:	2a00      	cmp	r2, #0
  4026d0:	f040 867e 	bne.w	4033d0 <_svfprintf_r+0x1434>
  4026d4:	f04b 0b10 	orr.w	fp, fp, #16
  4026d8:	f01b 0f20 	tst.w	fp, #32
  4026dc:	d0a1      	beq.n	402622 <_svfprintf_r+0x686>
  4026de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026e0:	3507      	adds	r5, #7
  4026e2:	f025 0507 	bic.w	r5, r5, #7
  4026e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4026ea:	2a00      	cmp	r2, #0
  4026ec:	f105 0108 	add.w	r1, r5, #8
  4026f0:	461d      	mov	r5, r3
  4026f2:	f173 0300 	sbcs.w	r3, r3, #0
  4026f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4026f8:	4614      	mov	r4, r2
  4026fa:	daa6      	bge.n	40264a <_svfprintf_r+0x6ae>
  4026fc:	272d      	movs	r7, #45	; 0x2d
  4026fe:	4264      	negs	r4, r4
  402700:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402704:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402708:	2301      	movs	r3, #1
  40270a:	e53d      	b.n	402188 <_svfprintf_r+0x1ec>
  40270c:	9311      	str	r3, [sp, #68]	; 0x44
  40270e:	2a00      	cmp	r2, #0
  402710:	f040 865a 	bne.w	4033c8 <_svfprintf_r+0x142c>
  402714:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402716:	3507      	adds	r5, #7
  402718:	f025 0307 	bic.w	r3, r5, #7
  40271c:	f103 0208 	add.w	r2, r3, #8
  402720:	920f      	str	r2, [sp, #60]	; 0x3c
  402722:	681a      	ldr	r2, [r3, #0]
  402724:	9214      	str	r2, [sp, #80]	; 0x50
  402726:	685b      	ldr	r3, [r3, #4]
  402728:	9315      	str	r3, [sp, #84]	; 0x54
  40272a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40272c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40272e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402732:	4628      	mov	r0, r5
  402734:	4621      	mov	r1, r4
  402736:	f04f 32ff 	mov.w	r2, #4294967295
  40273a:	4b58      	ldr	r3, [pc, #352]	; (40289c <_svfprintf_r+0x900>)
  40273c:	f003 fe24 	bl	406388 <__aeabi_dcmpun>
  402740:	2800      	cmp	r0, #0
  402742:	f040 8348 	bne.w	402dd6 <_svfprintf_r+0xe3a>
  402746:	4628      	mov	r0, r5
  402748:	4621      	mov	r1, r4
  40274a:	f04f 32ff 	mov.w	r2, #4294967295
  40274e:	4b53      	ldr	r3, [pc, #332]	; (40289c <_svfprintf_r+0x900>)
  402750:	f003 fdfc 	bl	40634c <__aeabi_dcmple>
  402754:	2800      	cmp	r0, #0
  402756:	f040 833e 	bne.w	402dd6 <_svfprintf_r+0xe3a>
  40275a:	a814      	add	r0, sp, #80	; 0x50
  40275c:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40275e:	f003 fdeb 	bl	406338 <__aeabi_dcmplt>
  402762:	2800      	cmp	r0, #0
  402764:	f040 852f 	bne.w	4031c6 <_svfprintf_r+0x122a>
  402768:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40276c:	4e4c      	ldr	r6, [pc, #304]	; (4028a0 <_svfprintf_r+0x904>)
  40276e:	4b4d      	ldr	r3, [pc, #308]	; (4028a4 <_svfprintf_r+0x908>)
  402770:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402774:	9007      	str	r0, [sp, #28]
  402776:	9811      	ldr	r0, [sp, #68]	; 0x44
  402778:	2203      	movs	r2, #3
  40277a:	2100      	movs	r1, #0
  40277c:	9208      	str	r2, [sp, #32]
  40277e:	910a      	str	r1, [sp, #40]	; 0x28
  402780:	2847      	cmp	r0, #71	; 0x47
  402782:	bfd8      	it	le
  402784:	461e      	movle	r6, r3
  402786:	920e      	str	r2, [sp, #56]	; 0x38
  402788:	9112      	str	r1, [sp, #72]	; 0x48
  40278a:	e51f      	b.n	4021cc <_svfprintf_r+0x230>
  40278c:	f04b 0b08 	orr.w	fp, fp, #8
  402790:	f89a 3000 	ldrb.w	r3, [sl]
  402794:	e45a      	b.n	40204c <_svfprintf_r+0xb0>
  402796:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40279a:	2300      	movs	r3, #0
  40279c:	461c      	mov	r4, r3
  40279e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4027a2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4027a6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4027aa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4027ae:	2809      	cmp	r0, #9
  4027b0:	d9f5      	bls.n	40279e <_svfprintf_r+0x802>
  4027b2:	940d      	str	r4, [sp, #52]	; 0x34
  4027b4:	e44c      	b.n	402050 <_svfprintf_r+0xb4>
  4027b6:	f04b 0b10 	orr.w	fp, fp, #16
  4027ba:	9311      	str	r3, [sp, #68]	; 0x44
  4027bc:	f01b 0320 	ands.w	r3, fp, #32
  4027c0:	f43f ae1e 	beq.w	402400 <_svfprintf_r+0x464>
  4027c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027c6:	3507      	adds	r5, #7
  4027c8:	f025 0307 	bic.w	r3, r5, #7
  4027cc:	f103 0208 	add.w	r2, r3, #8
  4027d0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4027d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4027d6:	2300      	movs	r3, #0
  4027d8:	e4d3      	b.n	402182 <_svfprintf_r+0x1e6>
  4027da:	9311      	str	r3, [sp, #68]	; 0x44
  4027dc:	2a00      	cmp	r2, #0
  4027de:	f040 85e0 	bne.w	4033a2 <_svfprintf_r+0x1406>
  4027e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4027e4:	2a00      	cmp	r2, #0
  4027e6:	f43f aca4 	beq.w	402132 <_svfprintf_r+0x196>
  4027ea:	2300      	movs	r3, #0
  4027ec:	2101      	movs	r1, #1
  4027ee:	461f      	mov	r7, r3
  4027f0:	9108      	str	r1, [sp, #32]
  4027f2:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4027f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4027fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027fe:	930a      	str	r3, [sp, #40]	; 0x28
  402800:	9312      	str	r3, [sp, #72]	; 0x48
  402802:	910e      	str	r1, [sp, #56]	; 0x38
  402804:	ae28      	add	r6, sp, #160	; 0xa0
  402806:	e4e5      	b.n	4021d4 <_svfprintf_r+0x238>
  402808:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40280a:	e535      	b.n	402278 <_svfprintf_r+0x2dc>
  40280c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40280e:	2b65      	cmp	r3, #101	; 0x65
  402810:	f340 80a6 	ble.w	402960 <_svfprintf_r+0x9c4>
  402814:	a814      	add	r0, sp, #80	; 0x50
  402816:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402818:	f003 fd84 	bl	406324 <__aeabi_dcmpeq>
  40281c:	2800      	cmp	r0, #0
  40281e:	f000 814f 	beq.w	402ac0 <_svfprintf_r+0xb24>
  402822:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402824:	4a20      	ldr	r2, [pc, #128]	; (4028a8 <_svfprintf_r+0x90c>)
  402826:	f8c8 2000 	str.w	r2, [r8]
  40282a:	3301      	adds	r3, #1
  40282c:	3401      	adds	r4, #1
  40282e:	2201      	movs	r2, #1
  402830:	2b07      	cmp	r3, #7
  402832:	9427      	str	r4, [sp, #156]	; 0x9c
  402834:	9326      	str	r3, [sp, #152]	; 0x98
  402836:	f8c8 2004 	str.w	r2, [r8, #4]
  40283a:	f300 836a 	bgt.w	402f12 <_svfprintf_r+0xf76>
  40283e:	f108 0808 	add.w	r8, r8, #8
  402842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402844:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402846:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402848:	4293      	cmp	r3, r2
  40284a:	db03      	blt.n	402854 <_svfprintf_r+0x8b8>
  40284c:	9b07      	ldr	r3, [sp, #28]
  40284e:	07dd      	lsls	r5, r3, #31
  402850:	f57f ad84 	bpl.w	40235c <_svfprintf_r+0x3c0>
  402854:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402856:	9919      	ldr	r1, [sp, #100]	; 0x64
  402858:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40285a:	f8c8 2000 	str.w	r2, [r8]
  40285e:	3301      	adds	r3, #1
  402860:	440c      	add	r4, r1
  402862:	2b07      	cmp	r3, #7
  402864:	f8c8 1004 	str.w	r1, [r8, #4]
  402868:	9427      	str	r4, [sp, #156]	; 0x9c
  40286a:	9326      	str	r3, [sp, #152]	; 0x98
  40286c:	f300 839e 	bgt.w	402fac <_svfprintf_r+0x1010>
  402870:	f108 0808 	add.w	r8, r8, #8
  402874:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402876:	1e5e      	subs	r6, r3, #1
  402878:	2e00      	cmp	r6, #0
  40287a:	f77f ad6f 	ble.w	40235c <_svfprintf_r+0x3c0>
  40287e:	2e10      	cmp	r6, #16
  402880:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402882:	4d0a      	ldr	r5, [pc, #40]	; (4028ac <_svfprintf_r+0x910>)
  402884:	f340 81f5 	ble.w	402c72 <_svfprintf_r+0xcd6>
  402888:	4622      	mov	r2, r4
  40288a:	2710      	movs	r7, #16
  40288c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402890:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402892:	e013      	b.n	4028bc <_svfprintf_r+0x920>
  402894:	00406440 	.word	0x00406440
  402898:	0040642c 	.word	0x0040642c
  40289c:	7fefffff 	.word	0x7fefffff
  4028a0:	00406420 	.word	0x00406420
  4028a4:	0040641c 	.word	0x0040641c
  4028a8:	0040645c 	.word	0x0040645c
  4028ac:	00406470 	.word	0x00406470
  4028b0:	f108 0808 	add.w	r8, r8, #8
  4028b4:	3e10      	subs	r6, #16
  4028b6:	2e10      	cmp	r6, #16
  4028b8:	f340 81da 	ble.w	402c70 <_svfprintf_r+0xcd4>
  4028bc:	3301      	adds	r3, #1
  4028be:	3210      	adds	r2, #16
  4028c0:	2b07      	cmp	r3, #7
  4028c2:	9227      	str	r2, [sp, #156]	; 0x9c
  4028c4:	9326      	str	r3, [sp, #152]	; 0x98
  4028c6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028ca:	ddf1      	ble.n	4028b0 <_svfprintf_r+0x914>
  4028cc:	aa25      	add	r2, sp, #148	; 0x94
  4028ce:	4621      	mov	r1, r4
  4028d0:	4658      	mov	r0, fp
  4028d2:	f002 fca3 	bl	40521c <__ssprint_r>
  4028d6:	2800      	cmp	r0, #0
  4028d8:	f47f ac32 	bne.w	402140 <_svfprintf_r+0x1a4>
  4028dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4028de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028e0:	46c8      	mov	r8, r9
  4028e2:	e7e7      	b.n	4028b4 <_svfprintf_r+0x918>
  4028e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4028e6:	9a08      	ldr	r2, [sp, #32]
  4028e8:	1a9f      	subs	r7, r3, r2
  4028ea:	2f00      	cmp	r7, #0
  4028ec:	f77f ace7 	ble.w	4022be <_svfprintf_r+0x322>
  4028f0:	2f10      	cmp	r7, #16
  4028f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028f4:	4db6      	ldr	r5, [pc, #728]	; (402bd0 <_svfprintf_r+0xc34>)
  4028f6:	dd27      	ble.n	402948 <_svfprintf_r+0x9ac>
  4028f8:	4642      	mov	r2, r8
  4028fa:	4621      	mov	r1, r4
  4028fc:	46b0      	mov	r8, r6
  4028fe:	f04f 0b10 	mov.w	fp, #16
  402902:	462e      	mov	r6, r5
  402904:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402906:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402908:	e004      	b.n	402914 <_svfprintf_r+0x978>
  40290a:	3f10      	subs	r7, #16
  40290c:	2f10      	cmp	r7, #16
  40290e:	f102 0208 	add.w	r2, r2, #8
  402912:	dd15      	ble.n	402940 <_svfprintf_r+0x9a4>
  402914:	3301      	adds	r3, #1
  402916:	3110      	adds	r1, #16
  402918:	2b07      	cmp	r3, #7
  40291a:	9127      	str	r1, [sp, #156]	; 0x9c
  40291c:	9326      	str	r3, [sp, #152]	; 0x98
  40291e:	e882 0840 	stmia.w	r2, {r6, fp}
  402922:	ddf2      	ble.n	40290a <_svfprintf_r+0x96e>
  402924:	aa25      	add	r2, sp, #148	; 0x94
  402926:	4629      	mov	r1, r5
  402928:	4620      	mov	r0, r4
  40292a:	f002 fc77 	bl	40521c <__ssprint_r>
  40292e:	2800      	cmp	r0, #0
  402930:	f47f ac06 	bne.w	402140 <_svfprintf_r+0x1a4>
  402934:	3f10      	subs	r7, #16
  402936:	2f10      	cmp	r7, #16
  402938:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40293a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40293c:	464a      	mov	r2, r9
  40293e:	dce9      	bgt.n	402914 <_svfprintf_r+0x978>
  402940:	4635      	mov	r5, r6
  402942:	460c      	mov	r4, r1
  402944:	4646      	mov	r6, r8
  402946:	4690      	mov	r8, r2
  402948:	3301      	adds	r3, #1
  40294a:	443c      	add	r4, r7
  40294c:	2b07      	cmp	r3, #7
  40294e:	9427      	str	r4, [sp, #156]	; 0x9c
  402950:	9326      	str	r3, [sp, #152]	; 0x98
  402952:	e888 00a0 	stmia.w	r8, {r5, r7}
  402956:	f300 8232 	bgt.w	402dbe <_svfprintf_r+0xe22>
  40295a:	f108 0808 	add.w	r8, r8, #8
  40295e:	e4ae      	b.n	4022be <_svfprintf_r+0x322>
  402960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402962:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402964:	2b01      	cmp	r3, #1
  402966:	f340 81fe 	ble.w	402d66 <_svfprintf_r+0xdca>
  40296a:	3701      	adds	r7, #1
  40296c:	3401      	adds	r4, #1
  40296e:	2301      	movs	r3, #1
  402970:	2f07      	cmp	r7, #7
  402972:	9427      	str	r4, [sp, #156]	; 0x9c
  402974:	9726      	str	r7, [sp, #152]	; 0x98
  402976:	f8c8 6000 	str.w	r6, [r8]
  40297a:	f8c8 3004 	str.w	r3, [r8, #4]
  40297e:	f300 8203 	bgt.w	402d88 <_svfprintf_r+0xdec>
  402982:	f108 0808 	add.w	r8, r8, #8
  402986:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402988:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40298a:	f8c8 3000 	str.w	r3, [r8]
  40298e:	3701      	adds	r7, #1
  402990:	4414      	add	r4, r2
  402992:	2f07      	cmp	r7, #7
  402994:	9427      	str	r4, [sp, #156]	; 0x9c
  402996:	9726      	str	r7, [sp, #152]	; 0x98
  402998:	f8c8 2004 	str.w	r2, [r8, #4]
  40299c:	f300 8200 	bgt.w	402da0 <_svfprintf_r+0xe04>
  4029a0:	f108 0808 	add.w	r8, r8, #8
  4029a4:	a814      	add	r0, sp, #80	; 0x50
  4029a6:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4029a8:	f003 fcbc 	bl	406324 <__aeabi_dcmpeq>
  4029ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029ae:	2800      	cmp	r0, #0
  4029b0:	f040 8101 	bne.w	402bb6 <_svfprintf_r+0xc1a>
  4029b4:	3b01      	subs	r3, #1
  4029b6:	3701      	adds	r7, #1
  4029b8:	3601      	adds	r6, #1
  4029ba:	441c      	add	r4, r3
  4029bc:	2f07      	cmp	r7, #7
  4029be:	9726      	str	r7, [sp, #152]	; 0x98
  4029c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4029c2:	f8c8 6000 	str.w	r6, [r8]
  4029c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4029ca:	f300 8128 	bgt.w	402c1e <_svfprintf_r+0xc82>
  4029ce:	f108 0808 	add.w	r8, r8, #8
  4029d2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4029d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4029d8:	3701      	adds	r7, #1
  4029da:	4414      	add	r4, r2
  4029dc:	ab21      	add	r3, sp, #132	; 0x84
  4029de:	2f07      	cmp	r7, #7
  4029e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4029e2:	9726      	str	r7, [sp, #152]	; 0x98
  4029e4:	f8c8 3000 	str.w	r3, [r8]
  4029e8:	f77f acb6 	ble.w	402358 <_svfprintf_r+0x3bc>
  4029ec:	aa25      	add	r2, sp, #148	; 0x94
  4029ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029f2:	f002 fc13 	bl	40521c <__ssprint_r>
  4029f6:	2800      	cmp	r0, #0
  4029f8:	f47f aba2 	bne.w	402140 <_svfprintf_r+0x1a4>
  4029fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029fe:	46c8      	mov	r8, r9
  402a00:	e4ac      	b.n	40235c <_svfprintf_r+0x3c0>
  402a02:	aa25      	add	r2, sp, #148	; 0x94
  402a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a08:	f002 fc08 	bl	40521c <__ssprint_r>
  402a0c:	2800      	cmp	r0, #0
  402a0e:	f43f acee 	beq.w	4023ee <_svfprintf_r+0x452>
  402a12:	f7ff bb95 	b.w	402140 <_svfprintf_r+0x1a4>
  402a16:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402a1a:	2b01      	cmp	r3, #1
  402a1c:	f000 8135 	beq.w	402c8a <_svfprintf_r+0xcee>
  402a20:	2b02      	cmp	r3, #2
  402a22:	d125      	bne.n	402a70 <_svfprintf_r+0xad4>
  402a24:	f8cd b01c 	str.w	fp, [sp, #28]
  402a28:	2400      	movs	r4, #0
  402a2a:	2500      	movs	r5, #0
  402a2c:	e621      	b.n	402672 <_svfprintf_r+0x6d6>
  402a2e:	aa25      	add	r2, sp, #148	; 0x94
  402a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a32:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a34:	f002 fbf2 	bl	40521c <__ssprint_r>
  402a38:	2800      	cmp	r0, #0
  402a3a:	f47f ab81 	bne.w	402140 <_svfprintf_r+0x1a4>
  402a3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a40:	46c8      	mov	r8, r9
  402a42:	e478      	b.n	402336 <_svfprintf_r+0x39a>
  402a44:	aa25      	add	r2, sp, #148	; 0x94
  402a46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a48:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a4a:	f002 fbe7 	bl	40521c <__ssprint_r>
  402a4e:	2800      	cmp	r0, #0
  402a50:	f47f ab76 	bne.w	402140 <_svfprintf_r+0x1a4>
  402a54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a56:	46c8      	mov	r8, r9
  402a58:	e41e      	b.n	402298 <_svfprintf_r+0x2fc>
  402a5a:	aa25      	add	r2, sp, #148	; 0x94
  402a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a60:	f002 fbdc 	bl	40521c <__ssprint_r>
  402a64:	2800      	cmp	r0, #0
  402a66:	f47f ab6b 	bne.w	402140 <_svfprintf_r+0x1a4>
  402a6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a6c:	46c8      	mov	r8, r9
  402a6e:	e423      	b.n	4022b8 <_svfprintf_r+0x31c>
  402a70:	f8cd b01c 	str.w	fp, [sp, #28]
  402a74:	2400      	movs	r4, #0
  402a76:	2500      	movs	r5, #0
  402a78:	4649      	mov	r1, r9
  402a7a:	e000      	b.n	402a7e <_svfprintf_r+0xae2>
  402a7c:	4631      	mov	r1, r6
  402a7e:	08e2      	lsrs	r2, r4, #3
  402a80:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a84:	08e8      	lsrs	r0, r5, #3
  402a86:	f004 0307 	and.w	r3, r4, #7
  402a8a:	4605      	mov	r5, r0
  402a8c:	4614      	mov	r4, r2
  402a8e:	3330      	adds	r3, #48	; 0x30
  402a90:	ea54 0205 	orrs.w	r2, r4, r5
  402a94:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a98:	f101 36ff 	add.w	r6, r1, #4294967295
  402a9c:	d1ee      	bne.n	402a7c <_svfprintf_r+0xae0>
  402a9e:	9a07      	ldr	r2, [sp, #28]
  402aa0:	07d2      	lsls	r2, r2, #31
  402aa2:	f57f adf6 	bpl.w	402692 <_svfprintf_r+0x6f6>
  402aa6:	2b30      	cmp	r3, #48	; 0x30
  402aa8:	f43f adf3 	beq.w	402692 <_svfprintf_r+0x6f6>
  402aac:	3902      	subs	r1, #2
  402aae:	2330      	movs	r3, #48	; 0x30
  402ab0:	f806 3c01 	strb.w	r3, [r6, #-1]
  402ab4:	eba9 0301 	sub.w	r3, r9, r1
  402ab8:	930e      	str	r3, [sp, #56]	; 0x38
  402aba:	460e      	mov	r6, r1
  402abc:	f7ff bb7e 	b.w	4021bc <_svfprintf_r+0x220>
  402ac0:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ac2:	2900      	cmp	r1, #0
  402ac4:	f340 822f 	ble.w	402f26 <_svfprintf_r+0xf8a>
  402ac8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402aca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402acc:	4293      	cmp	r3, r2
  402ace:	bfa8      	it	ge
  402ad0:	4613      	movge	r3, r2
  402ad2:	2b00      	cmp	r3, #0
  402ad4:	461f      	mov	r7, r3
  402ad6:	dd0d      	ble.n	402af4 <_svfprintf_r+0xb58>
  402ad8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ada:	f8c8 6000 	str.w	r6, [r8]
  402ade:	3301      	adds	r3, #1
  402ae0:	443c      	add	r4, r7
  402ae2:	2b07      	cmp	r3, #7
  402ae4:	9427      	str	r4, [sp, #156]	; 0x9c
  402ae6:	f8c8 7004 	str.w	r7, [r8, #4]
  402aea:	9326      	str	r3, [sp, #152]	; 0x98
  402aec:	f300 8320 	bgt.w	403130 <_svfprintf_r+0x1194>
  402af0:	f108 0808 	add.w	r8, r8, #8
  402af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402af6:	2f00      	cmp	r7, #0
  402af8:	bfa8      	it	ge
  402afa:	1bdb      	subge	r3, r3, r7
  402afc:	2b00      	cmp	r3, #0
  402afe:	461f      	mov	r7, r3
  402b00:	f340 80d7 	ble.w	402cb2 <_svfprintf_r+0xd16>
  402b04:	2f10      	cmp	r7, #16
  402b06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b08:	4d31      	ldr	r5, [pc, #196]	; (402bd0 <_svfprintf_r+0xc34>)
  402b0a:	f340 81ee 	ble.w	402eea <_svfprintf_r+0xf4e>
  402b0e:	4642      	mov	r2, r8
  402b10:	4621      	mov	r1, r4
  402b12:	46b0      	mov	r8, r6
  402b14:	f04f 0b10 	mov.w	fp, #16
  402b18:	462e      	mov	r6, r5
  402b1a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402b1e:	e004      	b.n	402b2a <_svfprintf_r+0xb8e>
  402b20:	3208      	adds	r2, #8
  402b22:	3f10      	subs	r7, #16
  402b24:	2f10      	cmp	r7, #16
  402b26:	f340 81dc 	ble.w	402ee2 <_svfprintf_r+0xf46>
  402b2a:	3301      	adds	r3, #1
  402b2c:	3110      	adds	r1, #16
  402b2e:	2b07      	cmp	r3, #7
  402b30:	9127      	str	r1, [sp, #156]	; 0x9c
  402b32:	9326      	str	r3, [sp, #152]	; 0x98
  402b34:	e882 0840 	stmia.w	r2, {r6, fp}
  402b38:	ddf2      	ble.n	402b20 <_svfprintf_r+0xb84>
  402b3a:	aa25      	add	r2, sp, #148	; 0x94
  402b3c:	4629      	mov	r1, r5
  402b3e:	4620      	mov	r0, r4
  402b40:	f002 fb6c 	bl	40521c <__ssprint_r>
  402b44:	2800      	cmp	r0, #0
  402b46:	f47f aafb 	bne.w	402140 <_svfprintf_r+0x1a4>
  402b4a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b4e:	464a      	mov	r2, r9
  402b50:	e7e7      	b.n	402b22 <_svfprintf_r+0xb86>
  402b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b54:	930e      	str	r3, [sp, #56]	; 0x38
  402b56:	464e      	mov	r6, r9
  402b58:	f7ff bb30 	b.w	4021bc <_svfprintf_r+0x220>
  402b5c:	2d00      	cmp	r5, #0
  402b5e:	bf08      	it	eq
  402b60:	2c0a      	cmpeq	r4, #10
  402b62:	f0c0 8090 	bcc.w	402c86 <_svfprintf_r+0xcea>
  402b66:	464e      	mov	r6, r9
  402b68:	4620      	mov	r0, r4
  402b6a:	4629      	mov	r1, r5
  402b6c:	220a      	movs	r2, #10
  402b6e:	2300      	movs	r3, #0
  402b70:	f7fe fff0 	bl	401b54 <__aeabi_uldivmod>
  402b74:	3230      	adds	r2, #48	; 0x30
  402b76:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402b7a:	4620      	mov	r0, r4
  402b7c:	4629      	mov	r1, r5
  402b7e:	2300      	movs	r3, #0
  402b80:	220a      	movs	r2, #10
  402b82:	f7fe ffe7 	bl	401b54 <__aeabi_uldivmod>
  402b86:	4604      	mov	r4, r0
  402b88:	460d      	mov	r5, r1
  402b8a:	ea54 0305 	orrs.w	r3, r4, r5
  402b8e:	d1eb      	bne.n	402b68 <_svfprintf_r+0xbcc>
  402b90:	eba9 0306 	sub.w	r3, r9, r6
  402b94:	930e      	str	r3, [sp, #56]	; 0x38
  402b96:	f7ff bb11 	b.w	4021bc <_svfprintf_r+0x220>
  402b9a:	aa25      	add	r2, sp, #148	; 0x94
  402b9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ba0:	f002 fb3c 	bl	40521c <__ssprint_r>
  402ba4:	2800      	cmp	r0, #0
  402ba6:	f47f aacb 	bne.w	402140 <_svfprintf_r+0x1a4>
  402baa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bb0:	46c8      	mov	r8, r9
  402bb2:	f7ff bb61 	b.w	402278 <_svfprintf_r+0x2dc>
  402bb6:	1e5e      	subs	r6, r3, #1
  402bb8:	2e00      	cmp	r6, #0
  402bba:	f77f af0a 	ble.w	4029d2 <_svfprintf_r+0xa36>
  402bbe:	2e10      	cmp	r6, #16
  402bc0:	4d03      	ldr	r5, [pc, #12]	; (402bd0 <_svfprintf_r+0xc34>)
  402bc2:	dd23      	ble.n	402c0c <_svfprintf_r+0xc70>
  402bc4:	4622      	mov	r2, r4
  402bc6:	f04f 0b10 	mov.w	fp, #16
  402bca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402bcc:	e007      	b.n	402bde <_svfprintf_r+0xc42>
  402bce:	bf00      	nop
  402bd0:	00406470 	.word	0x00406470
  402bd4:	3e10      	subs	r6, #16
  402bd6:	2e10      	cmp	r6, #16
  402bd8:	f108 0808 	add.w	r8, r8, #8
  402bdc:	dd15      	ble.n	402c0a <_svfprintf_r+0xc6e>
  402bde:	3701      	adds	r7, #1
  402be0:	3210      	adds	r2, #16
  402be2:	2f07      	cmp	r7, #7
  402be4:	9227      	str	r2, [sp, #156]	; 0x9c
  402be6:	9726      	str	r7, [sp, #152]	; 0x98
  402be8:	e888 0820 	stmia.w	r8, {r5, fp}
  402bec:	ddf2      	ble.n	402bd4 <_svfprintf_r+0xc38>
  402bee:	aa25      	add	r2, sp, #148	; 0x94
  402bf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bf2:	4620      	mov	r0, r4
  402bf4:	f002 fb12 	bl	40521c <__ssprint_r>
  402bf8:	2800      	cmp	r0, #0
  402bfa:	f47f aaa1 	bne.w	402140 <_svfprintf_r+0x1a4>
  402bfe:	3e10      	subs	r6, #16
  402c00:	2e10      	cmp	r6, #16
  402c02:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c04:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c06:	46c8      	mov	r8, r9
  402c08:	dce9      	bgt.n	402bde <_svfprintf_r+0xc42>
  402c0a:	4614      	mov	r4, r2
  402c0c:	3701      	adds	r7, #1
  402c0e:	4434      	add	r4, r6
  402c10:	2f07      	cmp	r7, #7
  402c12:	9427      	str	r4, [sp, #156]	; 0x9c
  402c14:	9726      	str	r7, [sp, #152]	; 0x98
  402c16:	e888 0060 	stmia.w	r8, {r5, r6}
  402c1a:	f77f aed8 	ble.w	4029ce <_svfprintf_r+0xa32>
  402c1e:	aa25      	add	r2, sp, #148	; 0x94
  402c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c22:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c24:	f002 fafa 	bl	40521c <__ssprint_r>
  402c28:	2800      	cmp	r0, #0
  402c2a:	f47f aa89 	bne.w	402140 <_svfprintf_r+0x1a4>
  402c2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c30:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c32:	46c8      	mov	r8, r9
  402c34:	e6cd      	b.n	4029d2 <_svfprintf_r+0xa36>
  402c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c38:	6814      	ldr	r4, [r2, #0]
  402c3a:	4613      	mov	r3, r2
  402c3c:	3304      	adds	r3, #4
  402c3e:	17e5      	asrs	r5, r4, #31
  402c40:	930f      	str	r3, [sp, #60]	; 0x3c
  402c42:	4622      	mov	r2, r4
  402c44:	462b      	mov	r3, r5
  402c46:	e4fc      	b.n	402642 <_svfprintf_r+0x6a6>
  402c48:	3204      	adds	r2, #4
  402c4a:	681c      	ldr	r4, [r3, #0]
  402c4c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c4e:	2301      	movs	r3, #1
  402c50:	2500      	movs	r5, #0
  402c52:	f7ff ba96 	b.w	402182 <_svfprintf_r+0x1e6>
  402c56:	681c      	ldr	r4, [r3, #0]
  402c58:	3304      	adds	r3, #4
  402c5a:	930f      	str	r3, [sp, #60]	; 0x3c
  402c5c:	2500      	movs	r5, #0
  402c5e:	e423      	b.n	4024a8 <_svfprintf_r+0x50c>
  402c60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402c62:	460a      	mov	r2, r1
  402c64:	3204      	adds	r2, #4
  402c66:	680c      	ldr	r4, [r1, #0]
  402c68:	920f      	str	r2, [sp, #60]	; 0x3c
  402c6a:	2500      	movs	r5, #0
  402c6c:	f7ff ba89 	b.w	402182 <_svfprintf_r+0x1e6>
  402c70:	4614      	mov	r4, r2
  402c72:	3301      	adds	r3, #1
  402c74:	4434      	add	r4, r6
  402c76:	2b07      	cmp	r3, #7
  402c78:	9427      	str	r4, [sp, #156]	; 0x9c
  402c7a:	9326      	str	r3, [sp, #152]	; 0x98
  402c7c:	e888 0060 	stmia.w	r8, {r5, r6}
  402c80:	f77f ab6a 	ble.w	402358 <_svfprintf_r+0x3bc>
  402c84:	e6b2      	b.n	4029ec <_svfprintf_r+0xa50>
  402c86:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c8a:	f8cd b01c 	str.w	fp, [sp, #28]
  402c8e:	ae42      	add	r6, sp, #264	; 0x108
  402c90:	3430      	adds	r4, #48	; 0x30
  402c92:	2301      	movs	r3, #1
  402c94:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c98:	930e      	str	r3, [sp, #56]	; 0x38
  402c9a:	f7ff ba8f 	b.w	4021bc <_svfprintf_r+0x220>
  402c9e:	aa25      	add	r2, sp, #148	; 0x94
  402ca0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ca2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ca4:	f002 faba 	bl	40521c <__ssprint_r>
  402ca8:	2800      	cmp	r0, #0
  402caa:	f47f aa49 	bne.w	402140 <_svfprintf_r+0x1a4>
  402cae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cb0:	46c8      	mov	r8, r9
  402cb2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402cb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cb6:	429a      	cmp	r2, r3
  402cb8:	db44      	blt.n	402d44 <_svfprintf_r+0xda8>
  402cba:	9b07      	ldr	r3, [sp, #28]
  402cbc:	07d9      	lsls	r1, r3, #31
  402cbe:	d441      	bmi.n	402d44 <_svfprintf_r+0xda8>
  402cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cc2:	9812      	ldr	r0, [sp, #72]	; 0x48
  402cc4:	1a9a      	subs	r2, r3, r2
  402cc6:	1a1d      	subs	r5, r3, r0
  402cc8:	4295      	cmp	r5, r2
  402cca:	bfa8      	it	ge
  402ccc:	4615      	movge	r5, r2
  402cce:	2d00      	cmp	r5, #0
  402cd0:	dd0e      	ble.n	402cf0 <_svfprintf_r+0xd54>
  402cd2:	9926      	ldr	r1, [sp, #152]	; 0x98
  402cd4:	f8c8 5004 	str.w	r5, [r8, #4]
  402cd8:	3101      	adds	r1, #1
  402cda:	4406      	add	r6, r0
  402cdc:	442c      	add	r4, r5
  402cde:	2907      	cmp	r1, #7
  402ce0:	f8c8 6000 	str.w	r6, [r8]
  402ce4:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce6:	9126      	str	r1, [sp, #152]	; 0x98
  402ce8:	f300 823b 	bgt.w	403162 <_svfprintf_r+0x11c6>
  402cec:	f108 0808 	add.w	r8, r8, #8
  402cf0:	2d00      	cmp	r5, #0
  402cf2:	bfac      	ite	ge
  402cf4:	1b56      	subge	r6, r2, r5
  402cf6:	4616      	movlt	r6, r2
  402cf8:	2e00      	cmp	r6, #0
  402cfa:	f77f ab2f 	ble.w	40235c <_svfprintf_r+0x3c0>
  402cfe:	2e10      	cmp	r6, #16
  402d00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d02:	4db0      	ldr	r5, [pc, #704]	; (402fc4 <_svfprintf_r+0x1028>)
  402d04:	ddb5      	ble.n	402c72 <_svfprintf_r+0xcd6>
  402d06:	4622      	mov	r2, r4
  402d08:	2710      	movs	r7, #16
  402d0a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402d10:	e004      	b.n	402d1c <_svfprintf_r+0xd80>
  402d12:	f108 0808 	add.w	r8, r8, #8
  402d16:	3e10      	subs	r6, #16
  402d18:	2e10      	cmp	r6, #16
  402d1a:	dda9      	ble.n	402c70 <_svfprintf_r+0xcd4>
  402d1c:	3301      	adds	r3, #1
  402d1e:	3210      	adds	r2, #16
  402d20:	2b07      	cmp	r3, #7
  402d22:	9227      	str	r2, [sp, #156]	; 0x9c
  402d24:	9326      	str	r3, [sp, #152]	; 0x98
  402d26:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d2a:	ddf2      	ble.n	402d12 <_svfprintf_r+0xd76>
  402d2c:	aa25      	add	r2, sp, #148	; 0x94
  402d2e:	4621      	mov	r1, r4
  402d30:	4658      	mov	r0, fp
  402d32:	f002 fa73 	bl	40521c <__ssprint_r>
  402d36:	2800      	cmp	r0, #0
  402d38:	f47f aa02 	bne.w	402140 <_svfprintf_r+0x1a4>
  402d3c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d40:	46c8      	mov	r8, r9
  402d42:	e7e8      	b.n	402d16 <_svfprintf_r+0xd7a>
  402d44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d46:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d48:	991a      	ldr	r1, [sp, #104]	; 0x68
  402d4a:	f8c8 1000 	str.w	r1, [r8]
  402d4e:	3301      	adds	r3, #1
  402d50:	4404      	add	r4, r0
  402d52:	2b07      	cmp	r3, #7
  402d54:	9427      	str	r4, [sp, #156]	; 0x9c
  402d56:	f8c8 0004 	str.w	r0, [r8, #4]
  402d5a:	9326      	str	r3, [sp, #152]	; 0x98
  402d5c:	f300 81f5 	bgt.w	40314a <_svfprintf_r+0x11ae>
  402d60:	f108 0808 	add.w	r8, r8, #8
  402d64:	e7ac      	b.n	402cc0 <_svfprintf_r+0xd24>
  402d66:	9b07      	ldr	r3, [sp, #28]
  402d68:	07da      	lsls	r2, r3, #31
  402d6a:	f53f adfe 	bmi.w	40296a <_svfprintf_r+0x9ce>
  402d6e:	3701      	adds	r7, #1
  402d70:	3401      	adds	r4, #1
  402d72:	2301      	movs	r3, #1
  402d74:	2f07      	cmp	r7, #7
  402d76:	9427      	str	r4, [sp, #156]	; 0x9c
  402d78:	9726      	str	r7, [sp, #152]	; 0x98
  402d7a:	f8c8 6000 	str.w	r6, [r8]
  402d7e:	f8c8 3004 	str.w	r3, [r8, #4]
  402d82:	f77f ae24 	ble.w	4029ce <_svfprintf_r+0xa32>
  402d86:	e74a      	b.n	402c1e <_svfprintf_r+0xc82>
  402d88:	aa25      	add	r2, sp, #148	; 0x94
  402d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d8e:	f002 fa45 	bl	40521c <__ssprint_r>
  402d92:	2800      	cmp	r0, #0
  402d94:	f47f a9d4 	bne.w	402140 <_svfprintf_r+0x1a4>
  402d98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d9a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d9c:	46c8      	mov	r8, r9
  402d9e:	e5f2      	b.n	402986 <_svfprintf_r+0x9ea>
  402da0:	aa25      	add	r2, sp, #148	; 0x94
  402da2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da6:	f002 fa39 	bl	40521c <__ssprint_r>
  402daa:	2800      	cmp	r0, #0
  402dac:	f47f a9c8 	bne.w	402140 <_svfprintf_r+0x1a4>
  402db0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402db4:	46c8      	mov	r8, r9
  402db6:	e5f5      	b.n	4029a4 <_svfprintf_r+0xa08>
  402db8:	464e      	mov	r6, r9
  402dba:	f7ff b9ff 	b.w	4021bc <_svfprintf_r+0x220>
  402dbe:	aa25      	add	r2, sp, #148	; 0x94
  402dc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dc2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dc4:	f002 fa2a 	bl	40521c <__ssprint_r>
  402dc8:	2800      	cmp	r0, #0
  402dca:	f47f a9b9 	bne.w	402140 <_svfprintf_r+0x1a4>
  402dce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402dd0:	46c8      	mov	r8, r9
  402dd2:	f7ff ba74 	b.w	4022be <_svfprintf_r+0x322>
  402dd6:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402dd8:	4622      	mov	r2, r4
  402dda:	4620      	mov	r0, r4
  402ddc:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402dde:	4623      	mov	r3, r4
  402de0:	4621      	mov	r1, r4
  402de2:	f003 fad1 	bl	406388 <__aeabi_dcmpun>
  402de6:	2800      	cmp	r0, #0
  402de8:	f040 8286 	bne.w	4032f8 <_svfprintf_r+0x135c>
  402dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402dee:	3301      	adds	r3, #1
  402df0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402df2:	f023 0320 	bic.w	r3, r3, #32
  402df6:	930e      	str	r3, [sp, #56]	; 0x38
  402df8:	f000 81e2 	beq.w	4031c0 <_svfprintf_r+0x1224>
  402dfc:	2b47      	cmp	r3, #71	; 0x47
  402dfe:	f000 811e 	beq.w	40303e <_svfprintf_r+0x10a2>
  402e02:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402e06:	9307      	str	r3, [sp, #28]
  402e08:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402e0a:	1e1f      	subs	r7, r3, #0
  402e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402e0e:	9308      	str	r3, [sp, #32]
  402e10:	bfbb      	ittet	lt
  402e12:	463b      	movlt	r3, r7
  402e14:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402e18:	2300      	movge	r3, #0
  402e1a:	232d      	movlt	r3, #45	; 0x2d
  402e1c:	9310      	str	r3, [sp, #64]	; 0x40
  402e1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e20:	2b66      	cmp	r3, #102	; 0x66
  402e22:	f000 81bb 	beq.w	40319c <_svfprintf_r+0x1200>
  402e26:	2b46      	cmp	r3, #70	; 0x46
  402e28:	f000 80df 	beq.w	402fea <_svfprintf_r+0x104e>
  402e2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e2e:	9a08      	ldr	r2, [sp, #32]
  402e30:	2b45      	cmp	r3, #69	; 0x45
  402e32:	bf0c      	ite	eq
  402e34:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402e36:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402e38:	a823      	add	r0, sp, #140	; 0x8c
  402e3a:	a920      	add	r1, sp, #128	; 0x80
  402e3c:	bf08      	it	eq
  402e3e:	1c5d      	addeq	r5, r3, #1
  402e40:	9004      	str	r0, [sp, #16]
  402e42:	9103      	str	r1, [sp, #12]
  402e44:	a81f      	add	r0, sp, #124	; 0x7c
  402e46:	2102      	movs	r1, #2
  402e48:	463b      	mov	r3, r7
  402e4a:	9002      	str	r0, [sp, #8]
  402e4c:	9501      	str	r5, [sp, #4]
  402e4e:	9100      	str	r1, [sp, #0]
  402e50:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e52:	f000 fb6d 	bl	403530 <_dtoa_r>
  402e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e58:	2b67      	cmp	r3, #103	; 0x67
  402e5a:	4606      	mov	r6, r0
  402e5c:	f040 81e0 	bne.w	403220 <_svfprintf_r+0x1284>
  402e60:	f01b 0f01 	tst.w	fp, #1
  402e64:	f000 8246 	beq.w	4032f4 <_svfprintf_r+0x1358>
  402e68:	1974      	adds	r4, r6, r5
  402e6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e6c:	9808      	ldr	r0, [sp, #32]
  402e6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e70:	4639      	mov	r1, r7
  402e72:	f003 fa57 	bl	406324 <__aeabi_dcmpeq>
  402e76:	2800      	cmp	r0, #0
  402e78:	f040 8165 	bne.w	403146 <_svfprintf_r+0x11aa>
  402e7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e7e:	42a3      	cmp	r3, r4
  402e80:	d206      	bcs.n	402e90 <_svfprintf_r+0xef4>
  402e82:	2130      	movs	r1, #48	; 0x30
  402e84:	1c5a      	adds	r2, r3, #1
  402e86:	9223      	str	r2, [sp, #140]	; 0x8c
  402e88:	7019      	strb	r1, [r3, #0]
  402e8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e8c:	429c      	cmp	r4, r3
  402e8e:	d8f9      	bhi.n	402e84 <_svfprintf_r+0xee8>
  402e90:	1b9b      	subs	r3, r3, r6
  402e92:	9313      	str	r3, [sp, #76]	; 0x4c
  402e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e96:	2b47      	cmp	r3, #71	; 0x47
  402e98:	f000 80e9 	beq.w	40306e <_svfprintf_r+0x10d2>
  402e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e9e:	2b65      	cmp	r3, #101	; 0x65
  402ea0:	f340 81cd 	ble.w	40323e <_svfprintf_r+0x12a2>
  402ea4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ea6:	2b66      	cmp	r3, #102	; 0x66
  402ea8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402eaa:	9312      	str	r3, [sp, #72]	; 0x48
  402eac:	f000 819e 	beq.w	4031ec <_svfprintf_r+0x1250>
  402eb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402eb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402eb4:	4619      	mov	r1, r3
  402eb6:	4291      	cmp	r1, r2
  402eb8:	f300 818a 	bgt.w	4031d0 <_svfprintf_r+0x1234>
  402ebc:	f01b 0f01 	tst.w	fp, #1
  402ec0:	f040 8213 	bne.w	4032ea <_svfprintf_r+0x134e>
  402ec4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402ec8:	9308      	str	r3, [sp, #32]
  402eca:	2367      	movs	r3, #103	; 0x67
  402ecc:	920e      	str	r2, [sp, #56]	; 0x38
  402ece:	9311      	str	r3, [sp, #68]	; 0x44
  402ed0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402ed2:	2b00      	cmp	r3, #0
  402ed4:	f040 80c4 	bne.w	403060 <_svfprintf_r+0x10c4>
  402ed8:	930a      	str	r3, [sp, #40]	; 0x28
  402eda:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ede:	f7ff b975 	b.w	4021cc <_svfprintf_r+0x230>
  402ee2:	4635      	mov	r5, r6
  402ee4:	460c      	mov	r4, r1
  402ee6:	4646      	mov	r6, r8
  402ee8:	4690      	mov	r8, r2
  402eea:	3301      	adds	r3, #1
  402eec:	443c      	add	r4, r7
  402eee:	2b07      	cmp	r3, #7
  402ef0:	9427      	str	r4, [sp, #156]	; 0x9c
  402ef2:	9326      	str	r3, [sp, #152]	; 0x98
  402ef4:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ef8:	f73f aed1 	bgt.w	402c9e <_svfprintf_r+0xd02>
  402efc:	f108 0808 	add.w	r8, r8, #8
  402f00:	e6d7      	b.n	402cb2 <_svfprintf_r+0xd16>
  402f02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f04:	6813      	ldr	r3, [r2, #0]
  402f06:	3204      	adds	r2, #4
  402f08:	920f      	str	r2, [sp, #60]	; 0x3c
  402f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f0c:	601a      	str	r2, [r3, #0]
  402f0e:	f7ff b86c 	b.w	401fea <_svfprintf_r+0x4e>
  402f12:	aa25      	add	r2, sp, #148	; 0x94
  402f14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f16:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f18:	f002 f980 	bl	40521c <__ssprint_r>
  402f1c:	2800      	cmp	r0, #0
  402f1e:	f47f a90f 	bne.w	402140 <_svfprintf_r+0x1a4>
  402f22:	46c8      	mov	r8, r9
  402f24:	e48d      	b.n	402842 <_svfprintf_r+0x8a6>
  402f26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f28:	4a27      	ldr	r2, [pc, #156]	; (402fc8 <_svfprintf_r+0x102c>)
  402f2a:	f8c8 2000 	str.w	r2, [r8]
  402f2e:	3301      	adds	r3, #1
  402f30:	3401      	adds	r4, #1
  402f32:	2201      	movs	r2, #1
  402f34:	2b07      	cmp	r3, #7
  402f36:	9427      	str	r4, [sp, #156]	; 0x9c
  402f38:	9326      	str	r3, [sp, #152]	; 0x98
  402f3a:	f8c8 2004 	str.w	r2, [r8, #4]
  402f3e:	dc72      	bgt.n	403026 <_svfprintf_r+0x108a>
  402f40:	f108 0808 	add.w	r8, r8, #8
  402f44:	b929      	cbnz	r1, 402f52 <_svfprintf_r+0xfb6>
  402f46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f48:	b91b      	cbnz	r3, 402f52 <_svfprintf_r+0xfb6>
  402f4a:	9b07      	ldr	r3, [sp, #28]
  402f4c:	07d8      	lsls	r0, r3, #31
  402f4e:	f57f aa05 	bpl.w	40235c <_svfprintf_r+0x3c0>
  402f52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f54:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402f58:	f8c8 2000 	str.w	r2, [r8]
  402f5c:	3301      	adds	r3, #1
  402f5e:	4602      	mov	r2, r0
  402f60:	4422      	add	r2, r4
  402f62:	2b07      	cmp	r3, #7
  402f64:	9227      	str	r2, [sp, #156]	; 0x9c
  402f66:	f8c8 0004 	str.w	r0, [r8, #4]
  402f6a:	9326      	str	r3, [sp, #152]	; 0x98
  402f6c:	f300 818d 	bgt.w	40328a <_svfprintf_r+0x12ee>
  402f70:	f108 0808 	add.w	r8, r8, #8
  402f74:	2900      	cmp	r1, #0
  402f76:	f2c0 8165 	blt.w	403244 <_svfprintf_r+0x12a8>
  402f7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402f7c:	f8c8 6000 	str.w	r6, [r8]
  402f80:	3301      	adds	r3, #1
  402f82:	188c      	adds	r4, r1, r2
  402f84:	2b07      	cmp	r3, #7
  402f86:	9427      	str	r4, [sp, #156]	; 0x9c
  402f88:	9326      	str	r3, [sp, #152]	; 0x98
  402f8a:	f8c8 1004 	str.w	r1, [r8, #4]
  402f8e:	f77f a9e3 	ble.w	402358 <_svfprintf_r+0x3bc>
  402f92:	e52b      	b.n	4029ec <_svfprintf_r+0xa50>
  402f94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f96:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f98:	6813      	ldr	r3, [r2, #0]
  402f9a:	17cd      	asrs	r5, r1, #31
  402f9c:	4608      	mov	r0, r1
  402f9e:	3204      	adds	r2, #4
  402fa0:	4629      	mov	r1, r5
  402fa2:	920f      	str	r2, [sp, #60]	; 0x3c
  402fa4:	e9c3 0100 	strd	r0, r1, [r3]
  402fa8:	f7ff b81f 	b.w	401fea <_svfprintf_r+0x4e>
  402fac:	aa25      	add	r2, sp, #148	; 0x94
  402fae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fb0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fb2:	f002 f933 	bl	40521c <__ssprint_r>
  402fb6:	2800      	cmp	r0, #0
  402fb8:	f47f a8c2 	bne.w	402140 <_svfprintf_r+0x1a4>
  402fbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fbe:	46c8      	mov	r8, r9
  402fc0:	e458      	b.n	402874 <_svfprintf_r+0x8d8>
  402fc2:	bf00      	nop
  402fc4:	00406470 	.word	0x00406470
  402fc8:	0040645c 	.word	0x0040645c
  402fcc:	2140      	movs	r1, #64	; 0x40
  402fce:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fd0:	f001 fa00 	bl	4043d4 <_malloc_r>
  402fd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402fd6:	6010      	str	r0, [r2, #0]
  402fd8:	6110      	str	r0, [r2, #16]
  402fda:	2800      	cmp	r0, #0
  402fdc:	f000 81ec 	beq.w	4033b8 <_svfprintf_r+0x141c>
  402fe0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402fe2:	2340      	movs	r3, #64	; 0x40
  402fe4:	6153      	str	r3, [r2, #20]
  402fe6:	f7fe bff0 	b.w	401fca <_svfprintf_r+0x2e>
  402fea:	a823      	add	r0, sp, #140	; 0x8c
  402fec:	a920      	add	r1, sp, #128	; 0x80
  402fee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ff0:	9004      	str	r0, [sp, #16]
  402ff2:	9103      	str	r1, [sp, #12]
  402ff4:	a81f      	add	r0, sp, #124	; 0x7c
  402ff6:	2103      	movs	r1, #3
  402ff8:	9002      	str	r0, [sp, #8]
  402ffa:	9a08      	ldr	r2, [sp, #32]
  402ffc:	9401      	str	r4, [sp, #4]
  402ffe:	463b      	mov	r3, r7
  403000:	9100      	str	r1, [sp, #0]
  403002:	980c      	ldr	r0, [sp, #48]	; 0x30
  403004:	f000 fa94 	bl	403530 <_dtoa_r>
  403008:	4625      	mov	r5, r4
  40300a:	4606      	mov	r6, r0
  40300c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40300e:	2b46      	cmp	r3, #70	; 0x46
  403010:	eb06 0405 	add.w	r4, r6, r5
  403014:	f47f af29 	bne.w	402e6a <_svfprintf_r+0xece>
  403018:	7833      	ldrb	r3, [r6, #0]
  40301a:	2b30      	cmp	r3, #48	; 0x30
  40301c:	f000 8172 	beq.w	403304 <_svfprintf_r+0x1368>
  403020:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403022:	442c      	add	r4, r5
  403024:	e721      	b.n	402e6a <_svfprintf_r+0xece>
  403026:	aa25      	add	r2, sp, #148	; 0x94
  403028:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40302a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40302c:	f002 f8f6 	bl	40521c <__ssprint_r>
  403030:	2800      	cmp	r0, #0
  403032:	f47f a885 	bne.w	402140 <_svfprintf_r+0x1a4>
  403036:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403038:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40303a:	46c8      	mov	r8, r9
  40303c:	e782      	b.n	402f44 <_svfprintf_r+0xfa8>
  40303e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403040:	2b00      	cmp	r3, #0
  403042:	bf08      	it	eq
  403044:	2301      	moveq	r3, #1
  403046:	930a      	str	r3, [sp, #40]	; 0x28
  403048:	e6db      	b.n	402e02 <_svfprintf_r+0xe66>
  40304a:	4630      	mov	r0, r6
  40304c:	940a      	str	r4, [sp, #40]	; 0x28
  40304e:	f002 f877 	bl	405140 <strlen>
  403052:	950f      	str	r5, [sp, #60]	; 0x3c
  403054:	900e      	str	r0, [sp, #56]	; 0x38
  403056:	f8cd b01c 	str.w	fp, [sp, #28]
  40305a:	4603      	mov	r3, r0
  40305c:	f7ff b9fb 	b.w	402456 <_svfprintf_r+0x4ba>
  403060:	272d      	movs	r7, #45	; 0x2d
  403062:	2300      	movs	r3, #0
  403064:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403068:	930a      	str	r3, [sp, #40]	; 0x28
  40306a:	f7ff b8b0 	b.w	4021ce <_svfprintf_r+0x232>
  40306e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403070:	9312      	str	r3, [sp, #72]	; 0x48
  403072:	461a      	mov	r2, r3
  403074:	3303      	adds	r3, #3
  403076:	db04      	blt.n	403082 <_svfprintf_r+0x10e6>
  403078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40307a:	4619      	mov	r1, r3
  40307c:	4291      	cmp	r1, r2
  40307e:	f6bf af17 	bge.w	402eb0 <_svfprintf_r+0xf14>
  403082:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403084:	3b02      	subs	r3, #2
  403086:	9311      	str	r3, [sp, #68]	; 0x44
  403088:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40308c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403090:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403092:	3b01      	subs	r3, #1
  403094:	2b00      	cmp	r3, #0
  403096:	931f      	str	r3, [sp, #124]	; 0x7c
  403098:	bfbd      	ittte	lt
  40309a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40309c:	f1c3 0301 	rsblt	r3, r3, #1
  4030a0:	222d      	movlt	r2, #45	; 0x2d
  4030a2:	222b      	movge	r2, #43	; 0x2b
  4030a4:	2b09      	cmp	r3, #9
  4030a6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4030aa:	f340 8116 	ble.w	4032da <_svfprintf_r+0x133e>
  4030ae:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4030b2:	4620      	mov	r0, r4
  4030b4:	4dad      	ldr	r5, [pc, #692]	; (40336c <_svfprintf_r+0x13d0>)
  4030b6:	e000      	b.n	4030ba <_svfprintf_r+0x111e>
  4030b8:	4610      	mov	r0, r2
  4030ba:	fb85 1203 	smull	r1, r2, r5, r3
  4030be:	17d9      	asrs	r1, r3, #31
  4030c0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4030c4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4030c8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4030cc:	3230      	adds	r2, #48	; 0x30
  4030ce:	2909      	cmp	r1, #9
  4030d0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4030d4:	460b      	mov	r3, r1
  4030d6:	f100 32ff 	add.w	r2, r0, #4294967295
  4030da:	dced      	bgt.n	4030b8 <_svfprintf_r+0x111c>
  4030dc:	3330      	adds	r3, #48	; 0x30
  4030de:	3802      	subs	r0, #2
  4030e0:	b2d9      	uxtb	r1, r3
  4030e2:	4284      	cmp	r4, r0
  4030e4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4030e8:	f240 815f 	bls.w	4033aa <_svfprintf_r+0x140e>
  4030ec:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4030f0:	4613      	mov	r3, r2
  4030f2:	e001      	b.n	4030f8 <_svfprintf_r+0x115c>
  4030f4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4030f8:	f800 1b01 	strb.w	r1, [r0], #1
  4030fc:	42a3      	cmp	r3, r4
  4030fe:	d1f9      	bne.n	4030f4 <_svfprintf_r+0x1158>
  403100:	3301      	adds	r3, #1
  403102:	1a9b      	subs	r3, r3, r2
  403104:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403108:	4413      	add	r3, r2
  40310a:	aa21      	add	r2, sp, #132	; 0x84
  40310c:	1a9b      	subs	r3, r3, r2
  40310e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403110:	931b      	str	r3, [sp, #108]	; 0x6c
  403112:	2a01      	cmp	r2, #1
  403114:	4413      	add	r3, r2
  403116:	930e      	str	r3, [sp, #56]	; 0x38
  403118:	f340 8113 	ble.w	403342 <_svfprintf_r+0x13a6>
  40311c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40311e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403120:	4413      	add	r3, r2
  403122:	930e      	str	r3, [sp, #56]	; 0x38
  403124:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403128:	9308      	str	r3, [sp, #32]
  40312a:	2300      	movs	r3, #0
  40312c:	9312      	str	r3, [sp, #72]	; 0x48
  40312e:	e6cf      	b.n	402ed0 <_svfprintf_r+0xf34>
  403130:	aa25      	add	r2, sp, #148	; 0x94
  403132:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403134:	980c      	ldr	r0, [sp, #48]	; 0x30
  403136:	f002 f871 	bl	40521c <__ssprint_r>
  40313a:	2800      	cmp	r0, #0
  40313c:	f47f a800 	bne.w	402140 <_svfprintf_r+0x1a4>
  403140:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403142:	46c8      	mov	r8, r9
  403144:	e4d6      	b.n	402af4 <_svfprintf_r+0xb58>
  403146:	4623      	mov	r3, r4
  403148:	e6a2      	b.n	402e90 <_svfprintf_r+0xef4>
  40314a:	aa25      	add	r2, sp, #148	; 0x94
  40314c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40314e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403150:	f002 f864 	bl	40521c <__ssprint_r>
  403154:	2800      	cmp	r0, #0
  403156:	f47e aff3 	bne.w	402140 <_svfprintf_r+0x1a4>
  40315a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40315c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40315e:	46c8      	mov	r8, r9
  403160:	e5ae      	b.n	402cc0 <_svfprintf_r+0xd24>
  403162:	aa25      	add	r2, sp, #148	; 0x94
  403164:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403166:	980c      	ldr	r0, [sp, #48]	; 0x30
  403168:	f002 f858 	bl	40521c <__ssprint_r>
  40316c:	2800      	cmp	r0, #0
  40316e:	f47e afe7 	bne.w	402140 <_svfprintf_r+0x1a4>
  403172:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403176:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403178:	1a9a      	subs	r2, r3, r2
  40317a:	46c8      	mov	r8, r9
  40317c:	e5b8      	b.n	402cf0 <_svfprintf_r+0xd54>
  40317e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403180:	9612      	str	r6, [sp, #72]	; 0x48
  403182:	2b06      	cmp	r3, #6
  403184:	bf28      	it	cs
  403186:	2306      	movcs	r3, #6
  403188:	960a      	str	r6, [sp, #40]	; 0x28
  40318a:	4637      	mov	r7, r6
  40318c:	9308      	str	r3, [sp, #32]
  40318e:	950f      	str	r5, [sp, #60]	; 0x3c
  403190:	f8cd b01c 	str.w	fp, [sp, #28]
  403194:	930e      	str	r3, [sp, #56]	; 0x38
  403196:	4e76      	ldr	r6, [pc, #472]	; (403370 <_svfprintf_r+0x13d4>)
  403198:	f7ff b818 	b.w	4021cc <_svfprintf_r+0x230>
  40319c:	a823      	add	r0, sp, #140	; 0x8c
  40319e:	a920      	add	r1, sp, #128	; 0x80
  4031a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4031a2:	9004      	str	r0, [sp, #16]
  4031a4:	9103      	str	r1, [sp, #12]
  4031a6:	a81f      	add	r0, sp, #124	; 0x7c
  4031a8:	2103      	movs	r1, #3
  4031aa:	9002      	str	r0, [sp, #8]
  4031ac:	9a08      	ldr	r2, [sp, #32]
  4031ae:	9501      	str	r5, [sp, #4]
  4031b0:	463b      	mov	r3, r7
  4031b2:	9100      	str	r1, [sp, #0]
  4031b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031b6:	f000 f9bb 	bl	403530 <_dtoa_r>
  4031ba:	4606      	mov	r6, r0
  4031bc:	1944      	adds	r4, r0, r5
  4031be:	e72b      	b.n	403018 <_svfprintf_r+0x107c>
  4031c0:	2306      	movs	r3, #6
  4031c2:	930a      	str	r3, [sp, #40]	; 0x28
  4031c4:	e61d      	b.n	402e02 <_svfprintf_r+0xe66>
  4031c6:	272d      	movs	r7, #45	; 0x2d
  4031c8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4031cc:	f7ff bace 	b.w	40276c <_svfprintf_r+0x7d0>
  4031d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031d4:	4413      	add	r3, r2
  4031d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031d8:	930e      	str	r3, [sp, #56]	; 0x38
  4031da:	2a00      	cmp	r2, #0
  4031dc:	f340 80aa 	ble.w	403334 <_svfprintf_r+0x1398>
  4031e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031e4:	9308      	str	r3, [sp, #32]
  4031e6:	2367      	movs	r3, #103	; 0x67
  4031e8:	9311      	str	r3, [sp, #68]	; 0x44
  4031ea:	e671      	b.n	402ed0 <_svfprintf_r+0xf34>
  4031ec:	2b00      	cmp	r3, #0
  4031ee:	f340 80b2 	ble.w	403356 <_svfprintf_r+0x13ba>
  4031f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031f4:	2a00      	cmp	r2, #0
  4031f6:	f040 8093 	bne.w	403320 <_svfprintf_r+0x1384>
  4031fa:	f01b 0f01 	tst.w	fp, #1
  4031fe:	f040 808f 	bne.w	403320 <_svfprintf_r+0x1384>
  403202:	9308      	str	r3, [sp, #32]
  403204:	930e      	str	r3, [sp, #56]	; 0x38
  403206:	e663      	b.n	402ed0 <_svfprintf_r+0xf34>
  403208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40320a:	9308      	str	r3, [sp, #32]
  40320c:	930e      	str	r3, [sp, #56]	; 0x38
  40320e:	900a      	str	r0, [sp, #40]	; 0x28
  403210:	950f      	str	r5, [sp, #60]	; 0x3c
  403212:	f8cd b01c 	str.w	fp, [sp, #28]
  403216:	9012      	str	r0, [sp, #72]	; 0x48
  403218:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40321c:	f7fe bfd6 	b.w	4021cc <_svfprintf_r+0x230>
  403220:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403222:	2b47      	cmp	r3, #71	; 0x47
  403224:	f47f ae20 	bne.w	402e68 <_svfprintf_r+0xecc>
  403228:	f01b 0f01 	tst.w	fp, #1
  40322c:	f47f aeee 	bne.w	40300c <_svfprintf_r+0x1070>
  403230:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403232:	1b9b      	subs	r3, r3, r6
  403234:	9313      	str	r3, [sp, #76]	; 0x4c
  403236:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403238:	2b47      	cmp	r3, #71	; 0x47
  40323a:	f43f af18 	beq.w	40306e <_svfprintf_r+0x10d2>
  40323e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403240:	9312      	str	r3, [sp, #72]	; 0x48
  403242:	e721      	b.n	403088 <_svfprintf_r+0x10ec>
  403244:	424f      	negs	r7, r1
  403246:	3110      	adds	r1, #16
  403248:	4d4a      	ldr	r5, [pc, #296]	; (403374 <_svfprintf_r+0x13d8>)
  40324a:	da2f      	bge.n	4032ac <_svfprintf_r+0x1310>
  40324c:	2410      	movs	r4, #16
  40324e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403252:	e004      	b.n	40325e <_svfprintf_r+0x12c2>
  403254:	f108 0808 	add.w	r8, r8, #8
  403258:	3f10      	subs	r7, #16
  40325a:	2f10      	cmp	r7, #16
  40325c:	dd26      	ble.n	4032ac <_svfprintf_r+0x1310>
  40325e:	3301      	adds	r3, #1
  403260:	3210      	adds	r2, #16
  403262:	2b07      	cmp	r3, #7
  403264:	9227      	str	r2, [sp, #156]	; 0x9c
  403266:	9326      	str	r3, [sp, #152]	; 0x98
  403268:	f8c8 5000 	str.w	r5, [r8]
  40326c:	f8c8 4004 	str.w	r4, [r8, #4]
  403270:	ddf0      	ble.n	403254 <_svfprintf_r+0x12b8>
  403272:	aa25      	add	r2, sp, #148	; 0x94
  403274:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403276:	4658      	mov	r0, fp
  403278:	f001 ffd0 	bl	40521c <__ssprint_r>
  40327c:	2800      	cmp	r0, #0
  40327e:	f47e af5f 	bne.w	402140 <_svfprintf_r+0x1a4>
  403282:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403284:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403286:	46c8      	mov	r8, r9
  403288:	e7e6      	b.n	403258 <_svfprintf_r+0x12bc>
  40328a:	aa25      	add	r2, sp, #148	; 0x94
  40328c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40328e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403290:	f001 ffc4 	bl	40521c <__ssprint_r>
  403294:	2800      	cmp	r0, #0
  403296:	f47e af53 	bne.w	402140 <_svfprintf_r+0x1a4>
  40329a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40329c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40329e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032a0:	46c8      	mov	r8, r9
  4032a2:	e667      	b.n	402f74 <_svfprintf_r+0xfd8>
  4032a4:	2000      	movs	r0, #0
  4032a6:	900a      	str	r0, [sp, #40]	; 0x28
  4032a8:	f7fe bed2 	b.w	402050 <_svfprintf_r+0xb4>
  4032ac:	3301      	adds	r3, #1
  4032ae:	443a      	add	r2, r7
  4032b0:	2b07      	cmp	r3, #7
  4032b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032b6:	9227      	str	r2, [sp, #156]	; 0x9c
  4032b8:	9326      	str	r3, [sp, #152]	; 0x98
  4032ba:	f108 0808 	add.w	r8, r8, #8
  4032be:	f77f ae5c 	ble.w	402f7a <_svfprintf_r+0xfde>
  4032c2:	aa25      	add	r2, sp, #148	; 0x94
  4032c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032c8:	f001 ffa8 	bl	40521c <__ssprint_r>
  4032cc:	2800      	cmp	r0, #0
  4032ce:	f47e af37 	bne.w	402140 <_svfprintf_r+0x1a4>
  4032d2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4032d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032d6:	46c8      	mov	r8, r9
  4032d8:	e64f      	b.n	402f7a <_svfprintf_r+0xfde>
  4032da:	3330      	adds	r3, #48	; 0x30
  4032dc:	2230      	movs	r2, #48	; 0x30
  4032de:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4032e2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4032e6:	ab22      	add	r3, sp, #136	; 0x88
  4032e8:	e70f      	b.n	40310a <_svfprintf_r+0x116e>
  4032ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032ee:	4413      	add	r3, r2
  4032f0:	930e      	str	r3, [sp, #56]	; 0x38
  4032f2:	e775      	b.n	4031e0 <_svfprintf_r+0x1244>
  4032f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032f6:	e5cb      	b.n	402e90 <_svfprintf_r+0xef4>
  4032f8:	4e1f      	ldr	r6, [pc, #124]	; (403378 <_svfprintf_r+0x13dc>)
  4032fa:	4b20      	ldr	r3, [pc, #128]	; (40337c <_svfprintf_r+0x13e0>)
  4032fc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403300:	f7ff ba36 	b.w	402770 <_svfprintf_r+0x7d4>
  403304:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403306:	9808      	ldr	r0, [sp, #32]
  403308:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40330a:	4639      	mov	r1, r7
  40330c:	f003 f80a 	bl	406324 <__aeabi_dcmpeq>
  403310:	2800      	cmp	r0, #0
  403312:	f47f ae85 	bne.w	403020 <_svfprintf_r+0x1084>
  403316:	f1c5 0501 	rsb	r5, r5, #1
  40331a:	951f      	str	r5, [sp, #124]	; 0x7c
  40331c:	442c      	add	r4, r5
  40331e:	e5a4      	b.n	402e6a <_svfprintf_r+0xece>
  403320:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403322:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403324:	4413      	add	r3, r2
  403326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403328:	441a      	add	r2, r3
  40332a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40332e:	920e      	str	r2, [sp, #56]	; 0x38
  403330:	9308      	str	r3, [sp, #32]
  403332:	e5cd      	b.n	402ed0 <_svfprintf_r+0xf34>
  403334:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403336:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403338:	f1c3 0301 	rsb	r3, r3, #1
  40333c:	441a      	add	r2, r3
  40333e:	4613      	mov	r3, r2
  403340:	e7d6      	b.n	4032f0 <_svfprintf_r+0x1354>
  403342:	f01b 0301 	ands.w	r3, fp, #1
  403346:	9312      	str	r3, [sp, #72]	; 0x48
  403348:	f47f aee8 	bne.w	40311c <_svfprintf_r+0x1180>
  40334c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40334e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403352:	9308      	str	r3, [sp, #32]
  403354:	e5bc      	b.n	402ed0 <_svfprintf_r+0xf34>
  403356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403358:	b913      	cbnz	r3, 403360 <_svfprintf_r+0x13c4>
  40335a:	f01b 0f01 	tst.w	fp, #1
  40335e:	d002      	beq.n	403366 <_svfprintf_r+0x13ca>
  403360:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403362:	3301      	adds	r3, #1
  403364:	e7df      	b.n	403326 <_svfprintf_r+0x138a>
  403366:	2301      	movs	r3, #1
  403368:	e74b      	b.n	403202 <_svfprintf_r+0x1266>
  40336a:	bf00      	nop
  40336c:	66666667 	.word	0x66666667
  403370:	00406454 	.word	0x00406454
  403374:	00406470 	.word	0x00406470
  403378:	00406428 	.word	0x00406428
  40337c:	00406424 	.word	0x00406424
  403380:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403382:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403386:	6828      	ldr	r0, [r5, #0]
  403388:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40338c:	900a      	str	r0, [sp, #40]	; 0x28
  40338e:	4628      	mov	r0, r5
  403390:	3004      	adds	r0, #4
  403392:	46a2      	mov	sl, r4
  403394:	900f      	str	r0, [sp, #60]	; 0x3c
  403396:	f7fe be59 	b.w	40204c <_svfprintf_r+0xb0>
  40339a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40339e:	f7ff b86f 	b.w	402480 <_svfprintf_r+0x4e4>
  4033a2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033a6:	f7ff ba1c 	b.w	4027e2 <_svfprintf_r+0x846>
  4033aa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4033ae:	e6ac      	b.n	40310a <_svfprintf_r+0x116e>
  4033b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033b4:	f7ff b8f3 	b.w	40259e <_svfprintf_r+0x602>
  4033b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4033ba:	230c      	movs	r3, #12
  4033bc:	6013      	str	r3, [r2, #0]
  4033be:	f04f 33ff 	mov.w	r3, #4294967295
  4033c2:	9309      	str	r3, [sp, #36]	; 0x24
  4033c4:	f7fe bec5 	b.w	402152 <_svfprintf_r+0x1b6>
  4033c8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033cc:	f7ff b9a2 	b.w	402714 <_svfprintf_r+0x778>
  4033d0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033d4:	f7ff b97e 	b.w	4026d4 <_svfprintf_r+0x738>
  4033d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033dc:	f7ff b961 	b.w	4026a2 <_svfprintf_r+0x706>
  4033e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4033e4:	f7ff b91a 	b.w	40261c <_svfprintf_r+0x680>

004033e8 <register_fini>:
  4033e8:	4b02      	ldr	r3, [pc, #8]	; (4033f4 <register_fini+0xc>)
  4033ea:	b113      	cbz	r3, 4033f2 <register_fini+0xa>
  4033ec:	4802      	ldr	r0, [pc, #8]	; (4033f8 <register_fini+0x10>)
  4033ee:	f000 b805 	b.w	4033fc <atexit>
  4033f2:	4770      	bx	lr
  4033f4:	00000000 	.word	0x00000000
  4033f8:	00404385 	.word	0x00404385

004033fc <atexit>:
  4033fc:	2300      	movs	r3, #0
  4033fe:	4601      	mov	r1, r0
  403400:	461a      	mov	r2, r3
  403402:	4618      	mov	r0, r3
  403404:	f001 bf88 	b.w	405318 <__register_exitproc>

00403408 <quorem>:
  403408:	6902      	ldr	r2, [r0, #16]
  40340a:	690b      	ldr	r3, [r1, #16]
  40340c:	4293      	cmp	r3, r2
  40340e:	f300 808d 	bgt.w	40352c <quorem+0x124>
  403412:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403416:	f103 38ff 	add.w	r8, r3, #4294967295
  40341a:	f101 0714 	add.w	r7, r1, #20
  40341e:	f100 0b14 	add.w	fp, r0, #20
  403422:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403426:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40342a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40342e:	b083      	sub	sp, #12
  403430:	3201      	adds	r2, #1
  403432:	fbb3 f9f2 	udiv	r9, r3, r2
  403436:	eb0b 0304 	add.w	r3, fp, r4
  40343a:	9400      	str	r4, [sp, #0]
  40343c:	eb07 0a04 	add.w	sl, r7, r4
  403440:	9301      	str	r3, [sp, #4]
  403442:	f1b9 0f00 	cmp.w	r9, #0
  403446:	d039      	beq.n	4034bc <quorem+0xb4>
  403448:	2500      	movs	r5, #0
  40344a:	462e      	mov	r6, r5
  40344c:	46bc      	mov	ip, r7
  40344e:	46de      	mov	lr, fp
  403450:	f85c 4b04 	ldr.w	r4, [ip], #4
  403454:	f8de 3000 	ldr.w	r3, [lr]
  403458:	b2a2      	uxth	r2, r4
  40345a:	fb09 5502 	mla	r5, r9, r2, r5
  40345e:	0c22      	lsrs	r2, r4, #16
  403460:	0c2c      	lsrs	r4, r5, #16
  403462:	fb09 4202 	mla	r2, r9, r2, r4
  403466:	b2ad      	uxth	r5, r5
  403468:	1b75      	subs	r5, r6, r5
  40346a:	b296      	uxth	r6, r2
  40346c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403470:	fa15 f383 	uxtah	r3, r5, r3
  403474:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403478:	b29b      	uxth	r3, r3
  40347a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40347e:	45e2      	cmp	sl, ip
  403480:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403484:	f84e 3b04 	str.w	r3, [lr], #4
  403488:	ea4f 4626 	mov.w	r6, r6, asr #16
  40348c:	d2e0      	bcs.n	403450 <quorem+0x48>
  40348e:	9b00      	ldr	r3, [sp, #0]
  403490:	f85b 3003 	ldr.w	r3, [fp, r3]
  403494:	b993      	cbnz	r3, 4034bc <quorem+0xb4>
  403496:	9c01      	ldr	r4, [sp, #4]
  403498:	1f23      	subs	r3, r4, #4
  40349a:	459b      	cmp	fp, r3
  40349c:	d20c      	bcs.n	4034b8 <quorem+0xb0>
  40349e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4034a2:	b94b      	cbnz	r3, 4034b8 <quorem+0xb0>
  4034a4:	f1a4 0308 	sub.w	r3, r4, #8
  4034a8:	e002      	b.n	4034b0 <quorem+0xa8>
  4034aa:	681a      	ldr	r2, [r3, #0]
  4034ac:	3b04      	subs	r3, #4
  4034ae:	b91a      	cbnz	r2, 4034b8 <quorem+0xb0>
  4034b0:	459b      	cmp	fp, r3
  4034b2:	f108 38ff 	add.w	r8, r8, #4294967295
  4034b6:	d3f8      	bcc.n	4034aa <quorem+0xa2>
  4034b8:	f8c0 8010 	str.w	r8, [r0, #16]
  4034bc:	4604      	mov	r4, r0
  4034be:	f001 fd2b 	bl	404f18 <__mcmp>
  4034c2:	2800      	cmp	r0, #0
  4034c4:	db2e      	blt.n	403524 <quorem+0x11c>
  4034c6:	f109 0901 	add.w	r9, r9, #1
  4034ca:	465d      	mov	r5, fp
  4034cc:	2300      	movs	r3, #0
  4034ce:	f857 1b04 	ldr.w	r1, [r7], #4
  4034d2:	6828      	ldr	r0, [r5, #0]
  4034d4:	b28a      	uxth	r2, r1
  4034d6:	1a9a      	subs	r2, r3, r2
  4034d8:	0c0b      	lsrs	r3, r1, #16
  4034da:	fa12 f280 	uxtah	r2, r2, r0
  4034de:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4034e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4034e6:	b292      	uxth	r2, r2
  4034e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4034ec:	45ba      	cmp	sl, r7
  4034ee:	f845 2b04 	str.w	r2, [r5], #4
  4034f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4034f6:	d2ea      	bcs.n	4034ce <quorem+0xc6>
  4034f8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4034fc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403500:	b982      	cbnz	r2, 403524 <quorem+0x11c>
  403502:	1f1a      	subs	r2, r3, #4
  403504:	4593      	cmp	fp, r2
  403506:	d20b      	bcs.n	403520 <quorem+0x118>
  403508:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40350c:	b942      	cbnz	r2, 403520 <quorem+0x118>
  40350e:	3b08      	subs	r3, #8
  403510:	e002      	b.n	403518 <quorem+0x110>
  403512:	681a      	ldr	r2, [r3, #0]
  403514:	3b04      	subs	r3, #4
  403516:	b91a      	cbnz	r2, 403520 <quorem+0x118>
  403518:	459b      	cmp	fp, r3
  40351a:	f108 38ff 	add.w	r8, r8, #4294967295
  40351e:	d3f8      	bcc.n	403512 <quorem+0x10a>
  403520:	f8c4 8010 	str.w	r8, [r4, #16]
  403524:	4648      	mov	r0, r9
  403526:	b003      	add	sp, #12
  403528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40352c:	2000      	movs	r0, #0
  40352e:	4770      	bx	lr

00403530 <_dtoa_r>:
  403530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403534:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403536:	b09b      	sub	sp, #108	; 0x6c
  403538:	4604      	mov	r4, r0
  40353a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40353c:	4692      	mov	sl, r2
  40353e:	469b      	mov	fp, r3
  403540:	b141      	cbz	r1, 403554 <_dtoa_r+0x24>
  403542:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403544:	604a      	str	r2, [r1, #4]
  403546:	2301      	movs	r3, #1
  403548:	4093      	lsls	r3, r2
  40354a:	608b      	str	r3, [r1, #8]
  40354c:	f001 fb0c 	bl	404b68 <_Bfree>
  403550:	2300      	movs	r3, #0
  403552:	6423      	str	r3, [r4, #64]	; 0x40
  403554:	f1bb 0f00 	cmp.w	fp, #0
  403558:	465d      	mov	r5, fp
  40355a:	db35      	blt.n	4035c8 <_dtoa_r+0x98>
  40355c:	2300      	movs	r3, #0
  40355e:	6033      	str	r3, [r6, #0]
  403560:	4b9d      	ldr	r3, [pc, #628]	; (4037d8 <_dtoa_r+0x2a8>)
  403562:	43ab      	bics	r3, r5
  403564:	d015      	beq.n	403592 <_dtoa_r+0x62>
  403566:	4650      	mov	r0, sl
  403568:	4659      	mov	r1, fp
  40356a:	2200      	movs	r2, #0
  40356c:	2300      	movs	r3, #0
  40356e:	f002 fed9 	bl	406324 <__aeabi_dcmpeq>
  403572:	4680      	mov	r8, r0
  403574:	2800      	cmp	r0, #0
  403576:	d02d      	beq.n	4035d4 <_dtoa_r+0xa4>
  403578:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40357a:	2301      	movs	r3, #1
  40357c:	6013      	str	r3, [r2, #0]
  40357e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403580:	2b00      	cmp	r3, #0
  403582:	f000 80bd 	beq.w	403700 <_dtoa_r+0x1d0>
  403586:	4895      	ldr	r0, [pc, #596]	; (4037dc <_dtoa_r+0x2ac>)
  403588:	6018      	str	r0, [r3, #0]
  40358a:	3801      	subs	r0, #1
  40358c:	b01b      	add	sp, #108	; 0x6c
  40358e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403592:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403594:	f242 730f 	movw	r3, #9999	; 0x270f
  403598:	6013      	str	r3, [r2, #0]
  40359a:	f1ba 0f00 	cmp.w	sl, #0
  40359e:	d10d      	bne.n	4035bc <_dtoa_r+0x8c>
  4035a0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4035a4:	b955      	cbnz	r5, 4035bc <_dtoa_r+0x8c>
  4035a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4035a8:	488d      	ldr	r0, [pc, #564]	; (4037e0 <_dtoa_r+0x2b0>)
  4035aa:	2b00      	cmp	r3, #0
  4035ac:	d0ee      	beq.n	40358c <_dtoa_r+0x5c>
  4035ae:	f100 0308 	add.w	r3, r0, #8
  4035b2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4035b4:	6013      	str	r3, [r2, #0]
  4035b6:	b01b      	add	sp, #108	; 0x6c
  4035b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4035be:	4889      	ldr	r0, [pc, #548]	; (4037e4 <_dtoa_r+0x2b4>)
  4035c0:	2b00      	cmp	r3, #0
  4035c2:	d0e3      	beq.n	40358c <_dtoa_r+0x5c>
  4035c4:	1cc3      	adds	r3, r0, #3
  4035c6:	e7f4      	b.n	4035b2 <_dtoa_r+0x82>
  4035c8:	2301      	movs	r3, #1
  4035ca:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4035ce:	6033      	str	r3, [r6, #0]
  4035d0:	46ab      	mov	fp, r5
  4035d2:	e7c5      	b.n	403560 <_dtoa_r+0x30>
  4035d4:	aa18      	add	r2, sp, #96	; 0x60
  4035d6:	ab19      	add	r3, sp, #100	; 0x64
  4035d8:	9201      	str	r2, [sp, #4]
  4035da:	9300      	str	r3, [sp, #0]
  4035dc:	4652      	mov	r2, sl
  4035de:	465b      	mov	r3, fp
  4035e0:	4620      	mov	r0, r4
  4035e2:	f001 fd39 	bl	405058 <__d2b>
  4035e6:	0d2b      	lsrs	r3, r5, #20
  4035e8:	4681      	mov	r9, r0
  4035ea:	d071      	beq.n	4036d0 <_dtoa_r+0x1a0>
  4035ec:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4035f0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4035f4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4035f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4035fa:	4650      	mov	r0, sl
  4035fc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403600:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403604:	2200      	movs	r2, #0
  403606:	4b78      	ldr	r3, [pc, #480]	; (4037e8 <_dtoa_r+0x2b8>)
  403608:	f002 fa70 	bl	405aec <__aeabi_dsub>
  40360c:	a36c      	add	r3, pc, #432	; (adr r3, 4037c0 <_dtoa_r+0x290>)
  40360e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403612:	f002 fc1f 	bl	405e54 <__aeabi_dmul>
  403616:	a36c      	add	r3, pc, #432	; (adr r3, 4037c8 <_dtoa_r+0x298>)
  403618:	e9d3 2300 	ldrd	r2, r3, [r3]
  40361c:	f002 fa68 	bl	405af0 <__adddf3>
  403620:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403624:	4630      	mov	r0, r6
  403626:	f002 fbaf 	bl	405d88 <__aeabi_i2d>
  40362a:	a369      	add	r3, pc, #420	; (adr r3, 4037d0 <_dtoa_r+0x2a0>)
  40362c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403630:	f002 fc10 	bl	405e54 <__aeabi_dmul>
  403634:	4602      	mov	r2, r0
  403636:	460b      	mov	r3, r1
  403638:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40363c:	f002 fa58 	bl	405af0 <__adddf3>
  403640:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403644:	f002 feb6 	bl	4063b4 <__aeabi_d2iz>
  403648:	2200      	movs	r2, #0
  40364a:	9002      	str	r0, [sp, #8]
  40364c:	2300      	movs	r3, #0
  40364e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403652:	f002 fe71 	bl	406338 <__aeabi_dcmplt>
  403656:	2800      	cmp	r0, #0
  403658:	f040 8173 	bne.w	403942 <_dtoa_r+0x412>
  40365c:	9d02      	ldr	r5, [sp, #8]
  40365e:	2d16      	cmp	r5, #22
  403660:	f200 815d 	bhi.w	40391e <_dtoa_r+0x3ee>
  403664:	4b61      	ldr	r3, [pc, #388]	; (4037ec <_dtoa_r+0x2bc>)
  403666:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40366a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40366e:	4652      	mov	r2, sl
  403670:	465b      	mov	r3, fp
  403672:	f002 fe7f 	bl	406374 <__aeabi_dcmpgt>
  403676:	2800      	cmp	r0, #0
  403678:	f000 81c5 	beq.w	403a06 <_dtoa_r+0x4d6>
  40367c:	1e6b      	subs	r3, r5, #1
  40367e:	9302      	str	r3, [sp, #8]
  403680:	2300      	movs	r3, #0
  403682:	930e      	str	r3, [sp, #56]	; 0x38
  403684:	1bbf      	subs	r7, r7, r6
  403686:	1e7b      	subs	r3, r7, #1
  403688:	9306      	str	r3, [sp, #24]
  40368a:	f100 8154 	bmi.w	403936 <_dtoa_r+0x406>
  40368e:	2300      	movs	r3, #0
  403690:	9308      	str	r3, [sp, #32]
  403692:	9b02      	ldr	r3, [sp, #8]
  403694:	2b00      	cmp	r3, #0
  403696:	f2c0 8145 	blt.w	403924 <_dtoa_r+0x3f4>
  40369a:	9a06      	ldr	r2, [sp, #24]
  40369c:	930d      	str	r3, [sp, #52]	; 0x34
  40369e:	4611      	mov	r1, r2
  4036a0:	4419      	add	r1, r3
  4036a2:	2300      	movs	r3, #0
  4036a4:	9106      	str	r1, [sp, #24]
  4036a6:	930c      	str	r3, [sp, #48]	; 0x30
  4036a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4036aa:	2b09      	cmp	r3, #9
  4036ac:	d82a      	bhi.n	403704 <_dtoa_r+0x1d4>
  4036ae:	2b05      	cmp	r3, #5
  4036b0:	f340 865b 	ble.w	40436a <_dtoa_r+0xe3a>
  4036b4:	3b04      	subs	r3, #4
  4036b6:	9324      	str	r3, [sp, #144]	; 0x90
  4036b8:	2500      	movs	r5, #0
  4036ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4036bc:	3b02      	subs	r3, #2
  4036be:	2b03      	cmp	r3, #3
  4036c0:	f200 8642 	bhi.w	404348 <_dtoa_r+0xe18>
  4036c4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4036c8:	02c903d4 	.word	0x02c903d4
  4036cc:	046103df 	.word	0x046103df
  4036d0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4036d2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4036d4:	443e      	add	r6, r7
  4036d6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4036da:	2b20      	cmp	r3, #32
  4036dc:	f340 818e 	ble.w	4039fc <_dtoa_r+0x4cc>
  4036e0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4036e4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4036e8:	409d      	lsls	r5, r3
  4036ea:	fa2a f000 	lsr.w	r0, sl, r0
  4036ee:	4328      	orrs	r0, r5
  4036f0:	f002 fb3a 	bl	405d68 <__aeabi_ui2d>
  4036f4:	2301      	movs	r3, #1
  4036f6:	3e01      	subs	r6, #1
  4036f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4036fc:	9314      	str	r3, [sp, #80]	; 0x50
  4036fe:	e781      	b.n	403604 <_dtoa_r+0xd4>
  403700:	483b      	ldr	r0, [pc, #236]	; (4037f0 <_dtoa_r+0x2c0>)
  403702:	e743      	b.n	40358c <_dtoa_r+0x5c>
  403704:	2100      	movs	r1, #0
  403706:	6461      	str	r1, [r4, #68]	; 0x44
  403708:	4620      	mov	r0, r4
  40370a:	9125      	str	r1, [sp, #148]	; 0x94
  40370c:	f001 fa06 	bl	404b1c <_Balloc>
  403710:	f04f 33ff 	mov.w	r3, #4294967295
  403714:	930a      	str	r3, [sp, #40]	; 0x28
  403716:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403718:	930f      	str	r3, [sp, #60]	; 0x3c
  40371a:	2301      	movs	r3, #1
  40371c:	9004      	str	r0, [sp, #16]
  40371e:	6420      	str	r0, [r4, #64]	; 0x40
  403720:	9224      	str	r2, [sp, #144]	; 0x90
  403722:	930b      	str	r3, [sp, #44]	; 0x2c
  403724:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403726:	2b00      	cmp	r3, #0
  403728:	f2c0 80d9 	blt.w	4038de <_dtoa_r+0x3ae>
  40372c:	9a02      	ldr	r2, [sp, #8]
  40372e:	2a0e      	cmp	r2, #14
  403730:	f300 80d5 	bgt.w	4038de <_dtoa_r+0x3ae>
  403734:	4b2d      	ldr	r3, [pc, #180]	; (4037ec <_dtoa_r+0x2bc>)
  403736:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40373a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40373e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403742:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403744:	2b00      	cmp	r3, #0
  403746:	f2c0 83ba 	blt.w	403ebe <_dtoa_r+0x98e>
  40374a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40374e:	4650      	mov	r0, sl
  403750:	462a      	mov	r2, r5
  403752:	4633      	mov	r3, r6
  403754:	4659      	mov	r1, fp
  403756:	f002 fca7 	bl	4060a8 <__aeabi_ddiv>
  40375a:	f002 fe2b 	bl	4063b4 <__aeabi_d2iz>
  40375e:	4680      	mov	r8, r0
  403760:	f002 fb12 	bl	405d88 <__aeabi_i2d>
  403764:	462a      	mov	r2, r5
  403766:	4633      	mov	r3, r6
  403768:	f002 fb74 	bl	405e54 <__aeabi_dmul>
  40376c:	460b      	mov	r3, r1
  40376e:	4602      	mov	r2, r0
  403770:	4659      	mov	r1, fp
  403772:	4650      	mov	r0, sl
  403774:	f002 f9ba 	bl	405aec <__aeabi_dsub>
  403778:	9d04      	ldr	r5, [sp, #16]
  40377a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40377e:	702b      	strb	r3, [r5, #0]
  403780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403782:	2b01      	cmp	r3, #1
  403784:	4606      	mov	r6, r0
  403786:	460f      	mov	r7, r1
  403788:	f105 0501 	add.w	r5, r5, #1
  40378c:	d068      	beq.n	403860 <_dtoa_r+0x330>
  40378e:	2200      	movs	r2, #0
  403790:	4b18      	ldr	r3, [pc, #96]	; (4037f4 <_dtoa_r+0x2c4>)
  403792:	f002 fb5f 	bl	405e54 <__aeabi_dmul>
  403796:	2200      	movs	r2, #0
  403798:	2300      	movs	r3, #0
  40379a:	4606      	mov	r6, r0
  40379c:	460f      	mov	r7, r1
  40379e:	f002 fdc1 	bl	406324 <__aeabi_dcmpeq>
  4037a2:	2800      	cmp	r0, #0
  4037a4:	f040 8088 	bne.w	4038b8 <_dtoa_r+0x388>
  4037a8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4037ac:	f04f 0a00 	mov.w	sl, #0
  4037b0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4037f4 <_dtoa_r+0x2c4>
  4037b4:	940c      	str	r4, [sp, #48]	; 0x30
  4037b6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4037ba:	e028      	b.n	40380e <_dtoa_r+0x2de>
  4037bc:	f3af 8000 	nop.w
  4037c0:	636f4361 	.word	0x636f4361
  4037c4:	3fd287a7 	.word	0x3fd287a7
  4037c8:	8b60c8b3 	.word	0x8b60c8b3
  4037cc:	3fc68a28 	.word	0x3fc68a28
  4037d0:	509f79fb 	.word	0x509f79fb
  4037d4:	3fd34413 	.word	0x3fd34413
  4037d8:	7ff00000 	.word	0x7ff00000
  4037dc:	0040645d 	.word	0x0040645d
  4037e0:	00406480 	.word	0x00406480
  4037e4:	0040648c 	.word	0x0040648c
  4037e8:	3ff80000 	.word	0x3ff80000
  4037ec:	004064b8 	.word	0x004064b8
  4037f0:	0040645c 	.word	0x0040645c
  4037f4:	40240000 	.word	0x40240000
  4037f8:	f002 fb2c 	bl	405e54 <__aeabi_dmul>
  4037fc:	2200      	movs	r2, #0
  4037fe:	2300      	movs	r3, #0
  403800:	4606      	mov	r6, r0
  403802:	460f      	mov	r7, r1
  403804:	f002 fd8e 	bl	406324 <__aeabi_dcmpeq>
  403808:	2800      	cmp	r0, #0
  40380a:	f040 83c1 	bne.w	403f90 <_dtoa_r+0xa60>
  40380e:	4642      	mov	r2, r8
  403810:	464b      	mov	r3, r9
  403812:	4630      	mov	r0, r6
  403814:	4639      	mov	r1, r7
  403816:	f002 fc47 	bl	4060a8 <__aeabi_ddiv>
  40381a:	f002 fdcb 	bl	4063b4 <__aeabi_d2iz>
  40381e:	4604      	mov	r4, r0
  403820:	f002 fab2 	bl	405d88 <__aeabi_i2d>
  403824:	4642      	mov	r2, r8
  403826:	464b      	mov	r3, r9
  403828:	f002 fb14 	bl	405e54 <__aeabi_dmul>
  40382c:	4602      	mov	r2, r0
  40382e:	460b      	mov	r3, r1
  403830:	4630      	mov	r0, r6
  403832:	4639      	mov	r1, r7
  403834:	f002 f95a 	bl	405aec <__aeabi_dsub>
  403838:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40383c:	9e04      	ldr	r6, [sp, #16]
  40383e:	f805 eb01 	strb.w	lr, [r5], #1
  403842:	eba5 0e06 	sub.w	lr, r5, r6
  403846:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403848:	45b6      	cmp	lr, r6
  40384a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40384e:	4652      	mov	r2, sl
  403850:	465b      	mov	r3, fp
  403852:	d1d1      	bne.n	4037f8 <_dtoa_r+0x2c8>
  403854:	46a0      	mov	r8, r4
  403856:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40385a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40385c:	4606      	mov	r6, r0
  40385e:	460f      	mov	r7, r1
  403860:	4632      	mov	r2, r6
  403862:	463b      	mov	r3, r7
  403864:	4630      	mov	r0, r6
  403866:	4639      	mov	r1, r7
  403868:	f002 f942 	bl	405af0 <__adddf3>
  40386c:	4606      	mov	r6, r0
  40386e:	460f      	mov	r7, r1
  403870:	4602      	mov	r2, r0
  403872:	460b      	mov	r3, r1
  403874:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403878:	f002 fd5e 	bl	406338 <__aeabi_dcmplt>
  40387c:	b948      	cbnz	r0, 403892 <_dtoa_r+0x362>
  40387e:	4632      	mov	r2, r6
  403880:	463b      	mov	r3, r7
  403882:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403886:	f002 fd4d 	bl	406324 <__aeabi_dcmpeq>
  40388a:	b1a8      	cbz	r0, 4038b8 <_dtoa_r+0x388>
  40388c:	f018 0f01 	tst.w	r8, #1
  403890:	d012      	beq.n	4038b8 <_dtoa_r+0x388>
  403892:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403896:	9a04      	ldr	r2, [sp, #16]
  403898:	1e6b      	subs	r3, r5, #1
  40389a:	e004      	b.n	4038a6 <_dtoa_r+0x376>
  40389c:	429a      	cmp	r2, r3
  40389e:	f000 8401 	beq.w	4040a4 <_dtoa_r+0xb74>
  4038a2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4038a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4038aa:	f103 0501 	add.w	r5, r3, #1
  4038ae:	d0f5      	beq.n	40389c <_dtoa_r+0x36c>
  4038b0:	f108 0801 	add.w	r8, r8, #1
  4038b4:	f883 8000 	strb.w	r8, [r3]
  4038b8:	4649      	mov	r1, r9
  4038ba:	4620      	mov	r0, r4
  4038bc:	f001 f954 	bl	404b68 <_Bfree>
  4038c0:	2200      	movs	r2, #0
  4038c2:	9b02      	ldr	r3, [sp, #8]
  4038c4:	702a      	strb	r2, [r5, #0]
  4038c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038c8:	3301      	adds	r3, #1
  4038ca:	6013      	str	r3, [r2, #0]
  4038cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038ce:	2b00      	cmp	r3, #0
  4038d0:	f000 839e 	beq.w	404010 <_dtoa_r+0xae0>
  4038d4:	9804      	ldr	r0, [sp, #16]
  4038d6:	601d      	str	r5, [r3, #0]
  4038d8:	b01b      	add	sp, #108	; 0x6c
  4038da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038e0:	2a00      	cmp	r2, #0
  4038e2:	d03e      	beq.n	403962 <_dtoa_r+0x432>
  4038e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4038e6:	2a01      	cmp	r2, #1
  4038e8:	f340 8311 	ble.w	403f0e <_dtoa_r+0x9de>
  4038ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4038f0:	1e5f      	subs	r7, r3, #1
  4038f2:	42ba      	cmp	r2, r7
  4038f4:	f2c0 838f 	blt.w	404016 <_dtoa_r+0xae6>
  4038f8:	1bd7      	subs	r7, r2, r7
  4038fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038fc:	2b00      	cmp	r3, #0
  4038fe:	f2c0 848b 	blt.w	404218 <_dtoa_r+0xce8>
  403902:	9d08      	ldr	r5, [sp, #32]
  403904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403906:	9a08      	ldr	r2, [sp, #32]
  403908:	441a      	add	r2, r3
  40390a:	9208      	str	r2, [sp, #32]
  40390c:	9a06      	ldr	r2, [sp, #24]
  40390e:	2101      	movs	r1, #1
  403910:	441a      	add	r2, r3
  403912:	4620      	mov	r0, r4
  403914:	9206      	str	r2, [sp, #24]
  403916:	f001 f9c1 	bl	404c9c <__i2b>
  40391a:	4606      	mov	r6, r0
  40391c:	e024      	b.n	403968 <_dtoa_r+0x438>
  40391e:	2301      	movs	r3, #1
  403920:	930e      	str	r3, [sp, #56]	; 0x38
  403922:	e6af      	b.n	403684 <_dtoa_r+0x154>
  403924:	9a08      	ldr	r2, [sp, #32]
  403926:	9b02      	ldr	r3, [sp, #8]
  403928:	1ad2      	subs	r2, r2, r3
  40392a:	425b      	negs	r3, r3
  40392c:	930c      	str	r3, [sp, #48]	; 0x30
  40392e:	2300      	movs	r3, #0
  403930:	9208      	str	r2, [sp, #32]
  403932:	930d      	str	r3, [sp, #52]	; 0x34
  403934:	e6b8      	b.n	4036a8 <_dtoa_r+0x178>
  403936:	f1c7 0301 	rsb	r3, r7, #1
  40393a:	9308      	str	r3, [sp, #32]
  40393c:	2300      	movs	r3, #0
  40393e:	9306      	str	r3, [sp, #24]
  403940:	e6a7      	b.n	403692 <_dtoa_r+0x162>
  403942:	9d02      	ldr	r5, [sp, #8]
  403944:	4628      	mov	r0, r5
  403946:	f002 fa1f 	bl	405d88 <__aeabi_i2d>
  40394a:	4602      	mov	r2, r0
  40394c:	460b      	mov	r3, r1
  40394e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403952:	f002 fce7 	bl	406324 <__aeabi_dcmpeq>
  403956:	2800      	cmp	r0, #0
  403958:	f47f ae80 	bne.w	40365c <_dtoa_r+0x12c>
  40395c:	1e6b      	subs	r3, r5, #1
  40395e:	9302      	str	r3, [sp, #8]
  403960:	e67c      	b.n	40365c <_dtoa_r+0x12c>
  403962:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403964:	9d08      	ldr	r5, [sp, #32]
  403966:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403968:	2d00      	cmp	r5, #0
  40396a:	dd0c      	ble.n	403986 <_dtoa_r+0x456>
  40396c:	9906      	ldr	r1, [sp, #24]
  40396e:	2900      	cmp	r1, #0
  403970:	460b      	mov	r3, r1
  403972:	dd08      	ble.n	403986 <_dtoa_r+0x456>
  403974:	42a9      	cmp	r1, r5
  403976:	9a08      	ldr	r2, [sp, #32]
  403978:	bfa8      	it	ge
  40397a:	462b      	movge	r3, r5
  40397c:	1ad2      	subs	r2, r2, r3
  40397e:	1aed      	subs	r5, r5, r3
  403980:	1acb      	subs	r3, r1, r3
  403982:	9208      	str	r2, [sp, #32]
  403984:	9306      	str	r3, [sp, #24]
  403986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403988:	b1d3      	cbz	r3, 4039c0 <_dtoa_r+0x490>
  40398a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40398c:	2b00      	cmp	r3, #0
  40398e:	f000 82b7 	beq.w	403f00 <_dtoa_r+0x9d0>
  403992:	2f00      	cmp	r7, #0
  403994:	dd10      	ble.n	4039b8 <_dtoa_r+0x488>
  403996:	4631      	mov	r1, r6
  403998:	463a      	mov	r2, r7
  40399a:	4620      	mov	r0, r4
  40399c:	f001 fa1a 	bl	404dd4 <__pow5mult>
  4039a0:	464a      	mov	r2, r9
  4039a2:	4601      	mov	r1, r0
  4039a4:	4606      	mov	r6, r0
  4039a6:	4620      	mov	r0, r4
  4039a8:	f001 f982 	bl	404cb0 <__multiply>
  4039ac:	4649      	mov	r1, r9
  4039ae:	4680      	mov	r8, r0
  4039b0:	4620      	mov	r0, r4
  4039b2:	f001 f8d9 	bl	404b68 <_Bfree>
  4039b6:	46c1      	mov	r9, r8
  4039b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4039ba:	1bda      	subs	r2, r3, r7
  4039bc:	f040 82a1 	bne.w	403f02 <_dtoa_r+0x9d2>
  4039c0:	2101      	movs	r1, #1
  4039c2:	4620      	mov	r0, r4
  4039c4:	f001 f96a 	bl	404c9c <__i2b>
  4039c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039ca:	2b00      	cmp	r3, #0
  4039cc:	4680      	mov	r8, r0
  4039ce:	dd1c      	ble.n	403a0a <_dtoa_r+0x4da>
  4039d0:	4601      	mov	r1, r0
  4039d2:	461a      	mov	r2, r3
  4039d4:	4620      	mov	r0, r4
  4039d6:	f001 f9fd 	bl	404dd4 <__pow5mult>
  4039da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039dc:	2b01      	cmp	r3, #1
  4039de:	4680      	mov	r8, r0
  4039e0:	f340 8254 	ble.w	403e8c <_dtoa_r+0x95c>
  4039e4:	2300      	movs	r3, #0
  4039e6:	930c      	str	r3, [sp, #48]	; 0x30
  4039e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4039ec:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4039f0:	6918      	ldr	r0, [r3, #16]
  4039f2:	f001 f903 	bl	404bfc <__hi0bits>
  4039f6:	f1c0 0020 	rsb	r0, r0, #32
  4039fa:	e010      	b.n	403a1e <_dtoa_r+0x4ee>
  4039fc:	f1c3 0520 	rsb	r5, r3, #32
  403a00:	fa0a f005 	lsl.w	r0, sl, r5
  403a04:	e674      	b.n	4036f0 <_dtoa_r+0x1c0>
  403a06:	900e      	str	r0, [sp, #56]	; 0x38
  403a08:	e63c      	b.n	403684 <_dtoa_r+0x154>
  403a0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a0c:	2b01      	cmp	r3, #1
  403a0e:	f340 8287 	ble.w	403f20 <_dtoa_r+0x9f0>
  403a12:	2300      	movs	r3, #0
  403a14:	930c      	str	r3, [sp, #48]	; 0x30
  403a16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403a18:	2001      	movs	r0, #1
  403a1a:	2b00      	cmp	r3, #0
  403a1c:	d1e4      	bne.n	4039e8 <_dtoa_r+0x4b8>
  403a1e:	9a06      	ldr	r2, [sp, #24]
  403a20:	4410      	add	r0, r2
  403a22:	f010 001f 	ands.w	r0, r0, #31
  403a26:	f000 80a1 	beq.w	403b6c <_dtoa_r+0x63c>
  403a2a:	f1c0 0320 	rsb	r3, r0, #32
  403a2e:	2b04      	cmp	r3, #4
  403a30:	f340 849e 	ble.w	404370 <_dtoa_r+0xe40>
  403a34:	9b08      	ldr	r3, [sp, #32]
  403a36:	f1c0 001c 	rsb	r0, r0, #28
  403a3a:	4403      	add	r3, r0
  403a3c:	9308      	str	r3, [sp, #32]
  403a3e:	4613      	mov	r3, r2
  403a40:	4403      	add	r3, r0
  403a42:	4405      	add	r5, r0
  403a44:	9306      	str	r3, [sp, #24]
  403a46:	9b08      	ldr	r3, [sp, #32]
  403a48:	2b00      	cmp	r3, #0
  403a4a:	dd05      	ble.n	403a58 <_dtoa_r+0x528>
  403a4c:	4649      	mov	r1, r9
  403a4e:	461a      	mov	r2, r3
  403a50:	4620      	mov	r0, r4
  403a52:	f001 fa0f 	bl	404e74 <__lshift>
  403a56:	4681      	mov	r9, r0
  403a58:	9b06      	ldr	r3, [sp, #24]
  403a5a:	2b00      	cmp	r3, #0
  403a5c:	dd05      	ble.n	403a6a <_dtoa_r+0x53a>
  403a5e:	4641      	mov	r1, r8
  403a60:	461a      	mov	r2, r3
  403a62:	4620      	mov	r0, r4
  403a64:	f001 fa06 	bl	404e74 <__lshift>
  403a68:	4680      	mov	r8, r0
  403a6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a6c:	2b00      	cmp	r3, #0
  403a6e:	f040 8086 	bne.w	403b7e <_dtoa_r+0x64e>
  403a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a74:	2b00      	cmp	r3, #0
  403a76:	f340 8266 	ble.w	403f46 <_dtoa_r+0xa16>
  403a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a7c:	2b00      	cmp	r3, #0
  403a7e:	f000 8098 	beq.w	403bb2 <_dtoa_r+0x682>
  403a82:	2d00      	cmp	r5, #0
  403a84:	dd05      	ble.n	403a92 <_dtoa_r+0x562>
  403a86:	4631      	mov	r1, r6
  403a88:	462a      	mov	r2, r5
  403a8a:	4620      	mov	r0, r4
  403a8c:	f001 f9f2 	bl	404e74 <__lshift>
  403a90:	4606      	mov	r6, r0
  403a92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a94:	2b00      	cmp	r3, #0
  403a96:	f040 8337 	bne.w	404108 <_dtoa_r+0xbd8>
  403a9a:	9606      	str	r6, [sp, #24]
  403a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a9e:	9a04      	ldr	r2, [sp, #16]
  403aa0:	f8dd b018 	ldr.w	fp, [sp, #24]
  403aa4:	3b01      	subs	r3, #1
  403aa6:	18d3      	adds	r3, r2, r3
  403aa8:	930b      	str	r3, [sp, #44]	; 0x2c
  403aaa:	f00a 0301 	and.w	r3, sl, #1
  403aae:	930c      	str	r3, [sp, #48]	; 0x30
  403ab0:	4617      	mov	r7, r2
  403ab2:	46c2      	mov	sl, r8
  403ab4:	4651      	mov	r1, sl
  403ab6:	4648      	mov	r0, r9
  403ab8:	f7ff fca6 	bl	403408 <quorem>
  403abc:	4631      	mov	r1, r6
  403abe:	4605      	mov	r5, r0
  403ac0:	4648      	mov	r0, r9
  403ac2:	f001 fa29 	bl	404f18 <__mcmp>
  403ac6:	465a      	mov	r2, fp
  403ac8:	900a      	str	r0, [sp, #40]	; 0x28
  403aca:	4651      	mov	r1, sl
  403acc:	4620      	mov	r0, r4
  403ace:	f001 fa3f 	bl	404f50 <__mdiff>
  403ad2:	68c2      	ldr	r2, [r0, #12]
  403ad4:	4680      	mov	r8, r0
  403ad6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403ada:	2a00      	cmp	r2, #0
  403adc:	f040 822b 	bne.w	403f36 <_dtoa_r+0xa06>
  403ae0:	4601      	mov	r1, r0
  403ae2:	4648      	mov	r0, r9
  403ae4:	9308      	str	r3, [sp, #32]
  403ae6:	f001 fa17 	bl	404f18 <__mcmp>
  403aea:	4641      	mov	r1, r8
  403aec:	9006      	str	r0, [sp, #24]
  403aee:	4620      	mov	r0, r4
  403af0:	f001 f83a 	bl	404b68 <_Bfree>
  403af4:	9a06      	ldr	r2, [sp, #24]
  403af6:	9b08      	ldr	r3, [sp, #32]
  403af8:	b932      	cbnz	r2, 403b08 <_dtoa_r+0x5d8>
  403afa:	9924      	ldr	r1, [sp, #144]	; 0x90
  403afc:	b921      	cbnz	r1, 403b08 <_dtoa_r+0x5d8>
  403afe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403b00:	2a00      	cmp	r2, #0
  403b02:	f000 83ef 	beq.w	4042e4 <_dtoa_r+0xdb4>
  403b06:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403b08:	990a      	ldr	r1, [sp, #40]	; 0x28
  403b0a:	2900      	cmp	r1, #0
  403b0c:	f2c0 829f 	blt.w	40404e <_dtoa_r+0xb1e>
  403b10:	d105      	bne.n	403b1e <_dtoa_r+0x5ee>
  403b12:	9924      	ldr	r1, [sp, #144]	; 0x90
  403b14:	b919      	cbnz	r1, 403b1e <_dtoa_r+0x5ee>
  403b16:	990c      	ldr	r1, [sp, #48]	; 0x30
  403b18:	2900      	cmp	r1, #0
  403b1a:	f000 8298 	beq.w	40404e <_dtoa_r+0xb1e>
  403b1e:	2a00      	cmp	r2, #0
  403b20:	f300 8306 	bgt.w	404130 <_dtoa_r+0xc00>
  403b24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403b26:	703b      	strb	r3, [r7, #0]
  403b28:	f107 0801 	add.w	r8, r7, #1
  403b2c:	4297      	cmp	r7, r2
  403b2e:	4645      	mov	r5, r8
  403b30:	f000 830c 	beq.w	40414c <_dtoa_r+0xc1c>
  403b34:	4649      	mov	r1, r9
  403b36:	2300      	movs	r3, #0
  403b38:	220a      	movs	r2, #10
  403b3a:	4620      	mov	r0, r4
  403b3c:	f001 f81e 	bl	404b7c <__multadd>
  403b40:	455e      	cmp	r6, fp
  403b42:	4681      	mov	r9, r0
  403b44:	4631      	mov	r1, r6
  403b46:	f04f 0300 	mov.w	r3, #0
  403b4a:	f04f 020a 	mov.w	r2, #10
  403b4e:	4620      	mov	r0, r4
  403b50:	f000 81eb 	beq.w	403f2a <_dtoa_r+0x9fa>
  403b54:	f001 f812 	bl	404b7c <__multadd>
  403b58:	4659      	mov	r1, fp
  403b5a:	4606      	mov	r6, r0
  403b5c:	2300      	movs	r3, #0
  403b5e:	220a      	movs	r2, #10
  403b60:	4620      	mov	r0, r4
  403b62:	f001 f80b 	bl	404b7c <__multadd>
  403b66:	4647      	mov	r7, r8
  403b68:	4683      	mov	fp, r0
  403b6a:	e7a3      	b.n	403ab4 <_dtoa_r+0x584>
  403b6c:	201c      	movs	r0, #28
  403b6e:	9b08      	ldr	r3, [sp, #32]
  403b70:	4403      	add	r3, r0
  403b72:	9308      	str	r3, [sp, #32]
  403b74:	9b06      	ldr	r3, [sp, #24]
  403b76:	4403      	add	r3, r0
  403b78:	4405      	add	r5, r0
  403b7a:	9306      	str	r3, [sp, #24]
  403b7c:	e763      	b.n	403a46 <_dtoa_r+0x516>
  403b7e:	4641      	mov	r1, r8
  403b80:	4648      	mov	r0, r9
  403b82:	f001 f9c9 	bl	404f18 <__mcmp>
  403b86:	2800      	cmp	r0, #0
  403b88:	f6bf af73 	bge.w	403a72 <_dtoa_r+0x542>
  403b8c:	9f02      	ldr	r7, [sp, #8]
  403b8e:	4649      	mov	r1, r9
  403b90:	2300      	movs	r3, #0
  403b92:	220a      	movs	r2, #10
  403b94:	4620      	mov	r0, r4
  403b96:	3f01      	subs	r7, #1
  403b98:	9702      	str	r7, [sp, #8]
  403b9a:	f000 ffef 	bl	404b7c <__multadd>
  403b9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ba0:	4681      	mov	r9, r0
  403ba2:	2b00      	cmp	r3, #0
  403ba4:	f040 83b6 	bne.w	404314 <_dtoa_r+0xde4>
  403ba8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403baa:	2b00      	cmp	r3, #0
  403bac:	f340 83bf 	ble.w	40432e <_dtoa_r+0xdfe>
  403bb0:	930a      	str	r3, [sp, #40]	; 0x28
  403bb2:	f8dd b010 	ldr.w	fp, [sp, #16]
  403bb6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403bb8:	465d      	mov	r5, fp
  403bba:	e002      	b.n	403bc2 <_dtoa_r+0x692>
  403bbc:	f000 ffde 	bl	404b7c <__multadd>
  403bc0:	4681      	mov	r9, r0
  403bc2:	4641      	mov	r1, r8
  403bc4:	4648      	mov	r0, r9
  403bc6:	f7ff fc1f 	bl	403408 <quorem>
  403bca:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403bce:	f805 ab01 	strb.w	sl, [r5], #1
  403bd2:	eba5 030b 	sub.w	r3, r5, fp
  403bd6:	42bb      	cmp	r3, r7
  403bd8:	f04f 020a 	mov.w	r2, #10
  403bdc:	f04f 0300 	mov.w	r3, #0
  403be0:	4649      	mov	r1, r9
  403be2:	4620      	mov	r0, r4
  403be4:	dbea      	blt.n	403bbc <_dtoa_r+0x68c>
  403be6:	9b04      	ldr	r3, [sp, #16]
  403be8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403bea:	2a01      	cmp	r2, #1
  403bec:	bfac      	ite	ge
  403bee:	189b      	addge	r3, r3, r2
  403bf0:	3301      	addlt	r3, #1
  403bf2:	461d      	mov	r5, r3
  403bf4:	f04f 0b00 	mov.w	fp, #0
  403bf8:	4649      	mov	r1, r9
  403bfa:	2201      	movs	r2, #1
  403bfc:	4620      	mov	r0, r4
  403bfe:	f001 f939 	bl	404e74 <__lshift>
  403c02:	4641      	mov	r1, r8
  403c04:	4681      	mov	r9, r0
  403c06:	f001 f987 	bl	404f18 <__mcmp>
  403c0a:	2800      	cmp	r0, #0
  403c0c:	f340 823d 	ble.w	40408a <_dtoa_r+0xb5a>
  403c10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403c14:	9904      	ldr	r1, [sp, #16]
  403c16:	1e6b      	subs	r3, r5, #1
  403c18:	e004      	b.n	403c24 <_dtoa_r+0x6f4>
  403c1a:	428b      	cmp	r3, r1
  403c1c:	f000 81ae 	beq.w	403f7c <_dtoa_r+0xa4c>
  403c20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403c24:	2a39      	cmp	r2, #57	; 0x39
  403c26:	f103 0501 	add.w	r5, r3, #1
  403c2a:	d0f6      	beq.n	403c1a <_dtoa_r+0x6ea>
  403c2c:	3201      	adds	r2, #1
  403c2e:	701a      	strb	r2, [r3, #0]
  403c30:	4641      	mov	r1, r8
  403c32:	4620      	mov	r0, r4
  403c34:	f000 ff98 	bl	404b68 <_Bfree>
  403c38:	2e00      	cmp	r6, #0
  403c3a:	f43f ae3d 	beq.w	4038b8 <_dtoa_r+0x388>
  403c3e:	f1bb 0f00 	cmp.w	fp, #0
  403c42:	d005      	beq.n	403c50 <_dtoa_r+0x720>
  403c44:	45b3      	cmp	fp, r6
  403c46:	d003      	beq.n	403c50 <_dtoa_r+0x720>
  403c48:	4659      	mov	r1, fp
  403c4a:	4620      	mov	r0, r4
  403c4c:	f000 ff8c 	bl	404b68 <_Bfree>
  403c50:	4631      	mov	r1, r6
  403c52:	4620      	mov	r0, r4
  403c54:	f000 ff88 	bl	404b68 <_Bfree>
  403c58:	e62e      	b.n	4038b8 <_dtoa_r+0x388>
  403c5a:	2300      	movs	r3, #0
  403c5c:	930b      	str	r3, [sp, #44]	; 0x2c
  403c5e:	9b02      	ldr	r3, [sp, #8]
  403c60:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403c62:	4413      	add	r3, r2
  403c64:	930f      	str	r3, [sp, #60]	; 0x3c
  403c66:	3301      	adds	r3, #1
  403c68:	2b01      	cmp	r3, #1
  403c6a:	461f      	mov	r7, r3
  403c6c:	461e      	mov	r6, r3
  403c6e:	930a      	str	r3, [sp, #40]	; 0x28
  403c70:	bfb8      	it	lt
  403c72:	2701      	movlt	r7, #1
  403c74:	2100      	movs	r1, #0
  403c76:	2f17      	cmp	r7, #23
  403c78:	6461      	str	r1, [r4, #68]	; 0x44
  403c7a:	d90a      	bls.n	403c92 <_dtoa_r+0x762>
  403c7c:	2201      	movs	r2, #1
  403c7e:	2304      	movs	r3, #4
  403c80:	005b      	lsls	r3, r3, #1
  403c82:	f103 0014 	add.w	r0, r3, #20
  403c86:	4287      	cmp	r7, r0
  403c88:	4611      	mov	r1, r2
  403c8a:	f102 0201 	add.w	r2, r2, #1
  403c8e:	d2f7      	bcs.n	403c80 <_dtoa_r+0x750>
  403c90:	6461      	str	r1, [r4, #68]	; 0x44
  403c92:	4620      	mov	r0, r4
  403c94:	f000 ff42 	bl	404b1c <_Balloc>
  403c98:	2e0e      	cmp	r6, #14
  403c9a:	9004      	str	r0, [sp, #16]
  403c9c:	6420      	str	r0, [r4, #64]	; 0x40
  403c9e:	f63f ad41 	bhi.w	403724 <_dtoa_r+0x1f4>
  403ca2:	2d00      	cmp	r5, #0
  403ca4:	f43f ad3e 	beq.w	403724 <_dtoa_r+0x1f4>
  403ca8:	9902      	ldr	r1, [sp, #8]
  403caa:	2900      	cmp	r1, #0
  403cac:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403cb0:	f340 8202 	ble.w	4040b8 <_dtoa_r+0xb88>
  403cb4:	4bb8      	ldr	r3, [pc, #736]	; (403f98 <_dtoa_r+0xa68>)
  403cb6:	f001 020f 	and.w	r2, r1, #15
  403cba:	110d      	asrs	r5, r1, #4
  403cbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403cc0:	06e9      	lsls	r1, r5, #27
  403cc2:	e9d3 6700 	ldrd	r6, r7, [r3]
  403cc6:	f140 81ae 	bpl.w	404026 <_dtoa_r+0xaf6>
  403cca:	4bb4      	ldr	r3, [pc, #720]	; (403f9c <_dtoa_r+0xa6c>)
  403ccc:	4650      	mov	r0, sl
  403cce:	4659      	mov	r1, fp
  403cd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403cd4:	f002 f9e8 	bl	4060a8 <__aeabi_ddiv>
  403cd8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403cdc:	f005 050f 	and.w	r5, r5, #15
  403ce0:	f04f 0a03 	mov.w	sl, #3
  403ce4:	b18d      	cbz	r5, 403d0a <_dtoa_r+0x7da>
  403ce6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403f9c <_dtoa_r+0xa6c>
  403cea:	07ea      	lsls	r2, r5, #31
  403cec:	d509      	bpl.n	403d02 <_dtoa_r+0x7d2>
  403cee:	4630      	mov	r0, r6
  403cf0:	4639      	mov	r1, r7
  403cf2:	e9d8 2300 	ldrd	r2, r3, [r8]
  403cf6:	f002 f8ad 	bl	405e54 <__aeabi_dmul>
  403cfa:	f10a 0a01 	add.w	sl, sl, #1
  403cfe:	4606      	mov	r6, r0
  403d00:	460f      	mov	r7, r1
  403d02:	106d      	asrs	r5, r5, #1
  403d04:	f108 0808 	add.w	r8, r8, #8
  403d08:	d1ef      	bne.n	403cea <_dtoa_r+0x7ba>
  403d0a:	463b      	mov	r3, r7
  403d0c:	4632      	mov	r2, r6
  403d0e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403d12:	f002 f9c9 	bl	4060a8 <__aeabi_ddiv>
  403d16:	4607      	mov	r7, r0
  403d18:	4688      	mov	r8, r1
  403d1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d1c:	b143      	cbz	r3, 403d30 <_dtoa_r+0x800>
  403d1e:	2200      	movs	r2, #0
  403d20:	4b9f      	ldr	r3, [pc, #636]	; (403fa0 <_dtoa_r+0xa70>)
  403d22:	4638      	mov	r0, r7
  403d24:	4641      	mov	r1, r8
  403d26:	f002 fb07 	bl	406338 <__aeabi_dcmplt>
  403d2a:	2800      	cmp	r0, #0
  403d2c:	f040 8286 	bne.w	40423c <_dtoa_r+0xd0c>
  403d30:	4650      	mov	r0, sl
  403d32:	f002 f829 	bl	405d88 <__aeabi_i2d>
  403d36:	463a      	mov	r2, r7
  403d38:	4643      	mov	r3, r8
  403d3a:	f002 f88b 	bl	405e54 <__aeabi_dmul>
  403d3e:	4b99      	ldr	r3, [pc, #612]	; (403fa4 <_dtoa_r+0xa74>)
  403d40:	2200      	movs	r2, #0
  403d42:	f001 fed5 	bl	405af0 <__adddf3>
  403d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d48:	4605      	mov	r5, r0
  403d4a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d4e:	2b00      	cmp	r3, #0
  403d50:	f000 813e 	beq.w	403fd0 <_dtoa_r+0xaa0>
  403d54:	9b02      	ldr	r3, [sp, #8]
  403d56:	9315      	str	r3, [sp, #84]	; 0x54
  403d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d5a:	9312      	str	r3, [sp, #72]	; 0x48
  403d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d5e:	2b00      	cmp	r3, #0
  403d60:	f000 81fa 	beq.w	404158 <_dtoa_r+0xc28>
  403d64:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d66:	4b8c      	ldr	r3, [pc, #560]	; (403f98 <_dtoa_r+0xa68>)
  403d68:	498f      	ldr	r1, [pc, #572]	; (403fa8 <_dtoa_r+0xa78>)
  403d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403d72:	2000      	movs	r0, #0
  403d74:	f002 f998 	bl	4060a8 <__aeabi_ddiv>
  403d78:	462a      	mov	r2, r5
  403d7a:	4633      	mov	r3, r6
  403d7c:	f001 feb6 	bl	405aec <__aeabi_dsub>
  403d80:	4682      	mov	sl, r0
  403d82:	468b      	mov	fp, r1
  403d84:	4638      	mov	r0, r7
  403d86:	4641      	mov	r1, r8
  403d88:	f002 fb14 	bl	4063b4 <__aeabi_d2iz>
  403d8c:	4605      	mov	r5, r0
  403d8e:	f001 fffb 	bl	405d88 <__aeabi_i2d>
  403d92:	4602      	mov	r2, r0
  403d94:	460b      	mov	r3, r1
  403d96:	4638      	mov	r0, r7
  403d98:	4641      	mov	r1, r8
  403d9a:	f001 fea7 	bl	405aec <__aeabi_dsub>
  403d9e:	3530      	adds	r5, #48	; 0x30
  403da0:	fa5f f885 	uxtb.w	r8, r5
  403da4:	9d04      	ldr	r5, [sp, #16]
  403da6:	4606      	mov	r6, r0
  403da8:	460f      	mov	r7, r1
  403daa:	f885 8000 	strb.w	r8, [r5]
  403dae:	4602      	mov	r2, r0
  403db0:	460b      	mov	r3, r1
  403db2:	4650      	mov	r0, sl
  403db4:	4659      	mov	r1, fp
  403db6:	3501      	adds	r5, #1
  403db8:	f002 fadc 	bl	406374 <__aeabi_dcmpgt>
  403dbc:	2800      	cmp	r0, #0
  403dbe:	d154      	bne.n	403e6a <_dtoa_r+0x93a>
  403dc0:	4632      	mov	r2, r6
  403dc2:	463b      	mov	r3, r7
  403dc4:	2000      	movs	r0, #0
  403dc6:	4976      	ldr	r1, [pc, #472]	; (403fa0 <_dtoa_r+0xa70>)
  403dc8:	f001 fe90 	bl	405aec <__aeabi_dsub>
  403dcc:	4602      	mov	r2, r0
  403dce:	460b      	mov	r3, r1
  403dd0:	4650      	mov	r0, sl
  403dd2:	4659      	mov	r1, fp
  403dd4:	f002 face 	bl	406374 <__aeabi_dcmpgt>
  403dd8:	2800      	cmp	r0, #0
  403dda:	f040 8270 	bne.w	4042be <_dtoa_r+0xd8e>
  403dde:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403de0:	2a01      	cmp	r2, #1
  403de2:	f000 8111 	beq.w	404008 <_dtoa_r+0xad8>
  403de6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403de8:	9a04      	ldr	r2, [sp, #16]
  403dea:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403dee:	4413      	add	r3, r2
  403df0:	4699      	mov	r9, r3
  403df2:	e00d      	b.n	403e10 <_dtoa_r+0x8e0>
  403df4:	2000      	movs	r0, #0
  403df6:	496a      	ldr	r1, [pc, #424]	; (403fa0 <_dtoa_r+0xa70>)
  403df8:	f001 fe78 	bl	405aec <__aeabi_dsub>
  403dfc:	4652      	mov	r2, sl
  403dfe:	465b      	mov	r3, fp
  403e00:	f002 fa9a 	bl	406338 <__aeabi_dcmplt>
  403e04:	2800      	cmp	r0, #0
  403e06:	f040 8258 	bne.w	4042ba <_dtoa_r+0xd8a>
  403e0a:	454d      	cmp	r5, r9
  403e0c:	f000 80fa 	beq.w	404004 <_dtoa_r+0xad4>
  403e10:	4650      	mov	r0, sl
  403e12:	4659      	mov	r1, fp
  403e14:	2200      	movs	r2, #0
  403e16:	4b65      	ldr	r3, [pc, #404]	; (403fac <_dtoa_r+0xa7c>)
  403e18:	f002 f81c 	bl	405e54 <__aeabi_dmul>
  403e1c:	2200      	movs	r2, #0
  403e1e:	4b63      	ldr	r3, [pc, #396]	; (403fac <_dtoa_r+0xa7c>)
  403e20:	4682      	mov	sl, r0
  403e22:	468b      	mov	fp, r1
  403e24:	4630      	mov	r0, r6
  403e26:	4639      	mov	r1, r7
  403e28:	f002 f814 	bl	405e54 <__aeabi_dmul>
  403e2c:	460f      	mov	r7, r1
  403e2e:	4606      	mov	r6, r0
  403e30:	f002 fac0 	bl	4063b4 <__aeabi_d2iz>
  403e34:	4680      	mov	r8, r0
  403e36:	f001 ffa7 	bl	405d88 <__aeabi_i2d>
  403e3a:	4602      	mov	r2, r0
  403e3c:	460b      	mov	r3, r1
  403e3e:	4630      	mov	r0, r6
  403e40:	4639      	mov	r1, r7
  403e42:	f001 fe53 	bl	405aec <__aeabi_dsub>
  403e46:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403e4a:	fa5f f888 	uxtb.w	r8, r8
  403e4e:	4652      	mov	r2, sl
  403e50:	465b      	mov	r3, fp
  403e52:	f805 8b01 	strb.w	r8, [r5], #1
  403e56:	4606      	mov	r6, r0
  403e58:	460f      	mov	r7, r1
  403e5a:	f002 fa6d 	bl	406338 <__aeabi_dcmplt>
  403e5e:	4632      	mov	r2, r6
  403e60:	463b      	mov	r3, r7
  403e62:	2800      	cmp	r0, #0
  403e64:	d0c6      	beq.n	403df4 <_dtoa_r+0x8c4>
  403e66:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e6c:	9302      	str	r3, [sp, #8]
  403e6e:	e523      	b.n	4038b8 <_dtoa_r+0x388>
  403e70:	2300      	movs	r3, #0
  403e72:	930b      	str	r3, [sp, #44]	; 0x2c
  403e74:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e76:	2b00      	cmp	r3, #0
  403e78:	f340 80dc 	ble.w	404034 <_dtoa_r+0xb04>
  403e7c:	461f      	mov	r7, r3
  403e7e:	461e      	mov	r6, r3
  403e80:	930f      	str	r3, [sp, #60]	; 0x3c
  403e82:	930a      	str	r3, [sp, #40]	; 0x28
  403e84:	e6f6      	b.n	403c74 <_dtoa_r+0x744>
  403e86:	2301      	movs	r3, #1
  403e88:	930b      	str	r3, [sp, #44]	; 0x2c
  403e8a:	e7f3      	b.n	403e74 <_dtoa_r+0x944>
  403e8c:	f1ba 0f00 	cmp.w	sl, #0
  403e90:	f47f ada8 	bne.w	4039e4 <_dtoa_r+0x4b4>
  403e94:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403e98:	2b00      	cmp	r3, #0
  403e9a:	f47f adba 	bne.w	403a12 <_dtoa_r+0x4e2>
  403e9e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403ea2:	0d3f      	lsrs	r7, r7, #20
  403ea4:	053f      	lsls	r7, r7, #20
  403ea6:	2f00      	cmp	r7, #0
  403ea8:	f000 820d 	beq.w	4042c6 <_dtoa_r+0xd96>
  403eac:	9b08      	ldr	r3, [sp, #32]
  403eae:	3301      	adds	r3, #1
  403eb0:	9308      	str	r3, [sp, #32]
  403eb2:	9b06      	ldr	r3, [sp, #24]
  403eb4:	3301      	adds	r3, #1
  403eb6:	9306      	str	r3, [sp, #24]
  403eb8:	2301      	movs	r3, #1
  403eba:	930c      	str	r3, [sp, #48]	; 0x30
  403ebc:	e5ab      	b.n	403a16 <_dtoa_r+0x4e6>
  403ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ec0:	2b00      	cmp	r3, #0
  403ec2:	f73f ac42 	bgt.w	40374a <_dtoa_r+0x21a>
  403ec6:	f040 8221 	bne.w	40430c <_dtoa_r+0xddc>
  403eca:	2200      	movs	r2, #0
  403ecc:	4b38      	ldr	r3, [pc, #224]	; (403fb0 <_dtoa_r+0xa80>)
  403ece:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403ed2:	f001 ffbf 	bl	405e54 <__aeabi_dmul>
  403ed6:	4652      	mov	r2, sl
  403ed8:	465b      	mov	r3, fp
  403eda:	f002 fa41 	bl	406360 <__aeabi_dcmpge>
  403ede:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403ee2:	4646      	mov	r6, r8
  403ee4:	2800      	cmp	r0, #0
  403ee6:	d041      	beq.n	403f6c <_dtoa_r+0xa3c>
  403ee8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403eea:	9d04      	ldr	r5, [sp, #16]
  403eec:	43db      	mvns	r3, r3
  403eee:	9302      	str	r3, [sp, #8]
  403ef0:	4641      	mov	r1, r8
  403ef2:	4620      	mov	r0, r4
  403ef4:	f000 fe38 	bl	404b68 <_Bfree>
  403ef8:	2e00      	cmp	r6, #0
  403efa:	f43f acdd 	beq.w	4038b8 <_dtoa_r+0x388>
  403efe:	e6a7      	b.n	403c50 <_dtoa_r+0x720>
  403f00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f02:	4649      	mov	r1, r9
  403f04:	4620      	mov	r0, r4
  403f06:	f000 ff65 	bl	404dd4 <__pow5mult>
  403f0a:	4681      	mov	r9, r0
  403f0c:	e558      	b.n	4039c0 <_dtoa_r+0x490>
  403f0e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403f10:	2a00      	cmp	r2, #0
  403f12:	f000 8187 	beq.w	404224 <_dtoa_r+0xcf4>
  403f16:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403f1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403f1c:	9d08      	ldr	r5, [sp, #32]
  403f1e:	e4f2      	b.n	403906 <_dtoa_r+0x3d6>
  403f20:	f1ba 0f00 	cmp.w	sl, #0
  403f24:	f47f ad75 	bne.w	403a12 <_dtoa_r+0x4e2>
  403f28:	e7b4      	b.n	403e94 <_dtoa_r+0x964>
  403f2a:	f000 fe27 	bl	404b7c <__multadd>
  403f2e:	4647      	mov	r7, r8
  403f30:	4606      	mov	r6, r0
  403f32:	4683      	mov	fp, r0
  403f34:	e5be      	b.n	403ab4 <_dtoa_r+0x584>
  403f36:	4601      	mov	r1, r0
  403f38:	4620      	mov	r0, r4
  403f3a:	9306      	str	r3, [sp, #24]
  403f3c:	f000 fe14 	bl	404b68 <_Bfree>
  403f40:	2201      	movs	r2, #1
  403f42:	9b06      	ldr	r3, [sp, #24]
  403f44:	e5e0      	b.n	403b08 <_dtoa_r+0x5d8>
  403f46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f48:	2b02      	cmp	r3, #2
  403f4a:	f77f ad96 	ble.w	403a7a <_dtoa_r+0x54a>
  403f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f50:	2b00      	cmp	r3, #0
  403f52:	d1c9      	bne.n	403ee8 <_dtoa_r+0x9b8>
  403f54:	4641      	mov	r1, r8
  403f56:	2205      	movs	r2, #5
  403f58:	4620      	mov	r0, r4
  403f5a:	f000 fe0f 	bl	404b7c <__multadd>
  403f5e:	4601      	mov	r1, r0
  403f60:	4680      	mov	r8, r0
  403f62:	4648      	mov	r0, r9
  403f64:	f000 ffd8 	bl	404f18 <__mcmp>
  403f68:	2800      	cmp	r0, #0
  403f6a:	ddbd      	ble.n	403ee8 <_dtoa_r+0x9b8>
  403f6c:	9a02      	ldr	r2, [sp, #8]
  403f6e:	9904      	ldr	r1, [sp, #16]
  403f70:	2331      	movs	r3, #49	; 0x31
  403f72:	3201      	adds	r2, #1
  403f74:	9202      	str	r2, [sp, #8]
  403f76:	700b      	strb	r3, [r1, #0]
  403f78:	1c4d      	adds	r5, r1, #1
  403f7a:	e7b9      	b.n	403ef0 <_dtoa_r+0x9c0>
  403f7c:	9a02      	ldr	r2, [sp, #8]
  403f7e:	3201      	adds	r2, #1
  403f80:	9202      	str	r2, [sp, #8]
  403f82:	9a04      	ldr	r2, [sp, #16]
  403f84:	2331      	movs	r3, #49	; 0x31
  403f86:	7013      	strb	r3, [r2, #0]
  403f88:	e652      	b.n	403c30 <_dtoa_r+0x700>
  403f8a:	2301      	movs	r3, #1
  403f8c:	930b      	str	r3, [sp, #44]	; 0x2c
  403f8e:	e666      	b.n	403c5e <_dtoa_r+0x72e>
  403f90:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403f94:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f96:	e48f      	b.n	4038b8 <_dtoa_r+0x388>
  403f98:	004064b8 	.word	0x004064b8
  403f9c:	00406490 	.word	0x00406490
  403fa0:	3ff00000 	.word	0x3ff00000
  403fa4:	401c0000 	.word	0x401c0000
  403fa8:	3fe00000 	.word	0x3fe00000
  403fac:	40240000 	.word	0x40240000
  403fb0:	40140000 	.word	0x40140000
  403fb4:	4650      	mov	r0, sl
  403fb6:	f001 fee7 	bl	405d88 <__aeabi_i2d>
  403fba:	463a      	mov	r2, r7
  403fbc:	4643      	mov	r3, r8
  403fbe:	f001 ff49 	bl	405e54 <__aeabi_dmul>
  403fc2:	2200      	movs	r2, #0
  403fc4:	4bc1      	ldr	r3, [pc, #772]	; (4042cc <_dtoa_r+0xd9c>)
  403fc6:	f001 fd93 	bl	405af0 <__adddf3>
  403fca:	4605      	mov	r5, r0
  403fcc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403fd0:	4641      	mov	r1, r8
  403fd2:	2200      	movs	r2, #0
  403fd4:	4bbe      	ldr	r3, [pc, #760]	; (4042d0 <_dtoa_r+0xda0>)
  403fd6:	4638      	mov	r0, r7
  403fd8:	f001 fd88 	bl	405aec <__aeabi_dsub>
  403fdc:	462a      	mov	r2, r5
  403fde:	4633      	mov	r3, r6
  403fe0:	4682      	mov	sl, r0
  403fe2:	468b      	mov	fp, r1
  403fe4:	f002 f9c6 	bl	406374 <__aeabi_dcmpgt>
  403fe8:	4680      	mov	r8, r0
  403fea:	2800      	cmp	r0, #0
  403fec:	f040 8110 	bne.w	404210 <_dtoa_r+0xce0>
  403ff0:	462a      	mov	r2, r5
  403ff2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403ff6:	4650      	mov	r0, sl
  403ff8:	4659      	mov	r1, fp
  403ffa:	f002 f99d 	bl	406338 <__aeabi_dcmplt>
  403ffe:	b118      	cbz	r0, 404008 <_dtoa_r+0xad8>
  404000:	4646      	mov	r6, r8
  404002:	e771      	b.n	403ee8 <_dtoa_r+0x9b8>
  404004:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404008:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40400c:	f7ff bb8a 	b.w	403724 <_dtoa_r+0x1f4>
  404010:	9804      	ldr	r0, [sp, #16]
  404012:	f7ff babb 	b.w	40358c <_dtoa_r+0x5c>
  404016:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404018:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40401a:	970c      	str	r7, [sp, #48]	; 0x30
  40401c:	1afb      	subs	r3, r7, r3
  40401e:	441a      	add	r2, r3
  404020:	920d      	str	r2, [sp, #52]	; 0x34
  404022:	2700      	movs	r7, #0
  404024:	e469      	b.n	4038fa <_dtoa_r+0x3ca>
  404026:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40402a:	f04f 0a02 	mov.w	sl, #2
  40402e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404032:	e657      	b.n	403ce4 <_dtoa_r+0x7b4>
  404034:	2100      	movs	r1, #0
  404036:	2301      	movs	r3, #1
  404038:	6461      	str	r1, [r4, #68]	; 0x44
  40403a:	4620      	mov	r0, r4
  40403c:	9325      	str	r3, [sp, #148]	; 0x94
  40403e:	f000 fd6d 	bl	404b1c <_Balloc>
  404042:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404044:	9004      	str	r0, [sp, #16]
  404046:	6420      	str	r0, [r4, #64]	; 0x40
  404048:	930a      	str	r3, [sp, #40]	; 0x28
  40404a:	930f      	str	r3, [sp, #60]	; 0x3c
  40404c:	e629      	b.n	403ca2 <_dtoa_r+0x772>
  40404e:	2a00      	cmp	r2, #0
  404050:	46d0      	mov	r8, sl
  404052:	f8cd b018 	str.w	fp, [sp, #24]
  404056:	469a      	mov	sl, r3
  404058:	dd11      	ble.n	40407e <_dtoa_r+0xb4e>
  40405a:	4649      	mov	r1, r9
  40405c:	2201      	movs	r2, #1
  40405e:	4620      	mov	r0, r4
  404060:	f000 ff08 	bl	404e74 <__lshift>
  404064:	4641      	mov	r1, r8
  404066:	4681      	mov	r9, r0
  404068:	f000 ff56 	bl	404f18 <__mcmp>
  40406c:	2800      	cmp	r0, #0
  40406e:	f340 8146 	ble.w	4042fe <_dtoa_r+0xdce>
  404072:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404076:	f000 8106 	beq.w	404286 <_dtoa_r+0xd56>
  40407a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40407e:	46b3      	mov	fp, r6
  404080:	f887 a000 	strb.w	sl, [r7]
  404084:	1c7d      	adds	r5, r7, #1
  404086:	9e06      	ldr	r6, [sp, #24]
  404088:	e5d2      	b.n	403c30 <_dtoa_r+0x700>
  40408a:	d104      	bne.n	404096 <_dtoa_r+0xb66>
  40408c:	f01a 0f01 	tst.w	sl, #1
  404090:	d001      	beq.n	404096 <_dtoa_r+0xb66>
  404092:	e5bd      	b.n	403c10 <_dtoa_r+0x6e0>
  404094:	4615      	mov	r5, r2
  404096:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40409a:	2b30      	cmp	r3, #48	; 0x30
  40409c:	f105 32ff 	add.w	r2, r5, #4294967295
  4040a0:	d0f8      	beq.n	404094 <_dtoa_r+0xb64>
  4040a2:	e5c5      	b.n	403c30 <_dtoa_r+0x700>
  4040a4:	9904      	ldr	r1, [sp, #16]
  4040a6:	2230      	movs	r2, #48	; 0x30
  4040a8:	700a      	strb	r2, [r1, #0]
  4040aa:	9a02      	ldr	r2, [sp, #8]
  4040ac:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4040b0:	3201      	adds	r2, #1
  4040b2:	9202      	str	r2, [sp, #8]
  4040b4:	f7ff bbfc 	b.w	4038b0 <_dtoa_r+0x380>
  4040b8:	f000 80bb 	beq.w	404232 <_dtoa_r+0xd02>
  4040bc:	9b02      	ldr	r3, [sp, #8]
  4040be:	425d      	negs	r5, r3
  4040c0:	4b84      	ldr	r3, [pc, #528]	; (4042d4 <_dtoa_r+0xda4>)
  4040c2:	f005 020f 	and.w	r2, r5, #15
  4040c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4040d2:	f001 febf 	bl	405e54 <__aeabi_dmul>
  4040d6:	112d      	asrs	r5, r5, #4
  4040d8:	4607      	mov	r7, r0
  4040da:	4688      	mov	r8, r1
  4040dc:	f000 812c 	beq.w	404338 <_dtoa_r+0xe08>
  4040e0:	4e7d      	ldr	r6, [pc, #500]	; (4042d8 <_dtoa_r+0xda8>)
  4040e2:	f04f 0a02 	mov.w	sl, #2
  4040e6:	07eb      	lsls	r3, r5, #31
  4040e8:	d509      	bpl.n	4040fe <_dtoa_r+0xbce>
  4040ea:	4638      	mov	r0, r7
  4040ec:	4641      	mov	r1, r8
  4040ee:	e9d6 2300 	ldrd	r2, r3, [r6]
  4040f2:	f001 feaf 	bl	405e54 <__aeabi_dmul>
  4040f6:	f10a 0a01 	add.w	sl, sl, #1
  4040fa:	4607      	mov	r7, r0
  4040fc:	4688      	mov	r8, r1
  4040fe:	106d      	asrs	r5, r5, #1
  404100:	f106 0608 	add.w	r6, r6, #8
  404104:	d1ef      	bne.n	4040e6 <_dtoa_r+0xbb6>
  404106:	e608      	b.n	403d1a <_dtoa_r+0x7ea>
  404108:	6871      	ldr	r1, [r6, #4]
  40410a:	4620      	mov	r0, r4
  40410c:	f000 fd06 	bl	404b1c <_Balloc>
  404110:	6933      	ldr	r3, [r6, #16]
  404112:	3302      	adds	r3, #2
  404114:	009a      	lsls	r2, r3, #2
  404116:	4605      	mov	r5, r0
  404118:	f106 010c 	add.w	r1, r6, #12
  40411c:	300c      	adds	r0, #12
  40411e:	f000 fc5f 	bl	4049e0 <memcpy>
  404122:	4629      	mov	r1, r5
  404124:	2201      	movs	r2, #1
  404126:	4620      	mov	r0, r4
  404128:	f000 fea4 	bl	404e74 <__lshift>
  40412c:	9006      	str	r0, [sp, #24]
  40412e:	e4b5      	b.n	403a9c <_dtoa_r+0x56c>
  404130:	2b39      	cmp	r3, #57	; 0x39
  404132:	f8cd b018 	str.w	fp, [sp, #24]
  404136:	46d0      	mov	r8, sl
  404138:	f000 80a5 	beq.w	404286 <_dtoa_r+0xd56>
  40413c:	f103 0a01 	add.w	sl, r3, #1
  404140:	46b3      	mov	fp, r6
  404142:	f887 a000 	strb.w	sl, [r7]
  404146:	1c7d      	adds	r5, r7, #1
  404148:	9e06      	ldr	r6, [sp, #24]
  40414a:	e571      	b.n	403c30 <_dtoa_r+0x700>
  40414c:	465a      	mov	r2, fp
  40414e:	46d0      	mov	r8, sl
  404150:	46b3      	mov	fp, r6
  404152:	469a      	mov	sl, r3
  404154:	4616      	mov	r6, r2
  404156:	e54f      	b.n	403bf8 <_dtoa_r+0x6c8>
  404158:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40415a:	495e      	ldr	r1, [pc, #376]	; (4042d4 <_dtoa_r+0xda4>)
  40415c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404160:	462a      	mov	r2, r5
  404162:	4633      	mov	r3, r6
  404164:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404168:	f001 fe74 	bl	405e54 <__aeabi_dmul>
  40416c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404170:	4638      	mov	r0, r7
  404172:	4641      	mov	r1, r8
  404174:	f002 f91e 	bl	4063b4 <__aeabi_d2iz>
  404178:	4605      	mov	r5, r0
  40417a:	f001 fe05 	bl	405d88 <__aeabi_i2d>
  40417e:	460b      	mov	r3, r1
  404180:	4602      	mov	r2, r0
  404182:	4641      	mov	r1, r8
  404184:	4638      	mov	r0, r7
  404186:	f001 fcb1 	bl	405aec <__aeabi_dsub>
  40418a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40418c:	460f      	mov	r7, r1
  40418e:	9904      	ldr	r1, [sp, #16]
  404190:	3530      	adds	r5, #48	; 0x30
  404192:	2b01      	cmp	r3, #1
  404194:	700d      	strb	r5, [r1, #0]
  404196:	4606      	mov	r6, r0
  404198:	f101 0501 	add.w	r5, r1, #1
  40419c:	d026      	beq.n	4041ec <_dtoa_r+0xcbc>
  40419e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041a0:	9a04      	ldr	r2, [sp, #16]
  4041a2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4042e0 <_dtoa_r+0xdb0>
  4041a6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4041aa:	4413      	add	r3, r2
  4041ac:	f04f 0a00 	mov.w	sl, #0
  4041b0:	4699      	mov	r9, r3
  4041b2:	4652      	mov	r2, sl
  4041b4:	465b      	mov	r3, fp
  4041b6:	4630      	mov	r0, r6
  4041b8:	4639      	mov	r1, r7
  4041ba:	f001 fe4b 	bl	405e54 <__aeabi_dmul>
  4041be:	460f      	mov	r7, r1
  4041c0:	4606      	mov	r6, r0
  4041c2:	f002 f8f7 	bl	4063b4 <__aeabi_d2iz>
  4041c6:	4680      	mov	r8, r0
  4041c8:	f001 fdde 	bl	405d88 <__aeabi_i2d>
  4041cc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4041d0:	4602      	mov	r2, r0
  4041d2:	460b      	mov	r3, r1
  4041d4:	4630      	mov	r0, r6
  4041d6:	4639      	mov	r1, r7
  4041d8:	f001 fc88 	bl	405aec <__aeabi_dsub>
  4041dc:	f805 8b01 	strb.w	r8, [r5], #1
  4041e0:	454d      	cmp	r5, r9
  4041e2:	4606      	mov	r6, r0
  4041e4:	460f      	mov	r7, r1
  4041e6:	d1e4      	bne.n	4041b2 <_dtoa_r+0xc82>
  4041e8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041ec:	4b3b      	ldr	r3, [pc, #236]	; (4042dc <_dtoa_r+0xdac>)
  4041ee:	2200      	movs	r2, #0
  4041f0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4041f4:	f001 fc7c 	bl	405af0 <__adddf3>
  4041f8:	4632      	mov	r2, r6
  4041fa:	463b      	mov	r3, r7
  4041fc:	f002 f89c 	bl	406338 <__aeabi_dcmplt>
  404200:	2800      	cmp	r0, #0
  404202:	d046      	beq.n	404292 <_dtoa_r+0xd62>
  404204:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404206:	9302      	str	r3, [sp, #8]
  404208:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40420c:	f7ff bb43 	b.w	403896 <_dtoa_r+0x366>
  404210:	f04f 0800 	mov.w	r8, #0
  404214:	4646      	mov	r6, r8
  404216:	e6a9      	b.n	403f6c <_dtoa_r+0xa3c>
  404218:	9b08      	ldr	r3, [sp, #32]
  40421a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40421c:	1a9d      	subs	r5, r3, r2
  40421e:	2300      	movs	r3, #0
  404220:	f7ff bb71 	b.w	403906 <_dtoa_r+0x3d6>
  404224:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404226:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404228:	9d08      	ldr	r5, [sp, #32]
  40422a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40422e:	f7ff bb6a 	b.w	403906 <_dtoa_r+0x3d6>
  404232:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404236:	f04f 0a02 	mov.w	sl, #2
  40423a:	e56e      	b.n	403d1a <_dtoa_r+0x7ea>
  40423c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40423e:	2b00      	cmp	r3, #0
  404240:	f43f aeb8 	beq.w	403fb4 <_dtoa_r+0xa84>
  404244:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404246:	2b00      	cmp	r3, #0
  404248:	f77f aede 	ble.w	404008 <_dtoa_r+0xad8>
  40424c:	2200      	movs	r2, #0
  40424e:	4b24      	ldr	r3, [pc, #144]	; (4042e0 <_dtoa_r+0xdb0>)
  404250:	4638      	mov	r0, r7
  404252:	4641      	mov	r1, r8
  404254:	f001 fdfe 	bl	405e54 <__aeabi_dmul>
  404258:	4607      	mov	r7, r0
  40425a:	4688      	mov	r8, r1
  40425c:	f10a 0001 	add.w	r0, sl, #1
  404260:	f001 fd92 	bl	405d88 <__aeabi_i2d>
  404264:	463a      	mov	r2, r7
  404266:	4643      	mov	r3, r8
  404268:	f001 fdf4 	bl	405e54 <__aeabi_dmul>
  40426c:	2200      	movs	r2, #0
  40426e:	4b17      	ldr	r3, [pc, #92]	; (4042cc <_dtoa_r+0xd9c>)
  404270:	f001 fc3e 	bl	405af0 <__adddf3>
  404274:	9a02      	ldr	r2, [sp, #8]
  404276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404278:	9312      	str	r3, [sp, #72]	; 0x48
  40427a:	3a01      	subs	r2, #1
  40427c:	4605      	mov	r5, r0
  40427e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404282:	9215      	str	r2, [sp, #84]	; 0x54
  404284:	e56a      	b.n	403d5c <_dtoa_r+0x82c>
  404286:	2239      	movs	r2, #57	; 0x39
  404288:	46b3      	mov	fp, r6
  40428a:	703a      	strb	r2, [r7, #0]
  40428c:	9e06      	ldr	r6, [sp, #24]
  40428e:	1c7d      	adds	r5, r7, #1
  404290:	e4c0      	b.n	403c14 <_dtoa_r+0x6e4>
  404292:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404296:	2000      	movs	r0, #0
  404298:	4910      	ldr	r1, [pc, #64]	; (4042dc <_dtoa_r+0xdac>)
  40429a:	f001 fc27 	bl	405aec <__aeabi_dsub>
  40429e:	4632      	mov	r2, r6
  4042a0:	463b      	mov	r3, r7
  4042a2:	f002 f867 	bl	406374 <__aeabi_dcmpgt>
  4042a6:	b908      	cbnz	r0, 4042ac <_dtoa_r+0xd7c>
  4042a8:	e6ae      	b.n	404008 <_dtoa_r+0xad8>
  4042aa:	4615      	mov	r5, r2
  4042ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4042b0:	2b30      	cmp	r3, #48	; 0x30
  4042b2:	f105 32ff 	add.w	r2, r5, #4294967295
  4042b6:	d0f8      	beq.n	4042aa <_dtoa_r+0xd7a>
  4042b8:	e5d7      	b.n	403e6a <_dtoa_r+0x93a>
  4042ba:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4042be:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042c0:	9302      	str	r3, [sp, #8]
  4042c2:	f7ff bae8 	b.w	403896 <_dtoa_r+0x366>
  4042c6:	970c      	str	r7, [sp, #48]	; 0x30
  4042c8:	f7ff bba5 	b.w	403a16 <_dtoa_r+0x4e6>
  4042cc:	401c0000 	.word	0x401c0000
  4042d0:	40140000 	.word	0x40140000
  4042d4:	004064b8 	.word	0x004064b8
  4042d8:	00406490 	.word	0x00406490
  4042dc:	3fe00000 	.word	0x3fe00000
  4042e0:	40240000 	.word	0x40240000
  4042e4:	2b39      	cmp	r3, #57	; 0x39
  4042e6:	f8cd b018 	str.w	fp, [sp, #24]
  4042ea:	46d0      	mov	r8, sl
  4042ec:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4042f0:	469a      	mov	sl, r3
  4042f2:	d0c8      	beq.n	404286 <_dtoa_r+0xd56>
  4042f4:	f1bb 0f00 	cmp.w	fp, #0
  4042f8:	f73f aebf 	bgt.w	40407a <_dtoa_r+0xb4a>
  4042fc:	e6bf      	b.n	40407e <_dtoa_r+0xb4e>
  4042fe:	f47f aebe 	bne.w	40407e <_dtoa_r+0xb4e>
  404302:	f01a 0f01 	tst.w	sl, #1
  404306:	f43f aeba 	beq.w	40407e <_dtoa_r+0xb4e>
  40430a:	e6b2      	b.n	404072 <_dtoa_r+0xb42>
  40430c:	f04f 0800 	mov.w	r8, #0
  404310:	4646      	mov	r6, r8
  404312:	e5e9      	b.n	403ee8 <_dtoa_r+0x9b8>
  404314:	4631      	mov	r1, r6
  404316:	2300      	movs	r3, #0
  404318:	220a      	movs	r2, #10
  40431a:	4620      	mov	r0, r4
  40431c:	f000 fc2e 	bl	404b7c <__multadd>
  404320:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404322:	2b00      	cmp	r3, #0
  404324:	4606      	mov	r6, r0
  404326:	dd0a      	ble.n	40433e <_dtoa_r+0xe0e>
  404328:	930a      	str	r3, [sp, #40]	; 0x28
  40432a:	f7ff bbaa 	b.w	403a82 <_dtoa_r+0x552>
  40432e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404330:	2b02      	cmp	r3, #2
  404332:	dc23      	bgt.n	40437c <_dtoa_r+0xe4c>
  404334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404336:	e43b      	b.n	403bb0 <_dtoa_r+0x680>
  404338:	f04f 0a02 	mov.w	sl, #2
  40433c:	e4ed      	b.n	403d1a <_dtoa_r+0x7ea>
  40433e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404340:	2b02      	cmp	r3, #2
  404342:	dc1b      	bgt.n	40437c <_dtoa_r+0xe4c>
  404344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404346:	e7ef      	b.n	404328 <_dtoa_r+0xdf8>
  404348:	2500      	movs	r5, #0
  40434a:	6465      	str	r5, [r4, #68]	; 0x44
  40434c:	4629      	mov	r1, r5
  40434e:	4620      	mov	r0, r4
  404350:	f000 fbe4 	bl	404b1c <_Balloc>
  404354:	f04f 33ff 	mov.w	r3, #4294967295
  404358:	930a      	str	r3, [sp, #40]	; 0x28
  40435a:	930f      	str	r3, [sp, #60]	; 0x3c
  40435c:	2301      	movs	r3, #1
  40435e:	9004      	str	r0, [sp, #16]
  404360:	9525      	str	r5, [sp, #148]	; 0x94
  404362:	6420      	str	r0, [r4, #64]	; 0x40
  404364:	930b      	str	r3, [sp, #44]	; 0x2c
  404366:	f7ff b9dd 	b.w	403724 <_dtoa_r+0x1f4>
  40436a:	2501      	movs	r5, #1
  40436c:	f7ff b9a5 	b.w	4036ba <_dtoa_r+0x18a>
  404370:	f43f ab69 	beq.w	403a46 <_dtoa_r+0x516>
  404374:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404378:	f7ff bbf9 	b.w	403b6e <_dtoa_r+0x63e>
  40437c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40437e:	930a      	str	r3, [sp, #40]	; 0x28
  404380:	e5e5      	b.n	403f4e <_dtoa_r+0xa1e>
  404382:	bf00      	nop

00404384 <__libc_fini_array>:
  404384:	b538      	push	{r3, r4, r5, lr}
  404386:	4c0a      	ldr	r4, [pc, #40]	; (4043b0 <__libc_fini_array+0x2c>)
  404388:	4d0a      	ldr	r5, [pc, #40]	; (4043b4 <__libc_fini_array+0x30>)
  40438a:	1b64      	subs	r4, r4, r5
  40438c:	10a4      	asrs	r4, r4, #2
  40438e:	d00a      	beq.n	4043a6 <__libc_fini_array+0x22>
  404390:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404394:	3b01      	subs	r3, #1
  404396:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40439a:	3c01      	subs	r4, #1
  40439c:	f855 3904 	ldr.w	r3, [r5], #-4
  4043a0:	4798      	blx	r3
  4043a2:	2c00      	cmp	r4, #0
  4043a4:	d1f9      	bne.n	40439a <__libc_fini_array+0x16>
  4043a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4043aa:	f002 b983 	b.w	4066b4 <_fini>
  4043ae:	bf00      	nop
  4043b0:	004066c4 	.word	0x004066c4
  4043b4:	004066c0 	.word	0x004066c0

004043b8 <_localeconv_r>:
  4043b8:	4a04      	ldr	r2, [pc, #16]	; (4043cc <_localeconv_r+0x14>)
  4043ba:	4b05      	ldr	r3, [pc, #20]	; (4043d0 <_localeconv_r+0x18>)
  4043bc:	6812      	ldr	r2, [r2, #0]
  4043be:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4043c0:	2800      	cmp	r0, #0
  4043c2:	bf08      	it	eq
  4043c4:	4618      	moveq	r0, r3
  4043c6:	30f0      	adds	r0, #240	; 0xf0
  4043c8:	4770      	bx	lr
  4043ca:	bf00      	nop
  4043cc:	20400010 	.word	0x20400010
  4043d0:	20400850 	.word	0x20400850

004043d4 <_malloc_r>:
  4043d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043d8:	f101 060b 	add.w	r6, r1, #11
  4043dc:	2e16      	cmp	r6, #22
  4043de:	b083      	sub	sp, #12
  4043e0:	4605      	mov	r5, r0
  4043e2:	f240 809e 	bls.w	404522 <_malloc_r+0x14e>
  4043e6:	f036 0607 	bics.w	r6, r6, #7
  4043ea:	f100 80bd 	bmi.w	404568 <_malloc_r+0x194>
  4043ee:	42b1      	cmp	r1, r6
  4043f0:	f200 80ba 	bhi.w	404568 <_malloc_r+0x194>
  4043f4:	f000 fb8e 	bl	404b14 <__malloc_lock>
  4043f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4043fc:	f0c0 8293 	bcc.w	404926 <_malloc_r+0x552>
  404400:	0a73      	lsrs	r3, r6, #9
  404402:	f000 80b8 	beq.w	404576 <_malloc_r+0x1a2>
  404406:	2b04      	cmp	r3, #4
  404408:	f200 8179 	bhi.w	4046fe <_malloc_r+0x32a>
  40440c:	09b3      	lsrs	r3, r6, #6
  40440e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404412:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404416:	00c3      	lsls	r3, r0, #3
  404418:	4fbf      	ldr	r7, [pc, #764]	; (404718 <_malloc_r+0x344>)
  40441a:	443b      	add	r3, r7
  40441c:	f1a3 0108 	sub.w	r1, r3, #8
  404420:	685c      	ldr	r4, [r3, #4]
  404422:	42a1      	cmp	r1, r4
  404424:	d106      	bne.n	404434 <_malloc_r+0x60>
  404426:	e00c      	b.n	404442 <_malloc_r+0x6e>
  404428:	2a00      	cmp	r2, #0
  40442a:	f280 80aa 	bge.w	404582 <_malloc_r+0x1ae>
  40442e:	68e4      	ldr	r4, [r4, #12]
  404430:	42a1      	cmp	r1, r4
  404432:	d006      	beq.n	404442 <_malloc_r+0x6e>
  404434:	6863      	ldr	r3, [r4, #4]
  404436:	f023 0303 	bic.w	r3, r3, #3
  40443a:	1b9a      	subs	r2, r3, r6
  40443c:	2a0f      	cmp	r2, #15
  40443e:	ddf3      	ble.n	404428 <_malloc_r+0x54>
  404440:	4670      	mov	r0, lr
  404442:	693c      	ldr	r4, [r7, #16]
  404444:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40472c <_malloc_r+0x358>
  404448:	4574      	cmp	r4, lr
  40444a:	f000 81ab 	beq.w	4047a4 <_malloc_r+0x3d0>
  40444e:	6863      	ldr	r3, [r4, #4]
  404450:	f023 0303 	bic.w	r3, r3, #3
  404454:	1b9a      	subs	r2, r3, r6
  404456:	2a0f      	cmp	r2, #15
  404458:	f300 8190 	bgt.w	40477c <_malloc_r+0x3a8>
  40445c:	2a00      	cmp	r2, #0
  40445e:	f8c7 e014 	str.w	lr, [r7, #20]
  404462:	f8c7 e010 	str.w	lr, [r7, #16]
  404466:	f280 809d 	bge.w	4045a4 <_malloc_r+0x1d0>
  40446a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40446e:	f080 8161 	bcs.w	404734 <_malloc_r+0x360>
  404472:	08db      	lsrs	r3, r3, #3
  404474:	f103 0c01 	add.w	ip, r3, #1
  404478:	1099      	asrs	r1, r3, #2
  40447a:	687a      	ldr	r2, [r7, #4]
  40447c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404480:	f8c4 8008 	str.w	r8, [r4, #8]
  404484:	2301      	movs	r3, #1
  404486:	408b      	lsls	r3, r1
  404488:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40448c:	4313      	orrs	r3, r2
  40448e:	3908      	subs	r1, #8
  404490:	60e1      	str	r1, [r4, #12]
  404492:	607b      	str	r3, [r7, #4]
  404494:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404498:	f8c8 400c 	str.w	r4, [r8, #12]
  40449c:	1082      	asrs	r2, r0, #2
  40449e:	2401      	movs	r4, #1
  4044a0:	4094      	lsls	r4, r2
  4044a2:	429c      	cmp	r4, r3
  4044a4:	f200 808b 	bhi.w	4045be <_malloc_r+0x1ea>
  4044a8:	421c      	tst	r4, r3
  4044aa:	d106      	bne.n	4044ba <_malloc_r+0xe6>
  4044ac:	f020 0003 	bic.w	r0, r0, #3
  4044b0:	0064      	lsls	r4, r4, #1
  4044b2:	421c      	tst	r4, r3
  4044b4:	f100 0004 	add.w	r0, r0, #4
  4044b8:	d0fa      	beq.n	4044b0 <_malloc_r+0xdc>
  4044ba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4044be:	46cc      	mov	ip, r9
  4044c0:	4680      	mov	r8, r0
  4044c2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4044c6:	459c      	cmp	ip, r3
  4044c8:	d107      	bne.n	4044da <_malloc_r+0x106>
  4044ca:	e16d      	b.n	4047a8 <_malloc_r+0x3d4>
  4044cc:	2a00      	cmp	r2, #0
  4044ce:	f280 817b 	bge.w	4047c8 <_malloc_r+0x3f4>
  4044d2:	68db      	ldr	r3, [r3, #12]
  4044d4:	459c      	cmp	ip, r3
  4044d6:	f000 8167 	beq.w	4047a8 <_malloc_r+0x3d4>
  4044da:	6859      	ldr	r1, [r3, #4]
  4044dc:	f021 0103 	bic.w	r1, r1, #3
  4044e0:	1b8a      	subs	r2, r1, r6
  4044e2:	2a0f      	cmp	r2, #15
  4044e4:	ddf2      	ble.n	4044cc <_malloc_r+0xf8>
  4044e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4044ea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4044ee:	9300      	str	r3, [sp, #0]
  4044f0:	199c      	adds	r4, r3, r6
  4044f2:	4628      	mov	r0, r5
  4044f4:	f046 0601 	orr.w	r6, r6, #1
  4044f8:	f042 0501 	orr.w	r5, r2, #1
  4044fc:	605e      	str	r6, [r3, #4]
  4044fe:	f8c8 c00c 	str.w	ip, [r8, #12]
  404502:	f8cc 8008 	str.w	r8, [ip, #8]
  404506:	617c      	str	r4, [r7, #20]
  404508:	613c      	str	r4, [r7, #16]
  40450a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40450e:	f8c4 e008 	str.w	lr, [r4, #8]
  404512:	6065      	str	r5, [r4, #4]
  404514:	505a      	str	r2, [r3, r1]
  404516:	f000 faff 	bl	404b18 <__malloc_unlock>
  40451a:	9b00      	ldr	r3, [sp, #0]
  40451c:	f103 0408 	add.w	r4, r3, #8
  404520:	e01e      	b.n	404560 <_malloc_r+0x18c>
  404522:	2910      	cmp	r1, #16
  404524:	d820      	bhi.n	404568 <_malloc_r+0x194>
  404526:	f000 faf5 	bl	404b14 <__malloc_lock>
  40452a:	2610      	movs	r6, #16
  40452c:	2318      	movs	r3, #24
  40452e:	2002      	movs	r0, #2
  404530:	4f79      	ldr	r7, [pc, #484]	; (404718 <_malloc_r+0x344>)
  404532:	443b      	add	r3, r7
  404534:	f1a3 0208 	sub.w	r2, r3, #8
  404538:	685c      	ldr	r4, [r3, #4]
  40453a:	4294      	cmp	r4, r2
  40453c:	f000 813d 	beq.w	4047ba <_malloc_r+0x3e6>
  404540:	6863      	ldr	r3, [r4, #4]
  404542:	68e1      	ldr	r1, [r4, #12]
  404544:	68a6      	ldr	r6, [r4, #8]
  404546:	f023 0303 	bic.w	r3, r3, #3
  40454a:	4423      	add	r3, r4
  40454c:	4628      	mov	r0, r5
  40454e:	685a      	ldr	r2, [r3, #4]
  404550:	60f1      	str	r1, [r6, #12]
  404552:	f042 0201 	orr.w	r2, r2, #1
  404556:	608e      	str	r6, [r1, #8]
  404558:	605a      	str	r2, [r3, #4]
  40455a:	f000 fadd 	bl	404b18 <__malloc_unlock>
  40455e:	3408      	adds	r4, #8
  404560:	4620      	mov	r0, r4
  404562:	b003      	add	sp, #12
  404564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404568:	2400      	movs	r4, #0
  40456a:	230c      	movs	r3, #12
  40456c:	4620      	mov	r0, r4
  40456e:	602b      	str	r3, [r5, #0]
  404570:	b003      	add	sp, #12
  404572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404576:	2040      	movs	r0, #64	; 0x40
  404578:	f44f 7300 	mov.w	r3, #512	; 0x200
  40457c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404580:	e74a      	b.n	404418 <_malloc_r+0x44>
  404582:	4423      	add	r3, r4
  404584:	68e1      	ldr	r1, [r4, #12]
  404586:	685a      	ldr	r2, [r3, #4]
  404588:	68a6      	ldr	r6, [r4, #8]
  40458a:	f042 0201 	orr.w	r2, r2, #1
  40458e:	60f1      	str	r1, [r6, #12]
  404590:	4628      	mov	r0, r5
  404592:	608e      	str	r6, [r1, #8]
  404594:	605a      	str	r2, [r3, #4]
  404596:	f000 fabf 	bl	404b18 <__malloc_unlock>
  40459a:	3408      	adds	r4, #8
  40459c:	4620      	mov	r0, r4
  40459e:	b003      	add	sp, #12
  4045a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045a4:	4423      	add	r3, r4
  4045a6:	4628      	mov	r0, r5
  4045a8:	685a      	ldr	r2, [r3, #4]
  4045aa:	f042 0201 	orr.w	r2, r2, #1
  4045ae:	605a      	str	r2, [r3, #4]
  4045b0:	f000 fab2 	bl	404b18 <__malloc_unlock>
  4045b4:	3408      	adds	r4, #8
  4045b6:	4620      	mov	r0, r4
  4045b8:	b003      	add	sp, #12
  4045ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045be:	68bc      	ldr	r4, [r7, #8]
  4045c0:	6863      	ldr	r3, [r4, #4]
  4045c2:	f023 0803 	bic.w	r8, r3, #3
  4045c6:	45b0      	cmp	r8, r6
  4045c8:	d304      	bcc.n	4045d4 <_malloc_r+0x200>
  4045ca:	eba8 0306 	sub.w	r3, r8, r6
  4045ce:	2b0f      	cmp	r3, #15
  4045d0:	f300 8085 	bgt.w	4046de <_malloc_r+0x30a>
  4045d4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404730 <_malloc_r+0x35c>
  4045d8:	4b50      	ldr	r3, [pc, #320]	; (40471c <_malloc_r+0x348>)
  4045da:	f8d9 2000 	ldr.w	r2, [r9]
  4045de:	681b      	ldr	r3, [r3, #0]
  4045e0:	3201      	adds	r2, #1
  4045e2:	4433      	add	r3, r6
  4045e4:	eb04 0a08 	add.w	sl, r4, r8
  4045e8:	f000 8155 	beq.w	404896 <_malloc_r+0x4c2>
  4045ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4045f0:	330f      	adds	r3, #15
  4045f2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4045f6:	f02b 0b0f 	bic.w	fp, fp, #15
  4045fa:	4659      	mov	r1, fp
  4045fc:	4628      	mov	r0, r5
  4045fe:	f000 fd87 	bl	405110 <_sbrk_r>
  404602:	1c41      	adds	r1, r0, #1
  404604:	4602      	mov	r2, r0
  404606:	f000 80fc 	beq.w	404802 <_malloc_r+0x42e>
  40460a:	4582      	cmp	sl, r0
  40460c:	f200 80f7 	bhi.w	4047fe <_malloc_r+0x42a>
  404610:	4b43      	ldr	r3, [pc, #268]	; (404720 <_malloc_r+0x34c>)
  404612:	6819      	ldr	r1, [r3, #0]
  404614:	4459      	add	r1, fp
  404616:	6019      	str	r1, [r3, #0]
  404618:	f000 814d 	beq.w	4048b6 <_malloc_r+0x4e2>
  40461c:	f8d9 0000 	ldr.w	r0, [r9]
  404620:	3001      	adds	r0, #1
  404622:	bf1b      	ittet	ne
  404624:	eba2 0a0a 	subne.w	sl, r2, sl
  404628:	4451      	addne	r1, sl
  40462a:	f8c9 2000 	streq.w	r2, [r9]
  40462e:	6019      	strne	r1, [r3, #0]
  404630:	f012 0107 	ands.w	r1, r2, #7
  404634:	f000 8115 	beq.w	404862 <_malloc_r+0x48e>
  404638:	f1c1 0008 	rsb	r0, r1, #8
  40463c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404640:	4402      	add	r2, r0
  404642:	3108      	adds	r1, #8
  404644:	eb02 090b 	add.w	r9, r2, fp
  404648:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40464c:	eba1 0909 	sub.w	r9, r1, r9
  404650:	4649      	mov	r1, r9
  404652:	4628      	mov	r0, r5
  404654:	9301      	str	r3, [sp, #4]
  404656:	9200      	str	r2, [sp, #0]
  404658:	f000 fd5a 	bl	405110 <_sbrk_r>
  40465c:	1c43      	adds	r3, r0, #1
  40465e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404662:	f000 8143 	beq.w	4048ec <_malloc_r+0x518>
  404666:	1a80      	subs	r0, r0, r2
  404668:	4448      	add	r0, r9
  40466a:	f040 0001 	orr.w	r0, r0, #1
  40466e:	6819      	ldr	r1, [r3, #0]
  404670:	60ba      	str	r2, [r7, #8]
  404672:	4449      	add	r1, r9
  404674:	42bc      	cmp	r4, r7
  404676:	6050      	str	r0, [r2, #4]
  404678:	6019      	str	r1, [r3, #0]
  40467a:	d017      	beq.n	4046ac <_malloc_r+0x2d8>
  40467c:	f1b8 0f0f 	cmp.w	r8, #15
  404680:	f240 80fb 	bls.w	40487a <_malloc_r+0x4a6>
  404684:	6860      	ldr	r0, [r4, #4]
  404686:	f1a8 020c 	sub.w	r2, r8, #12
  40468a:	f022 0207 	bic.w	r2, r2, #7
  40468e:	eb04 0e02 	add.w	lr, r4, r2
  404692:	f000 0001 	and.w	r0, r0, #1
  404696:	f04f 0c05 	mov.w	ip, #5
  40469a:	4310      	orrs	r0, r2
  40469c:	2a0f      	cmp	r2, #15
  40469e:	6060      	str	r0, [r4, #4]
  4046a0:	f8ce c004 	str.w	ip, [lr, #4]
  4046a4:	f8ce c008 	str.w	ip, [lr, #8]
  4046a8:	f200 8117 	bhi.w	4048da <_malloc_r+0x506>
  4046ac:	4b1d      	ldr	r3, [pc, #116]	; (404724 <_malloc_r+0x350>)
  4046ae:	68bc      	ldr	r4, [r7, #8]
  4046b0:	681a      	ldr	r2, [r3, #0]
  4046b2:	4291      	cmp	r1, r2
  4046b4:	bf88      	it	hi
  4046b6:	6019      	strhi	r1, [r3, #0]
  4046b8:	4b1b      	ldr	r3, [pc, #108]	; (404728 <_malloc_r+0x354>)
  4046ba:	681a      	ldr	r2, [r3, #0]
  4046bc:	4291      	cmp	r1, r2
  4046be:	6862      	ldr	r2, [r4, #4]
  4046c0:	bf88      	it	hi
  4046c2:	6019      	strhi	r1, [r3, #0]
  4046c4:	f022 0203 	bic.w	r2, r2, #3
  4046c8:	4296      	cmp	r6, r2
  4046ca:	eba2 0306 	sub.w	r3, r2, r6
  4046ce:	d801      	bhi.n	4046d4 <_malloc_r+0x300>
  4046d0:	2b0f      	cmp	r3, #15
  4046d2:	dc04      	bgt.n	4046de <_malloc_r+0x30a>
  4046d4:	4628      	mov	r0, r5
  4046d6:	f000 fa1f 	bl	404b18 <__malloc_unlock>
  4046da:	2400      	movs	r4, #0
  4046dc:	e740      	b.n	404560 <_malloc_r+0x18c>
  4046de:	19a2      	adds	r2, r4, r6
  4046e0:	f043 0301 	orr.w	r3, r3, #1
  4046e4:	f046 0601 	orr.w	r6, r6, #1
  4046e8:	6066      	str	r6, [r4, #4]
  4046ea:	4628      	mov	r0, r5
  4046ec:	60ba      	str	r2, [r7, #8]
  4046ee:	6053      	str	r3, [r2, #4]
  4046f0:	f000 fa12 	bl	404b18 <__malloc_unlock>
  4046f4:	3408      	adds	r4, #8
  4046f6:	4620      	mov	r0, r4
  4046f8:	b003      	add	sp, #12
  4046fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046fe:	2b14      	cmp	r3, #20
  404700:	d971      	bls.n	4047e6 <_malloc_r+0x412>
  404702:	2b54      	cmp	r3, #84	; 0x54
  404704:	f200 80a3 	bhi.w	40484e <_malloc_r+0x47a>
  404708:	0b33      	lsrs	r3, r6, #12
  40470a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40470e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404712:	00c3      	lsls	r3, r0, #3
  404714:	e680      	b.n	404418 <_malloc_r+0x44>
  404716:	bf00      	nop
  404718:	20400440 	.word	0x20400440
  40471c:	20400a88 	.word	0x20400a88
  404720:	20400a58 	.word	0x20400a58
  404724:	20400a80 	.word	0x20400a80
  404728:	20400a84 	.word	0x20400a84
  40472c:	20400448 	.word	0x20400448
  404730:	20400848 	.word	0x20400848
  404734:	0a5a      	lsrs	r2, r3, #9
  404736:	2a04      	cmp	r2, #4
  404738:	d95b      	bls.n	4047f2 <_malloc_r+0x41e>
  40473a:	2a14      	cmp	r2, #20
  40473c:	f200 80ae 	bhi.w	40489c <_malloc_r+0x4c8>
  404740:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404744:	00c9      	lsls	r1, r1, #3
  404746:	325b      	adds	r2, #91	; 0x5b
  404748:	eb07 0c01 	add.w	ip, r7, r1
  40474c:	5879      	ldr	r1, [r7, r1]
  40474e:	f1ac 0c08 	sub.w	ip, ip, #8
  404752:	458c      	cmp	ip, r1
  404754:	f000 8088 	beq.w	404868 <_malloc_r+0x494>
  404758:	684a      	ldr	r2, [r1, #4]
  40475a:	f022 0203 	bic.w	r2, r2, #3
  40475e:	4293      	cmp	r3, r2
  404760:	d273      	bcs.n	40484a <_malloc_r+0x476>
  404762:	6889      	ldr	r1, [r1, #8]
  404764:	458c      	cmp	ip, r1
  404766:	d1f7      	bne.n	404758 <_malloc_r+0x384>
  404768:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40476c:	687b      	ldr	r3, [r7, #4]
  40476e:	60e2      	str	r2, [r4, #12]
  404770:	f8c4 c008 	str.w	ip, [r4, #8]
  404774:	6094      	str	r4, [r2, #8]
  404776:	f8cc 400c 	str.w	r4, [ip, #12]
  40477a:	e68f      	b.n	40449c <_malloc_r+0xc8>
  40477c:	19a1      	adds	r1, r4, r6
  40477e:	f046 0c01 	orr.w	ip, r6, #1
  404782:	f042 0601 	orr.w	r6, r2, #1
  404786:	f8c4 c004 	str.w	ip, [r4, #4]
  40478a:	4628      	mov	r0, r5
  40478c:	6179      	str	r1, [r7, #20]
  40478e:	6139      	str	r1, [r7, #16]
  404790:	f8c1 e00c 	str.w	lr, [r1, #12]
  404794:	f8c1 e008 	str.w	lr, [r1, #8]
  404798:	604e      	str	r6, [r1, #4]
  40479a:	50e2      	str	r2, [r4, r3]
  40479c:	f000 f9bc 	bl	404b18 <__malloc_unlock>
  4047a0:	3408      	adds	r4, #8
  4047a2:	e6dd      	b.n	404560 <_malloc_r+0x18c>
  4047a4:	687b      	ldr	r3, [r7, #4]
  4047a6:	e679      	b.n	40449c <_malloc_r+0xc8>
  4047a8:	f108 0801 	add.w	r8, r8, #1
  4047ac:	f018 0f03 	tst.w	r8, #3
  4047b0:	f10c 0c08 	add.w	ip, ip, #8
  4047b4:	f47f ae85 	bne.w	4044c2 <_malloc_r+0xee>
  4047b8:	e02d      	b.n	404816 <_malloc_r+0x442>
  4047ba:	68dc      	ldr	r4, [r3, #12]
  4047bc:	42a3      	cmp	r3, r4
  4047be:	bf08      	it	eq
  4047c0:	3002      	addeq	r0, #2
  4047c2:	f43f ae3e 	beq.w	404442 <_malloc_r+0x6e>
  4047c6:	e6bb      	b.n	404540 <_malloc_r+0x16c>
  4047c8:	4419      	add	r1, r3
  4047ca:	461c      	mov	r4, r3
  4047cc:	684a      	ldr	r2, [r1, #4]
  4047ce:	68db      	ldr	r3, [r3, #12]
  4047d0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4047d4:	f042 0201 	orr.w	r2, r2, #1
  4047d8:	604a      	str	r2, [r1, #4]
  4047da:	4628      	mov	r0, r5
  4047dc:	60f3      	str	r3, [r6, #12]
  4047de:	609e      	str	r6, [r3, #8]
  4047e0:	f000 f99a 	bl	404b18 <__malloc_unlock>
  4047e4:	e6bc      	b.n	404560 <_malloc_r+0x18c>
  4047e6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4047ea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4047ee:	00c3      	lsls	r3, r0, #3
  4047f0:	e612      	b.n	404418 <_malloc_r+0x44>
  4047f2:	099a      	lsrs	r2, r3, #6
  4047f4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4047f8:	00c9      	lsls	r1, r1, #3
  4047fa:	3238      	adds	r2, #56	; 0x38
  4047fc:	e7a4      	b.n	404748 <_malloc_r+0x374>
  4047fe:	42bc      	cmp	r4, r7
  404800:	d054      	beq.n	4048ac <_malloc_r+0x4d8>
  404802:	68bc      	ldr	r4, [r7, #8]
  404804:	6862      	ldr	r2, [r4, #4]
  404806:	f022 0203 	bic.w	r2, r2, #3
  40480a:	e75d      	b.n	4046c8 <_malloc_r+0x2f4>
  40480c:	f859 3908 	ldr.w	r3, [r9], #-8
  404810:	4599      	cmp	r9, r3
  404812:	f040 8086 	bne.w	404922 <_malloc_r+0x54e>
  404816:	f010 0f03 	tst.w	r0, #3
  40481a:	f100 30ff 	add.w	r0, r0, #4294967295
  40481e:	d1f5      	bne.n	40480c <_malloc_r+0x438>
  404820:	687b      	ldr	r3, [r7, #4]
  404822:	ea23 0304 	bic.w	r3, r3, r4
  404826:	607b      	str	r3, [r7, #4]
  404828:	0064      	lsls	r4, r4, #1
  40482a:	429c      	cmp	r4, r3
  40482c:	f63f aec7 	bhi.w	4045be <_malloc_r+0x1ea>
  404830:	2c00      	cmp	r4, #0
  404832:	f43f aec4 	beq.w	4045be <_malloc_r+0x1ea>
  404836:	421c      	tst	r4, r3
  404838:	4640      	mov	r0, r8
  40483a:	f47f ae3e 	bne.w	4044ba <_malloc_r+0xe6>
  40483e:	0064      	lsls	r4, r4, #1
  404840:	421c      	tst	r4, r3
  404842:	f100 0004 	add.w	r0, r0, #4
  404846:	d0fa      	beq.n	40483e <_malloc_r+0x46a>
  404848:	e637      	b.n	4044ba <_malloc_r+0xe6>
  40484a:	468c      	mov	ip, r1
  40484c:	e78c      	b.n	404768 <_malloc_r+0x394>
  40484e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404852:	d815      	bhi.n	404880 <_malloc_r+0x4ac>
  404854:	0bf3      	lsrs	r3, r6, #15
  404856:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40485a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40485e:	00c3      	lsls	r3, r0, #3
  404860:	e5da      	b.n	404418 <_malloc_r+0x44>
  404862:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404866:	e6ed      	b.n	404644 <_malloc_r+0x270>
  404868:	687b      	ldr	r3, [r7, #4]
  40486a:	1092      	asrs	r2, r2, #2
  40486c:	2101      	movs	r1, #1
  40486e:	fa01 f202 	lsl.w	r2, r1, r2
  404872:	4313      	orrs	r3, r2
  404874:	607b      	str	r3, [r7, #4]
  404876:	4662      	mov	r2, ip
  404878:	e779      	b.n	40476e <_malloc_r+0x39a>
  40487a:	2301      	movs	r3, #1
  40487c:	6053      	str	r3, [r2, #4]
  40487e:	e729      	b.n	4046d4 <_malloc_r+0x300>
  404880:	f240 5254 	movw	r2, #1364	; 0x554
  404884:	4293      	cmp	r3, r2
  404886:	d822      	bhi.n	4048ce <_malloc_r+0x4fa>
  404888:	0cb3      	lsrs	r3, r6, #18
  40488a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40488e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404892:	00c3      	lsls	r3, r0, #3
  404894:	e5c0      	b.n	404418 <_malloc_r+0x44>
  404896:	f103 0b10 	add.w	fp, r3, #16
  40489a:	e6ae      	b.n	4045fa <_malloc_r+0x226>
  40489c:	2a54      	cmp	r2, #84	; 0x54
  40489e:	d829      	bhi.n	4048f4 <_malloc_r+0x520>
  4048a0:	0b1a      	lsrs	r2, r3, #12
  4048a2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4048a6:	00c9      	lsls	r1, r1, #3
  4048a8:	326e      	adds	r2, #110	; 0x6e
  4048aa:	e74d      	b.n	404748 <_malloc_r+0x374>
  4048ac:	4b20      	ldr	r3, [pc, #128]	; (404930 <_malloc_r+0x55c>)
  4048ae:	6819      	ldr	r1, [r3, #0]
  4048b0:	4459      	add	r1, fp
  4048b2:	6019      	str	r1, [r3, #0]
  4048b4:	e6b2      	b.n	40461c <_malloc_r+0x248>
  4048b6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4048ba:	2800      	cmp	r0, #0
  4048bc:	f47f aeae 	bne.w	40461c <_malloc_r+0x248>
  4048c0:	eb08 030b 	add.w	r3, r8, fp
  4048c4:	68ba      	ldr	r2, [r7, #8]
  4048c6:	f043 0301 	orr.w	r3, r3, #1
  4048ca:	6053      	str	r3, [r2, #4]
  4048cc:	e6ee      	b.n	4046ac <_malloc_r+0x2d8>
  4048ce:	207f      	movs	r0, #127	; 0x7f
  4048d0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4048d4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4048d8:	e59e      	b.n	404418 <_malloc_r+0x44>
  4048da:	f104 0108 	add.w	r1, r4, #8
  4048de:	4628      	mov	r0, r5
  4048e0:	9300      	str	r3, [sp, #0]
  4048e2:	f000 fdeb 	bl	4054bc <_free_r>
  4048e6:	9b00      	ldr	r3, [sp, #0]
  4048e8:	6819      	ldr	r1, [r3, #0]
  4048ea:	e6df      	b.n	4046ac <_malloc_r+0x2d8>
  4048ec:	2001      	movs	r0, #1
  4048ee:	f04f 0900 	mov.w	r9, #0
  4048f2:	e6bc      	b.n	40466e <_malloc_r+0x29a>
  4048f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4048f8:	d805      	bhi.n	404906 <_malloc_r+0x532>
  4048fa:	0bda      	lsrs	r2, r3, #15
  4048fc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404900:	00c9      	lsls	r1, r1, #3
  404902:	3277      	adds	r2, #119	; 0x77
  404904:	e720      	b.n	404748 <_malloc_r+0x374>
  404906:	f240 5154 	movw	r1, #1364	; 0x554
  40490a:	428a      	cmp	r2, r1
  40490c:	d805      	bhi.n	40491a <_malloc_r+0x546>
  40490e:	0c9a      	lsrs	r2, r3, #18
  404910:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404914:	00c9      	lsls	r1, r1, #3
  404916:	327c      	adds	r2, #124	; 0x7c
  404918:	e716      	b.n	404748 <_malloc_r+0x374>
  40491a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40491e:	227e      	movs	r2, #126	; 0x7e
  404920:	e712      	b.n	404748 <_malloc_r+0x374>
  404922:	687b      	ldr	r3, [r7, #4]
  404924:	e780      	b.n	404828 <_malloc_r+0x454>
  404926:	08f0      	lsrs	r0, r6, #3
  404928:	f106 0308 	add.w	r3, r6, #8
  40492c:	e600      	b.n	404530 <_malloc_r+0x15c>
  40492e:	bf00      	nop
  404930:	20400a58 	.word	0x20400a58
	...

00404940 <memchr>:
  404940:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404944:	2a10      	cmp	r2, #16
  404946:	db2b      	blt.n	4049a0 <memchr+0x60>
  404948:	f010 0f07 	tst.w	r0, #7
  40494c:	d008      	beq.n	404960 <memchr+0x20>
  40494e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404952:	3a01      	subs	r2, #1
  404954:	428b      	cmp	r3, r1
  404956:	d02d      	beq.n	4049b4 <memchr+0x74>
  404958:	f010 0f07 	tst.w	r0, #7
  40495c:	b342      	cbz	r2, 4049b0 <memchr+0x70>
  40495e:	d1f6      	bne.n	40494e <memchr+0xe>
  404960:	b4f0      	push	{r4, r5, r6, r7}
  404962:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404966:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40496a:	f022 0407 	bic.w	r4, r2, #7
  40496e:	f07f 0700 	mvns.w	r7, #0
  404972:	2300      	movs	r3, #0
  404974:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404978:	3c08      	subs	r4, #8
  40497a:	ea85 0501 	eor.w	r5, r5, r1
  40497e:	ea86 0601 	eor.w	r6, r6, r1
  404982:	fa85 f547 	uadd8	r5, r5, r7
  404986:	faa3 f587 	sel	r5, r3, r7
  40498a:	fa86 f647 	uadd8	r6, r6, r7
  40498e:	faa5 f687 	sel	r6, r5, r7
  404992:	b98e      	cbnz	r6, 4049b8 <memchr+0x78>
  404994:	d1ee      	bne.n	404974 <memchr+0x34>
  404996:	bcf0      	pop	{r4, r5, r6, r7}
  404998:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40499c:	f002 0207 	and.w	r2, r2, #7
  4049a0:	b132      	cbz	r2, 4049b0 <memchr+0x70>
  4049a2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4049a6:	3a01      	subs	r2, #1
  4049a8:	ea83 0301 	eor.w	r3, r3, r1
  4049ac:	b113      	cbz	r3, 4049b4 <memchr+0x74>
  4049ae:	d1f8      	bne.n	4049a2 <memchr+0x62>
  4049b0:	2000      	movs	r0, #0
  4049b2:	4770      	bx	lr
  4049b4:	3801      	subs	r0, #1
  4049b6:	4770      	bx	lr
  4049b8:	2d00      	cmp	r5, #0
  4049ba:	bf06      	itte	eq
  4049bc:	4635      	moveq	r5, r6
  4049be:	3803      	subeq	r0, #3
  4049c0:	3807      	subne	r0, #7
  4049c2:	f015 0f01 	tst.w	r5, #1
  4049c6:	d107      	bne.n	4049d8 <memchr+0x98>
  4049c8:	3001      	adds	r0, #1
  4049ca:	f415 7f80 	tst.w	r5, #256	; 0x100
  4049ce:	bf02      	ittt	eq
  4049d0:	3001      	addeq	r0, #1
  4049d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4049d6:	3001      	addeq	r0, #1
  4049d8:	bcf0      	pop	{r4, r5, r6, r7}
  4049da:	3801      	subs	r0, #1
  4049dc:	4770      	bx	lr
  4049de:	bf00      	nop

004049e0 <memcpy>:
  4049e0:	4684      	mov	ip, r0
  4049e2:	ea41 0300 	orr.w	r3, r1, r0
  4049e6:	f013 0303 	ands.w	r3, r3, #3
  4049ea:	d16d      	bne.n	404ac8 <memcpy+0xe8>
  4049ec:	3a40      	subs	r2, #64	; 0x40
  4049ee:	d341      	bcc.n	404a74 <memcpy+0x94>
  4049f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f4:	f840 3b04 	str.w	r3, [r0], #4
  4049f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049fc:	f840 3b04 	str.w	r3, [r0], #4
  404a00:	f851 3b04 	ldr.w	r3, [r1], #4
  404a04:	f840 3b04 	str.w	r3, [r0], #4
  404a08:	f851 3b04 	ldr.w	r3, [r1], #4
  404a0c:	f840 3b04 	str.w	r3, [r0], #4
  404a10:	f851 3b04 	ldr.w	r3, [r1], #4
  404a14:	f840 3b04 	str.w	r3, [r0], #4
  404a18:	f851 3b04 	ldr.w	r3, [r1], #4
  404a1c:	f840 3b04 	str.w	r3, [r0], #4
  404a20:	f851 3b04 	ldr.w	r3, [r1], #4
  404a24:	f840 3b04 	str.w	r3, [r0], #4
  404a28:	f851 3b04 	ldr.w	r3, [r1], #4
  404a2c:	f840 3b04 	str.w	r3, [r0], #4
  404a30:	f851 3b04 	ldr.w	r3, [r1], #4
  404a34:	f840 3b04 	str.w	r3, [r0], #4
  404a38:	f851 3b04 	ldr.w	r3, [r1], #4
  404a3c:	f840 3b04 	str.w	r3, [r0], #4
  404a40:	f851 3b04 	ldr.w	r3, [r1], #4
  404a44:	f840 3b04 	str.w	r3, [r0], #4
  404a48:	f851 3b04 	ldr.w	r3, [r1], #4
  404a4c:	f840 3b04 	str.w	r3, [r0], #4
  404a50:	f851 3b04 	ldr.w	r3, [r1], #4
  404a54:	f840 3b04 	str.w	r3, [r0], #4
  404a58:	f851 3b04 	ldr.w	r3, [r1], #4
  404a5c:	f840 3b04 	str.w	r3, [r0], #4
  404a60:	f851 3b04 	ldr.w	r3, [r1], #4
  404a64:	f840 3b04 	str.w	r3, [r0], #4
  404a68:	f851 3b04 	ldr.w	r3, [r1], #4
  404a6c:	f840 3b04 	str.w	r3, [r0], #4
  404a70:	3a40      	subs	r2, #64	; 0x40
  404a72:	d2bd      	bcs.n	4049f0 <memcpy+0x10>
  404a74:	3230      	adds	r2, #48	; 0x30
  404a76:	d311      	bcc.n	404a9c <memcpy+0xbc>
  404a78:	f851 3b04 	ldr.w	r3, [r1], #4
  404a7c:	f840 3b04 	str.w	r3, [r0], #4
  404a80:	f851 3b04 	ldr.w	r3, [r1], #4
  404a84:	f840 3b04 	str.w	r3, [r0], #4
  404a88:	f851 3b04 	ldr.w	r3, [r1], #4
  404a8c:	f840 3b04 	str.w	r3, [r0], #4
  404a90:	f851 3b04 	ldr.w	r3, [r1], #4
  404a94:	f840 3b04 	str.w	r3, [r0], #4
  404a98:	3a10      	subs	r2, #16
  404a9a:	d2ed      	bcs.n	404a78 <memcpy+0x98>
  404a9c:	320c      	adds	r2, #12
  404a9e:	d305      	bcc.n	404aac <memcpy+0xcc>
  404aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  404aa4:	f840 3b04 	str.w	r3, [r0], #4
  404aa8:	3a04      	subs	r2, #4
  404aaa:	d2f9      	bcs.n	404aa0 <memcpy+0xc0>
  404aac:	3204      	adds	r2, #4
  404aae:	d008      	beq.n	404ac2 <memcpy+0xe2>
  404ab0:	07d2      	lsls	r2, r2, #31
  404ab2:	bf1c      	itt	ne
  404ab4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ab8:	f800 3b01 	strbne.w	r3, [r0], #1
  404abc:	d301      	bcc.n	404ac2 <memcpy+0xe2>
  404abe:	880b      	ldrh	r3, [r1, #0]
  404ac0:	8003      	strh	r3, [r0, #0]
  404ac2:	4660      	mov	r0, ip
  404ac4:	4770      	bx	lr
  404ac6:	bf00      	nop
  404ac8:	2a08      	cmp	r2, #8
  404aca:	d313      	bcc.n	404af4 <memcpy+0x114>
  404acc:	078b      	lsls	r3, r1, #30
  404ace:	d08d      	beq.n	4049ec <memcpy+0xc>
  404ad0:	f010 0303 	ands.w	r3, r0, #3
  404ad4:	d08a      	beq.n	4049ec <memcpy+0xc>
  404ad6:	f1c3 0304 	rsb	r3, r3, #4
  404ada:	1ad2      	subs	r2, r2, r3
  404adc:	07db      	lsls	r3, r3, #31
  404ade:	bf1c      	itt	ne
  404ae0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ae4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ae8:	d380      	bcc.n	4049ec <memcpy+0xc>
  404aea:	f831 3b02 	ldrh.w	r3, [r1], #2
  404aee:	f820 3b02 	strh.w	r3, [r0], #2
  404af2:	e77b      	b.n	4049ec <memcpy+0xc>
  404af4:	3a04      	subs	r2, #4
  404af6:	d3d9      	bcc.n	404aac <memcpy+0xcc>
  404af8:	3a01      	subs	r2, #1
  404afa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404afe:	f800 3b01 	strb.w	r3, [r0], #1
  404b02:	d2f9      	bcs.n	404af8 <memcpy+0x118>
  404b04:	780b      	ldrb	r3, [r1, #0]
  404b06:	7003      	strb	r3, [r0, #0]
  404b08:	784b      	ldrb	r3, [r1, #1]
  404b0a:	7043      	strb	r3, [r0, #1]
  404b0c:	788b      	ldrb	r3, [r1, #2]
  404b0e:	7083      	strb	r3, [r0, #2]
  404b10:	4660      	mov	r0, ip
  404b12:	4770      	bx	lr

00404b14 <__malloc_lock>:
  404b14:	4770      	bx	lr
  404b16:	bf00      	nop

00404b18 <__malloc_unlock>:
  404b18:	4770      	bx	lr
  404b1a:	bf00      	nop

00404b1c <_Balloc>:
  404b1c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404b1e:	b570      	push	{r4, r5, r6, lr}
  404b20:	4605      	mov	r5, r0
  404b22:	460c      	mov	r4, r1
  404b24:	b14b      	cbz	r3, 404b3a <_Balloc+0x1e>
  404b26:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404b2a:	b180      	cbz	r0, 404b4e <_Balloc+0x32>
  404b2c:	6802      	ldr	r2, [r0, #0]
  404b2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404b32:	2300      	movs	r3, #0
  404b34:	6103      	str	r3, [r0, #16]
  404b36:	60c3      	str	r3, [r0, #12]
  404b38:	bd70      	pop	{r4, r5, r6, pc}
  404b3a:	2221      	movs	r2, #33	; 0x21
  404b3c:	2104      	movs	r1, #4
  404b3e:	f000 fc3d 	bl	4053bc <_calloc_r>
  404b42:	64e8      	str	r0, [r5, #76]	; 0x4c
  404b44:	4603      	mov	r3, r0
  404b46:	2800      	cmp	r0, #0
  404b48:	d1ed      	bne.n	404b26 <_Balloc+0xa>
  404b4a:	2000      	movs	r0, #0
  404b4c:	bd70      	pop	{r4, r5, r6, pc}
  404b4e:	2101      	movs	r1, #1
  404b50:	fa01 f604 	lsl.w	r6, r1, r4
  404b54:	1d72      	adds	r2, r6, #5
  404b56:	4628      	mov	r0, r5
  404b58:	0092      	lsls	r2, r2, #2
  404b5a:	f000 fc2f 	bl	4053bc <_calloc_r>
  404b5e:	2800      	cmp	r0, #0
  404b60:	d0f3      	beq.n	404b4a <_Balloc+0x2e>
  404b62:	6044      	str	r4, [r0, #4]
  404b64:	6086      	str	r6, [r0, #8]
  404b66:	e7e4      	b.n	404b32 <_Balloc+0x16>

00404b68 <_Bfree>:
  404b68:	b131      	cbz	r1, 404b78 <_Bfree+0x10>
  404b6a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404b6c:	684a      	ldr	r2, [r1, #4]
  404b6e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404b72:	6008      	str	r0, [r1, #0]
  404b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404b78:	4770      	bx	lr
  404b7a:	bf00      	nop

00404b7c <__multadd>:
  404b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b7e:	690c      	ldr	r4, [r1, #16]
  404b80:	b083      	sub	sp, #12
  404b82:	460d      	mov	r5, r1
  404b84:	4606      	mov	r6, r0
  404b86:	f101 0e14 	add.w	lr, r1, #20
  404b8a:	2700      	movs	r7, #0
  404b8c:	f8de 0000 	ldr.w	r0, [lr]
  404b90:	b281      	uxth	r1, r0
  404b92:	fb02 3301 	mla	r3, r2, r1, r3
  404b96:	0c01      	lsrs	r1, r0, #16
  404b98:	0c18      	lsrs	r0, r3, #16
  404b9a:	fb02 0101 	mla	r1, r2, r1, r0
  404b9e:	b29b      	uxth	r3, r3
  404ba0:	3701      	adds	r7, #1
  404ba2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404ba6:	42bc      	cmp	r4, r7
  404ba8:	f84e 3b04 	str.w	r3, [lr], #4
  404bac:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404bb0:	dcec      	bgt.n	404b8c <__multadd+0x10>
  404bb2:	b13b      	cbz	r3, 404bc4 <__multadd+0x48>
  404bb4:	68aa      	ldr	r2, [r5, #8]
  404bb6:	4294      	cmp	r4, r2
  404bb8:	da07      	bge.n	404bca <__multadd+0x4e>
  404bba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404bbe:	3401      	adds	r4, #1
  404bc0:	6153      	str	r3, [r2, #20]
  404bc2:	612c      	str	r4, [r5, #16]
  404bc4:	4628      	mov	r0, r5
  404bc6:	b003      	add	sp, #12
  404bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404bca:	6869      	ldr	r1, [r5, #4]
  404bcc:	9301      	str	r3, [sp, #4]
  404bce:	3101      	adds	r1, #1
  404bd0:	4630      	mov	r0, r6
  404bd2:	f7ff ffa3 	bl	404b1c <_Balloc>
  404bd6:	692a      	ldr	r2, [r5, #16]
  404bd8:	3202      	adds	r2, #2
  404bda:	f105 010c 	add.w	r1, r5, #12
  404bde:	4607      	mov	r7, r0
  404be0:	0092      	lsls	r2, r2, #2
  404be2:	300c      	adds	r0, #12
  404be4:	f7ff fefc 	bl	4049e0 <memcpy>
  404be8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404bea:	6869      	ldr	r1, [r5, #4]
  404bec:	9b01      	ldr	r3, [sp, #4]
  404bee:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404bf2:	6028      	str	r0, [r5, #0]
  404bf4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404bf8:	463d      	mov	r5, r7
  404bfa:	e7de      	b.n	404bba <__multadd+0x3e>

00404bfc <__hi0bits>:
  404bfc:	0c02      	lsrs	r2, r0, #16
  404bfe:	0412      	lsls	r2, r2, #16
  404c00:	4603      	mov	r3, r0
  404c02:	b9b2      	cbnz	r2, 404c32 <__hi0bits+0x36>
  404c04:	0403      	lsls	r3, r0, #16
  404c06:	2010      	movs	r0, #16
  404c08:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404c0c:	bf04      	itt	eq
  404c0e:	021b      	lsleq	r3, r3, #8
  404c10:	3008      	addeq	r0, #8
  404c12:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404c16:	bf04      	itt	eq
  404c18:	011b      	lsleq	r3, r3, #4
  404c1a:	3004      	addeq	r0, #4
  404c1c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404c20:	bf04      	itt	eq
  404c22:	009b      	lsleq	r3, r3, #2
  404c24:	3002      	addeq	r0, #2
  404c26:	2b00      	cmp	r3, #0
  404c28:	db02      	blt.n	404c30 <__hi0bits+0x34>
  404c2a:	005b      	lsls	r3, r3, #1
  404c2c:	d403      	bmi.n	404c36 <__hi0bits+0x3a>
  404c2e:	2020      	movs	r0, #32
  404c30:	4770      	bx	lr
  404c32:	2000      	movs	r0, #0
  404c34:	e7e8      	b.n	404c08 <__hi0bits+0xc>
  404c36:	3001      	adds	r0, #1
  404c38:	4770      	bx	lr
  404c3a:	bf00      	nop

00404c3c <__lo0bits>:
  404c3c:	6803      	ldr	r3, [r0, #0]
  404c3e:	f013 0207 	ands.w	r2, r3, #7
  404c42:	4601      	mov	r1, r0
  404c44:	d007      	beq.n	404c56 <__lo0bits+0x1a>
  404c46:	07da      	lsls	r2, r3, #31
  404c48:	d421      	bmi.n	404c8e <__lo0bits+0x52>
  404c4a:	0798      	lsls	r0, r3, #30
  404c4c:	d421      	bmi.n	404c92 <__lo0bits+0x56>
  404c4e:	089b      	lsrs	r3, r3, #2
  404c50:	600b      	str	r3, [r1, #0]
  404c52:	2002      	movs	r0, #2
  404c54:	4770      	bx	lr
  404c56:	b298      	uxth	r0, r3
  404c58:	b198      	cbz	r0, 404c82 <__lo0bits+0x46>
  404c5a:	4610      	mov	r0, r2
  404c5c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c60:	bf04      	itt	eq
  404c62:	0a1b      	lsreq	r3, r3, #8
  404c64:	3008      	addeq	r0, #8
  404c66:	071a      	lsls	r2, r3, #28
  404c68:	bf04      	itt	eq
  404c6a:	091b      	lsreq	r3, r3, #4
  404c6c:	3004      	addeq	r0, #4
  404c6e:	079a      	lsls	r2, r3, #30
  404c70:	bf04      	itt	eq
  404c72:	089b      	lsreq	r3, r3, #2
  404c74:	3002      	addeq	r0, #2
  404c76:	07da      	lsls	r2, r3, #31
  404c78:	d407      	bmi.n	404c8a <__lo0bits+0x4e>
  404c7a:	085b      	lsrs	r3, r3, #1
  404c7c:	d104      	bne.n	404c88 <__lo0bits+0x4c>
  404c7e:	2020      	movs	r0, #32
  404c80:	4770      	bx	lr
  404c82:	0c1b      	lsrs	r3, r3, #16
  404c84:	2010      	movs	r0, #16
  404c86:	e7e9      	b.n	404c5c <__lo0bits+0x20>
  404c88:	3001      	adds	r0, #1
  404c8a:	600b      	str	r3, [r1, #0]
  404c8c:	4770      	bx	lr
  404c8e:	2000      	movs	r0, #0
  404c90:	4770      	bx	lr
  404c92:	085b      	lsrs	r3, r3, #1
  404c94:	600b      	str	r3, [r1, #0]
  404c96:	2001      	movs	r0, #1
  404c98:	4770      	bx	lr
  404c9a:	bf00      	nop

00404c9c <__i2b>:
  404c9c:	b510      	push	{r4, lr}
  404c9e:	460c      	mov	r4, r1
  404ca0:	2101      	movs	r1, #1
  404ca2:	f7ff ff3b 	bl	404b1c <_Balloc>
  404ca6:	2201      	movs	r2, #1
  404ca8:	6144      	str	r4, [r0, #20]
  404caa:	6102      	str	r2, [r0, #16]
  404cac:	bd10      	pop	{r4, pc}
  404cae:	bf00      	nop

00404cb0 <__multiply>:
  404cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cb4:	690c      	ldr	r4, [r1, #16]
  404cb6:	6915      	ldr	r5, [r2, #16]
  404cb8:	42ac      	cmp	r4, r5
  404cba:	b083      	sub	sp, #12
  404cbc:	468b      	mov	fp, r1
  404cbe:	4616      	mov	r6, r2
  404cc0:	da04      	bge.n	404ccc <__multiply+0x1c>
  404cc2:	4622      	mov	r2, r4
  404cc4:	46b3      	mov	fp, r6
  404cc6:	462c      	mov	r4, r5
  404cc8:	460e      	mov	r6, r1
  404cca:	4615      	mov	r5, r2
  404ccc:	f8db 3008 	ldr.w	r3, [fp, #8]
  404cd0:	f8db 1004 	ldr.w	r1, [fp, #4]
  404cd4:	eb04 0805 	add.w	r8, r4, r5
  404cd8:	4598      	cmp	r8, r3
  404cda:	bfc8      	it	gt
  404cdc:	3101      	addgt	r1, #1
  404cde:	f7ff ff1d 	bl	404b1c <_Balloc>
  404ce2:	f100 0914 	add.w	r9, r0, #20
  404ce6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404cea:	45d1      	cmp	r9, sl
  404cec:	9000      	str	r0, [sp, #0]
  404cee:	d205      	bcs.n	404cfc <__multiply+0x4c>
  404cf0:	464b      	mov	r3, r9
  404cf2:	2100      	movs	r1, #0
  404cf4:	f843 1b04 	str.w	r1, [r3], #4
  404cf8:	459a      	cmp	sl, r3
  404cfa:	d8fb      	bhi.n	404cf4 <__multiply+0x44>
  404cfc:	f106 0c14 	add.w	ip, r6, #20
  404d00:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404d04:	f10b 0b14 	add.w	fp, fp, #20
  404d08:	459c      	cmp	ip, r3
  404d0a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404d0e:	d24c      	bcs.n	404daa <__multiply+0xfa>
  404d10:	f8cd a004 	str.w	sl, [sp, #4]
  404d14:	469a      	mov	sl, r3
  404d16:	f8dc 5000 	ldr.w	r5, [ip]
  404d1a:	b2af      	uxth	r7, r5
  404d1c:	b1ef      	cbz	r7, 404d5a <__multiply+0xaa>
  404d1e:	2100      	movs	r1, #0
  404d20:	464d      	mov	r5, r9
  404d22:	465e      	mov	r6, fp
  404d24:	460c      	mov	r4, r1
  404d26:	f856 2b04 	ldr.w	r2, [r6], #4
  404d2a:	6828      	ldr	r0, [r5, #0]
  404d2c:	b293      	uxth	r3, r2
  404d2e:	b281      	uxth	r1, r0
  404d30:	fb07 1303 	mla	r3, r7, r3, r1
  404d34:	0c12      	lsrs	r2, r2, #16
  404d36:	0c01      	lsrs	r1, r0, #16
  404d38:	4423      	add	r3, r4
  404d3a:	fb07 1102 	mla	r1, r7, r2, r1
  404d3e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404d42:	b29b      	uxth	r3, r3
  404d44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404d48:	45b6      	cmp	lr, r6
  404d4a:	f845 3b04 	str.w	r3, [r5], #4
  404d4e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404d52:	d8e8      	bhi.n	404d26 <__multiply+0x76>
  404d54:	602c      	str	r4, [r5, #0]
  404d56:	f8dc 5000 	ldr.w	r5, [ip]
  404d5a:	0c2d      	lsrs	r5, r5, #16
  404d5c:	d01d      	beq.n	404d9a <__multiply+0xea>
  404d5e:	f8d9 3000 	ldr.w	r3, [r9]
  404d62:	4648      	mov	r0, r9
  404d64:	461c      	mov	r4, r3
  404d66:	4659      	mov	r1, fp
  404d68:	2200      	movs	r2, #0
  404d6a:	880e      	ldrh	r6, [r1, #0]
  404d6c:	0c24      	lsrs	r4, r4, #16
  404d6e:	fb05 4406 	mla	r4, r5, r6, r4
  404d72:	4422      	add	r2, r4
  404d74:	b29b      	uxth	r3, r3
  404d76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404d7a:	f840 3b04 	str.w	r3, [r0], #4
  404d7e:	f851 3b04 	ldr.w	r3, [r1], #4
  404d82:	6804      	ldr	r4, [r0, #0]
  404d84:	0c1b      	lsrs	r3, r3, #16
  404d86:	b2a6      	uxth	r6, r4
  404d88:	fb05 6303 	mla	r3, r5, r3, r6
  404d8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404d90:	458e      	cmp	lr, r1
  404d92:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404d96:	d8e8      	bhi.n	404d6a <__multiply+0xba>
  404d98:	6003      	str	r3, [r0, #0]
  404d9a:	f10c 0c04 	add.w	ip, ip, #4
  404d9e:	45e2      	cmp	sl, ip
  404da0:	f109 0904 	add.w	r9, r9, #4
  404da4:	d8b7      	bhi.n	404d16 <__multiply+0x66>
  404da6:	f8dd a004 	ldr.w	sl, [sp, #4]
  404daa:	f1b8 0f00 	cmp.w	r8, #0
  404dae:	dd0b      	ble.n	404dc8 <__multiply+0x118>
  404db0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404db4:	f1aa 0a04 	sub.w	sl, sl, #4
  404db8:	b11b      	cbz	r3, 404dc2 <__multiply+0x112>
  404dba:	e005      	b.n	404dc8 <__multiply+0x118>
  404dbc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404dc0:	b913      	cbnz	r3, 404dc8 <__multiply+0x118>
  404dc2:	f1b8 0801 	subs.w	r8, r8, #1
  404dc6:	d1f9      	bne.n	404dbc <__multiply+0x10c>
  404dc8:	9800      	ldr	r0, [sp, #0]
  404dca:	f8c0 8010 	str.w	r8, [r0, #16]
  404dce:	b003      	add	sp, #12
  404dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404dd4 <__pow5mult>:
  404dd4:	f012 0303 	ands.w	r3, r2, #3
  404dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ddc:	4614      	mov	r4, r2
  404dde:	4607      	mov	r7, r0
  404de0:	d12e      	bne.n	404e40 <__pow5mult+0x6c>
  404de2:	460d      	mov	r5, r1
  404de4:	10a4      	asrs	r4, r4, #2
  404de6:	d01c      	beq.n	404e22 <__pow5mult+0x4e>
  404de8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404dea:	b396      	cbz	r6, 404e52 <__pow5mult+0x7e>
  404dec:	07e3      	lsls	r3, r4, #31
  404dee:	f04f 0800 	mov.w	r8, #0
  404df2:	d406      	bmi.n	404e02 <__pow5mult+0x2e>
  404df4:	1064      	asrs	r4, r4, #1
  404df6:	d014      	beq.n	404e22 <__pow5mult+0x4e>
  404df8:	6830      	ldr	r0, [r6, #0]
  404dfa:	b1a8      	cbz	r0, 404e28 <__pow5mult+0x54>
  404dfc:	4606      	mov	r6, r0
  404dfe:	07e3      	lsls	r3, r4, #31
  404e00:	d5f8      	bpl.n	404df4 <__pow5mult+0x20>
  404e02:	4632      	mov	r2, r6
  404e04:	4629      	mov	r1, r5
  404e06:	4638      	mov	r0, r7
  404e08:	f7ff ff52 	bl	404cb0 <__multiply>
  404e0c:	b1b5      	cbz	r5, 404e3c <__pow5mult+0x68>
  404e0e:	686a      	ldr	r2, [r5, #4]
  404e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404e12:	1064      	asrs	r4, r4, #1
  404e14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404e18:	6029      	str	r1, [r5, #0]
  404e1a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404e1e:	4605      	mov	r5, r0
  404e20:	d1ea      	bne.n	404df8 <__pow5mult+0x24>
  404e22:	4628      	mov	r0, r5
  404e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e28:	4632      	mov	r2, r6
  404e2a:	4631      	mov	r1, r6
  404e2c:	4638      	mov	r0, r7
  404e2e:	f7ff ff3f 	bl	404cb0 <__multiply>
  404e32:	6030      	str	r0, [r6, #0]
  404e34:	f8c0 8000 	str.w	r8, [r0]
  404e38:	4606      	mov	r6, r0
  404e3a:	e7e0      	b.n	404dfe <__pow5mult+0x2a>
  404e3c:	4605      	mov	r5, r0
  404e3e:	e7d9      	b.n	404df4 <__pow5mult+0x20>
  404e40:	1e5a      	subs	r2, r3, #1
  404e42:	4d0b      	ldr	r5, [pc, #44]	; (404e70 <__pow5mult+0x9c>)
  404e44:	2300      	movs	r3, #0
  404e46:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404e4a:	f7ff fe97 	bl	404b7c <__multadd>
  404e4e:	4605      	mov	r5, r0
  404e50:	e7c8      	b.n	404de4 <__pow5mult+0x10>
  404e52:	2101      	movs	r1, #1
  404e54:	4638      	mov	r0, r7
  404e56:	f7ff fe61 	bl	404b1c <_Balloc>
  404e5a:	f240 2171 	movw	r1, #625	; 0x271
  404e5e:	2201      	movs	r2, #1
  404e60:	2300      	movs	r3, #0
  404e62:	6141      	str	r1, [r0, #20]
  404e64:	6102      	str	r2, [r0, #16]
  404e66:	4606      	mov	r6, r0
  404e68:	64b8      	str	r0, [r7, #72]	; 0x48
  404e6a:	6003      	str	r3, [r0, #0]
  404e6c:	e7be      	b.n	404dec <__pow5mult+0x18>
  404e6e:	bf00      	nop
  404e70:	00406580 	.word	0x00406580

00404e74 <__lshift>:
  404e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e78:	4691      	mov	r9, r2
  404e7a:	690a      	ldr	r2, [r1, #16]
  404e7c:	688b      	ldr	r3, [r1, #8]
  404e7e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404e82:	eb04 0802 	add.w	r8, r4, r2
  404e86:	f108 0501 	add.w	r5, r8, #1
  404e8a:	429d      	cmp	r5, r3
  404e8c:	460e      	mov	r6, r1
  404e8e:	4607      	mov	r7, r0
  404e90:	6849      	ldr	r1, [r1, #4]
  404e92:	dd04      	ble.n	404e9e <__lshift+0x2a>
  404e94:	005b      	lsls	r3, r3, #1
  404e96:	429d      	cmp	r5, r3
  404e98:	f101 0101 	add.w	r1, r1, #1
  404e9c:	dcfa      	bgt.n	404e94 <__lshift+0x20>
  404e9e:	4638      	mov	r0, r7
  404ea0:	f7ff fe3c 	bl	404b1c <_Balloc>
  404ea4:	2c00      	cmp	r4, #0
  404ea6:	f100 0314 	add.w	r3, r0, #20
  404eaa:	dd06      	ble.n	404eba <__lshift+0x46>
  404eac:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404eb0:	2100      	movs	r1, #0
  404eb2:	f843 1b04 	str.w	r1, [r3], #4
  404eb6:	429a      	cmp	r2, r3
  404eb8:	d1fb      	bne.n	404eb2 <__lshift+0x3e>
  404eba:	6934      	ldr	r4, [r6, #16]
  404ebc:	f106 0114 	add.w	r1, r6, #20
  404ec0:	f019 091f 	ands.w	r9, r9, #31
  404ec4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404ec8:	d01d      	beq.n	404f06 <__lshift+0x92>
  404eca:	f1c9 0c20 	rsb	ip, r9, #32
  404ece:	2200      	movs	r2, #0
  404ed0:	680c      	ldr	r4, [r1, #0]
  404ed2:	fa04 f409 	lsl.w	r4, r4, r9
  404ed6:	4314      	orrs	r4, r2
  404ed8:	f843 4b04 	str.w	r4, [r3], #4
  404edc:	f851 2b04 	ldr.w	r2, [r1], #4
  404ee0:	458e      	cmp	lr, r1
  404ee2:	fa22 f20c 	lsr.w	r2, r2, ip
  404ee6:	d8f3      	bhi.n	404ed0 <__lshift+0x5c>
  404ee8:	601a      	str	r2, [r3, #0]
  404eea:	b10a      	cbz	r2, 404ef0 <__lshift+0x7c>
  404eec:	f108 0502 	add.w	r5, r8, #2
  404ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ef2:	6872      	ldr	r2, [r6, #4]
  404ef4:	3d01      	subs	r5, #1
  404ef6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404efa:	6105      	str	r5, [r0, #16]
  404efc:	6031      	str	r1, [r6, #0]
  404efe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f06:	3b04      	subs	r3, #4
  404f08:	f851 2b04 	ldr.w	r2, [r1], #4
  404f0c:	f843 2f04 	str.w	r2, [r3, #4]!
  404f10:	458e      	cmp	lr, r1
  404f12:	d8f9      	bhi.n	404f08 <__lshift+0x94>
  404f14:	e7ec      	b.n	404ef0 <__lshift+0x7c>
  404f16:	bf00      	nop

00404f18 <__mcmp>:
  404f18:	b430      	push	{r4, r5}
  404f1a:	690b      	ldr	r3, [r1, #16]
  404f1c:	4605      	mov	r5, r0
  404f1e:	6900      	ldr	r0, [r0, #16]
  404f20:	1ac0      	subs	r0, r0, r3
  404f22:	d10f      	bne.n	404f44 <__mcmp+0x2c>
  404f24:	009b      	lsls	r3, r3, #2
  404f26:	3514      	adds	r5, #20
  404f28:	3114      	adds	r1, #20
  404f2a:	4419      	add	r1, r3
  404f2c:	442b      	add	r3, r5
  404f2e:	e001      	b.n	404f34 <__mcmp+0x1c>
  404f30:	429d      	cmp	r5, r3
  404f32:	d207      	bcs.n	404f44 <__mcmp+0x2c>
  404f34:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404f38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404f3c:	4294      	cmp	r4, r2
  404f3e:	d0f7      	beq.n	404f30 <__mcmp+0x18>
  404f40:	d302      	bcc.n	404f48 <__mcmp+0x30>
  404f42:	2001      	movs	r0, #1
  404f44:	bc30      	pop	{r4, r5}
  404f46:	4770      	bx	lr
  404f48:	f04f 30ff 	mov.w	r0, #4294967295
  404f4c:	e7fa      	b.n	404f44 <__mcmp+0x2c>
  404f4e:	bf00      	nop

00404f50 <__mdiff>:
  404f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f54:	690f      	ldr	r7, [r1, #16]
  404f56:	460e      	mov	r6, r1
  404f58:	6911      	ldr	r1, [r2, #16]
  404f5a:	1a7f      	subs	r7, r7, r1
  404f5c:	2f00      	cmp	r7, #0
  404f5e:	4690      	mov	r8, r2
  404f60:	d117      	bne.n	404f92 <__mdiff+0x42>
  404f62:	0089      	lsls	r1, r1, #2
  404f64:	f106 0514 	add.w	r5, r6, #20
  404f68:	f102 0e14 	add.w	lr, r2, #20
  404f6c:	186b      	adds	r3, r5, r1
  404f6e:	4471      	add	r1, lr
  404f70:	e001      	b.n	404f76 <__mdiff+0x26>
  404f72:	429d      	cmp	r5, r3
  404f74:	d25c      	bcs.n	405030 <__mdiff+0xe0>
  404f76:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404f7a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404f7e:	42a2      	cmp	r2, r4
  404f80:	d0f7      	beq.n	404f72 <__mdiff+0x22>
  404f82:	d25e      	bcs.n	405042 <__mdiff+0xf2>
  404f84:	4633      	mov	r3, r6
  404f86:	462c      	mov	r4, r5
  404f88:	4646      	mov	r6, r8
  404f8a:	4675      	mov	r5, lr
  404f8c:	4698      	mov	r8, r3
  404f8e:	2701      	movs	r7, #1
  404f90:	e005      	b.n	404f9e <__mdiff+0x4e>
  404f92:	db58      	blt.n	405046 <__mdiff+0xf6>
  404f94:	f106 0514 	add.w	r5, r6, #20
  404f98:	f108 0414 	add.w	r4, r8, #20
  404f9c:	2700      	movs	r7, #0
  404f9e:	6871      	ldr	r1, [r6, #4]
  404fa0:	f7ff fdbc 	bl	404b1c <_Balloc>
  404fa4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404fa8:	6936      	ldr	r6, [r6, #16]
  404faa:	60c7      	str	r7, [r0, #12]
  404fac:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404fb0:	46a6      	mov	lr, r4
  404fb2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404fb6:	f100 0414 	add.w	r4, r0, #20
  404fba:	2300      	movs	r3, #0
  404fbc:	f85e 1b04 	ldr.w	r1, [lr], #4
  404fc0:	f855 8b04 	ldr.w	r8, [r5], #4
  404fc4:	b28a      	uxth	r2, r1
  404fc6:	fa13 f388 	uxtah	r3, r3, r8
  404fca:	0c09      	lsrs	r1, r1, #16
  404fcc:	1a9a      	subs	r2, r3, r2
  404fce:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404fd2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404fd6:	b292      	uxth	r2, r2
  404fd8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404fdc:	45f4      	cmp	ip, lr
  404fde:	f844 2b04 	str.w	r2, [r4], #4
  404fe2:	ea4f 4323 	mov.w	r3, r3, asr #16
  404fe6:	d8e9      	bhi.n	404fbc <__mdiff+0x6c>
  404fe8:	42af      	cmp	r7, r5
  404fea:	d917      	bls.n	40501c <__mdiff+0xcc>
  404fec:	46a4      	mov	ip, r4
  404fee:	46ae      	mov	lr, r5
  404ff0:	f85e 2b04 	ldr.w	r2, [lr], #4
  404ff4:	fa13 f382 	uxtah	r3, r3, r2
  404ff8:	1419      	asrs	r1, r3, #16
  404ffa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404ffe:	b29b      	uxth	r3, r3
  405000:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405004:	4577      	cmp	r7, lr
  405006:	f84c 2b04 	str.w	r2, [ip], #4
  40500a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40500e:	d8ef      	bhi.n	404ff0 <__mdiff+0xa0>
  405010:	43ed      	mvns	r5, r5
  405012:	442f      	add	r7, r5
  405014:	f027 0703 	bic.w	r7, r7, #3
  405018:	3704      	adds	r7, #4
  40501a:	443c      	add	r4, r7
  40501c:	3c04      	subs	r4, #4
  40501e:	b922      	cbnz	r2, 40502a <__mdiff+0xda>
  405020:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405024:	3e01      	subs	r6, #1
  405026:	2b00      	cmp	r3, #0
  405028:	d0fa      	beq.n	405020 <__mdiff+0xd0>
  40502a:	6106      	str	r6, [r0, #16]
  40502c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405030:	2100      	movs	r1, #0
  405032:	f7ff fd73 	bl	404b1c <_Balloc>
  405036:	2201      	movs	r2, #1
  405038:	2300      	movs	r3, #0
  40503a:	6102      	str	r2, [r0, #16]
  40503c:	6143      	str	r3, [r0, #20]
  40503e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405042:	4674      	mov	r4, lr
  405044:	e7ab      	b.n	404f9e <__mdiff+0x4e>
  405046:	4633      	mov	r3, r6
  405048:	f106 0414 	add.w	r4, r6, #20
  40504c:	f102 0514 	add.w	r5, r2, #20
  405050:	4616      	mov	r6, r2
  405052:	2701      	movs	r7, #1
  405054:	4698      	mov	r8, r3
  405056:	e7a2      	b.n	404f9e <__mdiff+0x4e>

00405058 <__d2b>:
  405058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40505c:	b082      	sub	sp, #8
  40505e:	2101      	movs	r1, #1
  405060:	461c      	mov	r4, r3
  405062:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405066:	4615      	mov	r5, r2
  405068:	9e08      	ldr	r6, [sp, #32]
  40506a:	f7ff fd57 	bl	404b1c <_Balloc>
  40506e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405072:	4680      	mov	r8, r0
  405074:	b10f      	cbz	r7, 40507a <__d2b+0x22>
  405076:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40507a:	9401      	str	r4, [sp, #4]
  40507c:	b31d      	cbz	r5, 4050c6 <__d2b+0x6e>
  40507e:	a802      	add	r0, sp, #8
  405080:	f840 5d08 	str.w	r5, [r0, #-8]!
  405084:	f7ff fdda 	bl	404c3c <__lo0bits>
  405088:	2800      	cmp	r0, #0
  40508a:	d134      	bne.n	4050f6 <__d2b+0x9e>
  40508c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405090:	f8c8 2014 	str.w	r2, [r8, #20]
  405094:	2b00      	cmp	r3, #0
  405096:	bf0c      	ite	eq
  405098:	2101      	moveq	r1, #1
  40509a:	2102      	movne	r1, #2
  40509c:	f8c8 3018 	str.w	r3, [r8, #24]
  4050a0:	f8c8 1010 	str.w	r1, [r8, #16]
  4050a4:	b9df      	cbnz	r7, 4050de <__d2b+0x86>
  4050a6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4050aa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4050ae:	6030      	str	r0, [r6, #0]
  4050b0:	6918      	ldr	r0, [r3, #16]
  4050b2:	f7ff fda3 	bl	404bfc <__hi0bits>
  4050b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4050bc:	6018      	str	r0, [r3, #0]
  4050be:	4640      	mov	r0, r8
  4050c0:	b002      	add	sp, #8
  4050c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050c6:	a801      	add	r0, sp, #4
  4050c8:	f7ff fdb8 	bl	404c3c <__lo0bits>
  4050cc:	9b01      	ldr	r3, [sp, #4]
  4050ce:	f8c8 3014 	str.w	r3, [r8, #20]
  4050d2:	2101      	movs	r1, #1
  4050d4:	3020      	adds	r0, #32
  4050d6:	f8c8 1010 	str.w	r1, [r8, #16]
  4050da:	2f00      	cmp	r7, #0
  4050dc:	d0e3      	beq.n	4050a6 <__d2b+0x4e>
  4050de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050e0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4050e4:	4407      	add	r7, r0
  4050e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4050ea:	6037      	str	r7, [r6, #0]
  4050ec:	6018      	str	r0, [r3, #0]
  4050ee:	4640      	mov	r0, r8
  4050f0:	b002      	add	sp, #8
  4050f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050f6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4050fa:	f1c0 0220 	rsb	r2, r0, #32
  4050fe:	fa03 f202 	lsl.w	r2, r3, r2
  405102:	430a      	orrs	r2, r1
  405104:	40c3      	lsrs	r3, r0
  405106:	9301      	str	r3, [sp, #4]
  405108:	f8c8 2014 	str.w	r2, [r8, #20]
  40510c:	e7c2      	b.n	405094 <__d2b+0x3c>
  40510e:	bf00      	nop

00405110 <_sbrk_r>:
  405110:	b538      	push	{r3, r4, r5, lr}
  405112:	4c07      	ldr	r4, [pc, #28]	; (405130 <_sbrk_r+0x20>)
  405114:	2300      	movs	r3, #0
  405116:	4605      	mov	r5, r0
  405118:	4608      	mov	r0, r1
  40511a:	6023      	str	r3, [r4, #0]
  40511c:	f7fc f96e 	bl	4013fc <_sbrk>
  405120:	1c43      	adds	r3, r0, #1
  405122:	d000      	beq.n	405126 <_sbrk_r+0x16>
  405124:	bd38      	pop	{r3, r4, r5, pc}
  405126:	6823      	ldr	r3, [r4, #0]
  405128:	2b00      	cmp	r3, #0
  40512a:	d0fb      	beq.n	405124 <_sbrk_r+0x14>
  40512c:	602b      	str	r3, [r5, #0]
  40512e:	bd38      	pop	{r3, r4, r5, pc}
  405130:	20400b54 	.word	0x20400b54
	...

00405140 <strlen>:
  405140:	f890 f000 	pld	[r0]
  405144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405148:	f020 0107 	bic.w	r1, r0, #7
  40514c:	f06f 0c00 	mvn.w	ip, #0
  405150:	f010 0407 	ands.w	r4, r0, #7
  405154:	f891 f020 	pld	[r1, #32]
  405158:	f040 8049 	bne.w	4051ee <strlen+0xae>
  40515c:	f04f 0400 	mov.w	r4, #0
  405160:	f06f 0007 	mvn.w	r0, #7
  405164:	e9d1 2300 	ldrd	r2, r3, [r1]
  405168:	f891 f040 	pld	[r1, #64]	; 0x40
  40516c:	f100 0008 	add.w	r0, r0, #8
  405170:	fa82 f24c 	uadd8	r2, r2, ip
  405174:	faa4 f28c 	sel	r2, r4, ip
  405178:	fa83 f34c 	uadd8	r3, r3, ip
  40517c:	faa2 f38c 	sel	r3, r2, ip
  405180:	bb4b      	cbnz	r3, 4051d6 <strlen+0x96>
  405182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405186:	fa82 f24c 	uadd8	r2, r2, ip
  40518a:	f100 0008 	add.w	r0, r0, #8
  40518e:	faa4 f28c 	sel	r2, r4, ip
  405192:	fa83 f34c 	uadd8	r3, r3, ip
  405196:	faa2 f38c 	sel	r3, r2, ip
  40519a:	b9e3      	cbnz	r3, 4051d6 <strlen+0x96>
  40519c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4051a0:	fa82 f24c 	uadd8	r2, r2, ip
  4051a4:	f100 0008 	add.w	r0, r0, #8
  4051a8:	faa4 f28c 	sel	r2, r4, ip
  4051ac:	fa83 f34c 	uadd8	r3, r3, ip
  4051b0:	faa2 f38c 	sel	r3, r2, ip
  4051b4:	b97b      	cbnz	r3, 4051d6 <strlen+0x96>
  4051b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4051ba:	f101 0120 	add.w	r1, r1, #32
  4051be:	fa82 f24c 	uadd8	r2, r2, ip
  4051c2:	f100 0008 	add.w	r0, r0, #8
  4051c6:	faa4 f28c 	sel	r2, r4, ip
  4051ca:	fa83 f34c 	uadd8	r3, r3, ip
  4051ce:	faa2 f38c 	sel	r3, r2, ip
  4051d2:	2b00      	cmp	r3, #0
  4051d4:	d0c6      	beq.n	405164 <strlen+0x24>
  4051d6:	2a00      	cmp	r2, #0
  4051d8:	bf04      	itt	eq
  4051da:	3004      	addeq	r0, #4
  4051dc:	461a      	moveq	r2, r3
  4051de:	ba12      	rev	r2, r2
  4051e0:	fab2 f282 	clz	r2, r2
  4051e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ec:	4770      	bx	lr
  4051ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051f2:	f004 0503 	and.w	r5, r4, #3
  4051f6:	f1c4 0000 	rsb	r0, r4, #0
  4051fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051fe:	f014 0f04 	tst.w	r4, #4
  405202:	f891 f040 	pld	[r1, #64]	; 0x40
  405206:	fa0c f505 	lsl.w	r5, ip, r5
  40520a:	ea62 0205 	orn	r2, r2, r5
  40520e:	bf1c      	itt	ne
  405210:	ea63 0305 	ornne	r3, r3, r5
  405214:	4662      	movne	r2, ip
  405216:	f04f 0400 	mov.w	r4, #0
  40521a:	e7a9      	b.n	405170 <strlen+0x30>

0040521c <__ssprint_r>:
  40521c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405220:	6893      	ldr	r3, [r2, #8]
  405222:	b083      	sub	sp, #12
  405224:	4690      	mov	r8, r2
  405226:	2b00      	cmp	r3, #0
  405228:	d070      	beq.n	40530c <__ssprint_r+0xf0>
  40522a:	4682      	mov	sl, r0
  40522c:	460c      	mov	r4, r1
  40522e:	6817      	ldr	r7, [r2, #0]
  405230:	688d      	ldr	r5, [r1, #8]
  405232:	6808      	ldr	r0, [r1, #0]
  405234:	e042      	b.n	4052bc <__ssprint_r+0xa0>
  405236:	89a3      	ldrh	r3, [r4, #12]
  405238:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40523c:	d02e      	beq.n	40529c <__ssprint_r+0x80>
  40523e:	6965      	ldr	r5, [r4, #20]
  405240:	6921      	ldr	r1, [r4, #16]
  405242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405246:	eba0 0b01 	sub.w	fp, r0, r1
  40524a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40524e:	f10b 0001 	add.w	r0, fp, #1
  405252:	106d      	asrs	r5, r5, #1
  405254:	4430      	add	r0, r6
  405256:	42a8      	cmp	r0, r5
  405258:	462a      	mov	r2, r5
  40525a:	bf84      	itt	hi
  40525c:	4605      	movhi	r5, r0
  40525e:	462a      	movhi	r2, r5
  405260:	055b      	lsls	r3, r3, #21
  405262:	d538      	bpl.n	4052d6 <__ssprint_r+0xba>
  405264:	4611      	mov	r1, r2
  405266:	4650      	mov	r0, sl
  405268:	f7ff f8b4 	bl	4043d4 <_malloc_r>
  40526c:	2800      	cmp	r0, #0
  40526e:	d03c      	beq.n	4052ea <__ssprint_r+0xce>
  405270:	465a      	mov	r2, fp
  405272:	6921      	ldr	r1, [r4, #16]
  405274:	9001      	str	r0, [sp, #4]
  405276:	f7ff fbb3 	bl	4049e0 <memcpy>
  40527a:	89a2      	ldrh	r2, [r4, #12]
  40527c:	9b01      	ldr	r3, [sp, #4]
  40527e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405282:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405286:	81a2      	strh	r2, [r4, #12]
  405288:	eba5 020b 	sub.w	r2, r5, fp
  40528c:	eb03 000b 	add.w	r0, r3, fp
  405290:	6165      	str	r5, [r4, #20]
  405292:	6123      	str	r3, [r4, #16]
  405294:	6020      	str	r0, [r4, #0]
  405296:	60a2      	str	r2, [r4, #8]
  405298:	4635      	mov	r5, r6
  40529a:	46b3      	mov	fp, r6
  40529c:	465a      	mov	r2, fp
  40529e:	4649      	mov	r1, r9
  4052a0:	f000 fa08 	bl	4056b4 <memmove>
  4052a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4052a8:	68a2      	ldr	r2, [r4, #8]
  4052aa:	6820      	ldr	r0, [r4, #0]
  4052ac:	1b55      	subs	r5, r2, r5
  4052ae:	4458      	add	r0, fp
  4052b0:	1b9e      	subs	r6, r3, r6
  4052b2:	60a5      	str	r5, [r4, #8]
  4052b4:	6020      	str	r0, [r4, #0]
  4052b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4052ba:	b33e      	cbz	r6, 40530c <__ssprint_r+0xf0>
  4052bc:	687e      	ldr	r6, [r7, #4]
  4052be:	463b      	mov	r3, r7
  4052c0:	3708      	adds	r7, #8
  4052c2:	2e00      	cmp	r6, #0
  4052c4:	d0fa      	beq.n	4052bc <__ssprint_r+0xa0>
  4052c6:	42ae      	cmp	r6, r5
  4052c8:	f8d3 9000 	ldr.w	r9, [r3]
  4052cc:	46ab      	mov	fp, r5
  4052ce:	d2b2      	bcs.n	405236 <__ssprint_r+0x1a>
  4052d0:	4635      	mov	r5, r6
  4052d2:	46b3      	mov	fp, r6
  4052d4:	e7e2      	b.n	40529c <__ssprint_r+0x80>
  4052d6:	4650      	mov	r0, sl
  4052d8:	f000 fa50 	bl	40577c <_realloc_r>
  4052dc:	4603      	mov	r3, r0
  4052de:	2800      	cmp	r0, #0
  4052e0:	d1d2      	bne.n	405288 <__ssprint_r+0x6c>
  4052e2:	6921      	ldr	r1, [r4, #16]
  4052e4:	4650      	mov	r0, sl
  4052e6:	f000 f8e9 	bl	4054bc <_free_r>
  4052ea:	230c      	movs	r3, #12
  4052ec:	f8ca 3000 	str.w	r3, [sl]
  4052f0:	89a3      	ldrh	r3, [r4, #12]
  4052f2:	2200      	movs	r2, #0
  4052f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052f8:	f04f 30ff 	mov.w	r0, #4294967295
  4052fc:	81a3      	strh	r3, [r4, #12]
  4052fe:	f8c8 2008 	str.w	r2, [r8, #8]
  405302:	f8c8 2004 	str.w	r2, [r8, #4]
  405306:	b003      	add	sp, #12
  405308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40530c:	2000      	movs	r0, #0
  40530e:	f8c8 0004 	str.w	r0, [r8, #4]
  405312:	b003      	add	sp, #12
  405314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405318 <__register_exitproc>:
  405318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40531c:	4c25      	ldr	r4, [pc, #148]	; (4053b4 <__register_exitproc+0x9c>)
  40531e:	6825      	ldr	r5, [r4, #0]
  405320:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405324:	4606      	mov	r6, r0
  405326:	4688      	mov	r8, r1
  405328:	4692      	mov	sl, r2
  40532a:	4699      	mov	r9, r3
  40532c:	b3c4      	cbz	r4, 4053a0 <__register_exitproc+0x88>
  40532e:	6860      	ldr	r0, [r4, #4]
  405330:	281f      	cmp	r0, #31
  405332:	dc17      	bgt.n	405364 <__register_exitproc+0x4c>
  405334:	1c43      	adds	r3, r0, #1
  405336:	b176      	cbz	r6, 405356 <__register_exitproc+0x3e>
  405338:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40533c:	2201      	movs	r2, #1
  40533e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405342:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405346:	4082      	lsls	r2, r0
  405348:	4311      	orrs	r1, r2
  40534a:	2e02      	cmp	r6, #2
  40534c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405350:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405354:	d01e      	beq.n	405394 <__register_exitproc+0x7c>
  405356:	3002      	adds	r0, #2
  405358:	6063      	str	r3, [r4, #4]
  40535a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40535e:	2000      	movs	r0, #0
  405360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405364:	4b14      	ldr	r3, [pc, #80]	; (4053b8 <__register_exitproc+0xa0>)
  405366:	b303      	cbz	r3, 4053aa <__register_exitproc+0x92>
  405368:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40536c:	f3af 8000 	nop.w
  405370:	4604      	mov	r4, r0
  405372:	b1d0      	cbz	r0, 4053aa <__register_exitproc+0x92>
  405374:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405378:	2700      	movs	r7, #0
  40537a:	e880 0088 	stmia.w	r0, {r3, r7}
  40537e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405382:	4638      	mov	r0, r7
  405384:	2301      	movs	r3, #1
  405386:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40538a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40538e:	2e00      	cmp	r6, #0
  405390:	d0e1      	beq.n	405356 <__register_exitproc+0x3e>
  405392:	e7d1      	b.n	405338 <__register_exitproc+0x20>
  405394:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405398:	430a      	orrs	r2, r1
  40539a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40539e:	e7da      	b.n	405356 <__register_exitproc+0x3e>
  4053a0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4053a4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4053a8:	e7c1      	b.n	40532e <__register_exitproc+0x16>
  4053aa:	f04f 30ff 	mov.w	r0, #4294967295
  4053ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053b2:	bf00      	nop
  4053b4:	00406418 	.word	0x00406418
  4053b8:	00000000 	.word	0x00000000

004053bc <_calloc_r>:
  4053bc:	b510      	push	{r4, lr}
  4053be:	fb02 f101 	mul.w	r1, r2, r1
  4053c2:	f7ff f807 	bl	4043d4 <_malloc_r>
  4053c6:	4604      	mov	r4, r0
  4053c8:	b1d8      	cbz	r0, 405402 <_calloc_r+0x46>
  4053ca:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4053ce:	f022 0203 	bic.w	r2, r2, #3
  4053d2:	3a04      	subs	r2, #4
  4053d4:	2a24      	cmp	r2, #36	; 0x24
  4053d6:	d818      	bhi.n	40540a <_calloc_r+0x4e>
  4053d8:	2a13      	cmp	r2, #19
  4053da:	d914      	bls.n	405406 <_calloc_r+0x4a>
  4053dc:	2300      	movs	r3, #0
  4053de:	2a1b      	cmp	r2, #27
  4053e0:	6003      	str	r3, [r0, #0]
  4053e2:	6043      	str	r3, [r0, #4]
  4053e4:	d916      	bls.n	405414 <_calloc_r+0x58>
  4053e6:	2a24      	cmp	r2, #36	; 0x24
  4053e8:	6083      	str	r3, [r0, #8]
  4053ea:	60c3      	str	r3, [r0, #12]
  4053ec:	bf11      	iteee	ne
  4053ee:	f100 0210 	addne.w	r2, r0, #16
  4053f2:	6103      	streq	r3, [r0, #16]
  4053f4:	6143      	streq	r3, [r0, #20]
  4053f6:	f100 0218 	addeq.w	r2, r0, #24
  4053fa:	2300      	movs	r3, #0
  4053fc:	6013      	str	r3, [r2, #0]
  4053fe:	6053      	str	r3, [r2, #4]
  405400:	6093      	str	r3, [r2, #8]
  405402:	4620      	mov	r0, r4
  405404:	bd10      	pop	{r4, pc}
  405406:	4602      	mov	r2, r0
  405408:	e7f7      	b.n	4053fa <_calloc_r+0x3e>
  40540a:	2100      	movs	r1, #0
  40540c:	f7fc fd52 	bl	401eb4 <memset>
  405410:	4620      	mov	r0, r4
  405412:	bd10      	pop	{r4, pc}
  405414:	f100 0208 	add.w	r2, r0, #8
  405418:	e7ef      	b.n	4053fa <_calloc_r+0x3e>
  40541a:	bf00      	nop

0040541c <_malloc_trim_r>:
  40541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40541e:	4f24      	ldr	r7, [pc, #144]	; (4054b0 <_malloc_trim_r+0x94>)
  405420:	460c      	mov	r4, r1
  405422:	4606      	mov	r6, r0
  405424:	f7ff fb76 	bl	404b14 <__malloc_lock>
  405428:	68bb      	ldr	r3, [r7, #8]
  40542a:	685d      	ldr	r5, [r3, #4]
  40542c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405430:	310f      	adds	r1, #15
  405432:	f025 0503 	bic.w	r5, r5, #3
  405436:	4429      	add	r1, r5
  405438:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40543c:	f021 010f 	bic.w	r1, r1, #15
  405440:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405444:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405448:	db07      	blt.n	40545a <_malloc_trim_r+0x3e>
  40544a:	2100      	movs	r1, #0
  40544c:	4630      	mov	r0, r6
  40544e:	f7ff fe5f 	bl	405110 <_sbrk_r>
  405452:	68bb      	ldr	r3, [r7, #8]
  405454:	442b      	add	r3, r5
  405456:	4298      	cmp	r0, r3
  405458:	d004      	beq.n	405464 <_malloc_trim_r+0x48>
  40545a:	4630      	mov	r0, r6
  40545c:	f7ff fb5c 	bl	404b18 <__malloc_unlock>
  405460:	2000      	movs	r0, #0
  405462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405464:	4261      	negs	r1, r4
  405466:	4630      	mov	r0, r6
  405468:	f7ff fe52 	bl	405110 <_sbrk_r>
  40546c:	3001      	adds	r0, #1
  40546e:	d00d      	beq.n	40548c <_malloc_trim_r+0x70>
  405470:	4b10      	ldr	r3, [pc, #64]	; (4054b4 <_malloc_trim_r+0x98>)
  405472:	68ba      	ldr	r2, [r7, #8]
  405474:	6819      	ldr	r1, [r3, #0]
  405476:	1b2d      	subs	r5, r5, r4
  405478:	f045 0501 	orr.w	r5, r5, #1
  40547c:	4630      	mov	r0, r6
  40547e:	1b09      	subs	r1, r1, r4
  405480:	6055      	str	r5, [r2, #4]
  405482:	6019      	str	r1, [r3, #0]
  405484:	f7ff fb48 	bl	404b18 <__malloc_unlock>
  405488:	2001      	movs	r0, #1
  40548a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40548c:	2100      	movs	r1, #0
  40548e:	4630      	mov	r0, r6
  405490:	f7ff fe3e 	bl	405110 <_sbrk_r>
  405494:	68ba      	ldr	r2, [r7, #8]
  405496:	1a83      	subs	r3, r0, r2
  405498:	2b0f      	cmp	r3, #15
  40549a:	ddde      	ble.n	40545a <_malloc_trim_r+0x3e>
  40549c:	4c06      	ldr	r4, [pc, #24]	; (4054b8 <_malloc_trim_r+0x9c>)
  40549e:	4905      	ldr	r1, [pc, #20]	; (4054b4 <_malloc_trim_r+0x98>)
  4054a0:	6824      	ldr	r4, [r4, #0]
  4054a2:	f043 0301 	orr.w	r3, r3, #1
  4054a6:	1b00      	subs	r0, r0, r4
  4054a8:	6053      	str	r3, [r2, #4]
  4054aa:	6008      	str	r0, [r1, #0]
  4054ac:	e7d5      	b.n	40545a <_malloc_trim_r+0x3e>
  4054ae:	bf00      	nop
  4054b0:	20400440 	.word	0x20400440
  4054b4:	20400a58 	.word	0x20400a58
  4054b8:	20400848 	.word	0x20400848

004054bc <_free_r>:
  4054bc:	2900      	cmp	r1, #0
  4054be:	d044      	beq.n	40554a <_free_r+0x8e>
  4054c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054c4:	460d      	mov	r5, r1
  4054c6:	4680      	mov	r8, r0
  4054c8:	f7ff fb24 	bl	404b14 <__malloc_lock>
  4054cc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054d0:	4969      	ldr	r1, [pc, #420]	; (405678 <_free_r+0x1bc>)
  4054d2:	f027 0301 	bic.w	r3, r7, #1
  4054d6:	f1a5 0408 	sub.w	r4, r5, #8
  4054da:	18e2      	adds	r2, r4, r3
  4054dc:	688e      	ldr	r6, [r1, #8]
  4054de:	6850      	ldr	r0, [r2, #4]
  4054e0:	42b2      	cmp	r2, r6
  4054e2:	f020 0003 	bic.w	r0, r0, #3
  4054e6:	d05e      	beq.n	4055a6 <_free_r+0xea>
  4054e8:	07fe      	lsls	r6, r7, #31
  4054ea:	6050      	str	r0, [r2, #4]
  4054ec:	d40b      	bmi.n	405506 <_free_r+0x4a>
  4054ee:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054f2:	1be4      	subs	r4, r4, r7
  4054f4:	f101 0e08 	add.w	lr, r1, #8
  4054f8:	68a5      	ldr	r5, [r4, #8]
  4054fa:	4575      	cmp	r5, lr
  4054fc:	443b      	add	r3, r7
  4054fe:	d06d      	beq.n	4055dc <_free_r+0x120>
  405500:	68e7      	ldr	r7, [r4, #12]
  405502:	60ef      	str	r7, [r5, #12]
  405504:	60bd      	str	r5, [r7, #8]
  405506:	1815      	adds	r5, r2, r0
  405508:	686d      	ldr	r5, [r5, #4]
  40550a:	07ed      	lsls	r5, r5, #31
  40550c:	d53e      	bpl.n	40558c <_free_r+0xd0>
  40550e:	f043 0201 	orr.w	r2, r3, #1
  405512:	6062      	str	r2, [r4, #4]
  405514:	50e3      	str	r3, [r4, r3]
  405516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40551a:	d217      	bcs.n	40554c <_free_r+0x90>
  40551c:	08db      	lsrs	r3, r3, #3
  40551e:	1c58      	adds	r0, r3, #1
  405520:	109a      	asrs	r2, r3, #2
  405522:	684d      	ldr	r5, [r1, #4]
  405524:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405528:	60a7      	str	r7, [r4, #8]
  40552a:	2301      	movs	r3, #1
  40552c:	4093      	lsls	r3, r2
  40552e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405532:	432b      	orrs	r3, r5
  405534:	3a08      	subs	r2, #8
  405536:	60e2      	str	r2, [r4, #12]
  405538:	604b      	str	r3, [r1, #4]
  40553a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40553e:	60fc      	str	r4, [r7, #12]
  405540:	4640      	mov	r0, r8
  405542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405546:	f7ff bae7 	b.w	404b18 <__malloc_unlock>
  40554a:	4770      	bx	lr
  40554c:	0a5a      	lsrs	r2, r3, #9
  40554e:	2a04      	cmp	r2, #4
  405550:	d852      	bhi.n	4055f8 <_free_r+0x13c>
  405552:	099a      	lsrs	r2, r3, #6
  405554:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405558:	00ff      	lsls	r7, r7, #3
  40555a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40555e:	19c8      	adds	r0, r1, r7
  405560:	59ca      	ldr	r2, [r1, r7]
  405562:	3808      	subs	r0, #8
  405564:	4290      	cmp	r0, r2
  405566:	d04f      	beq.n	405608 <_free_r+0x14c>
  405568:	6851      	ldr	r1, [r2, #4]
  40556a:	f021 0103 	bic.w	r1, r1, #3
  40556e:	428b      	cmp	r3, r1
  405570:	d232      	bcs.n	4055d8 <_free_r+0x11c>
  405572:	6892      	ldr	r2, [r2, #8]
  405574:	4290      	cmp	r0, r2
  405576:	d1f7      	bne.n	405568 <_free_r+0xac>
  405578:	68c3      	ldr	r3, [r0, #12]
  40557a:	60a0      	str	r0, [r4, #8]
  40557c:	60e3      	str	r3, [r4, #12]
  40557e:	609c      	str	r4, [r3, #8]
  405580:	60c4      	str	r4, [r0, #12]
  405582:	4640      	mov	r0, r8
  405584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405588:	f7ff bac6 	b.w	404b18 <__malloc_unlock>
  40558c:	6895      	ldr	r5, [r2, #8]
  40558e:	4f3b      	ldr	r7, [pc, #236]	; (40567c <_free_r+0x1c0>)
  405590:	42bd      	cmp	r5, r7
  405592:	4403      	add	r3, r0
  405594:	d040      	beq.n	405618 <_free_r+0x15c>
  405596:	68d0      	ldr	r0, [r2, #12]
  405598:	60e8      	str	r0, [r5, #12]
  40559a:	f043 0201 	orr.w	r2, r3, #1
  40559e:	6085      	str	r5, [r0, #8]
  4055a0:	6062      	str	r2, [r4, #4]
  4055a2:	50e3      	str	r3, [r4, r3]
  4055a4:	e7b7      	b.n	405516 <_free_r+0x5a>
  4055a6:	07ff      	lsls	r7, r7, #31
  4055a8:	4403      	add	r3, r0
  4055aa:	d407      	bmi.n	4055bc <_free_r+0x100>
  4055ac:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4055b0:	1aa4      	subs	r4, r4, r2
  4055b2:	4413      	add	r3, r2
  4055b4:	68a0      	ldr	r0, [r4, #8]
  4055b6:	68e2      	ldr	r2, [r4, #12]
  4055b8:	60c2      	str	r2, [r0, #12]
  4055ba:	6090      	str	r0, [r2, #8]
  4055bc:	4a30      	ldr	r2, [pc, #192]	; (405680 <_free_r+0x1c4>)
  4055be:	6812      	ldr	r2, [r2, #0]
  4055c0:	f043 0001 	orr.w	r0, r3, #1
  4055c4:	4293      	cmp	r3, r2
  4055c6:	6060      	str	r0, [r4, #4]
  4055c8:	608c      	str	r4, [r1, #8]
  4055ca:	d3b9      	bcc.n	405540 <_free_r+0x84>
  4055cc:	4b2d      	ldr	r3, [pc, #180]	; (405684 <_free_r+0x1c8>)
  4055ce:	4640      	mov	r0, r8
  4055d0:	6819      	ldr	r1, [r3, #0]
  4055d2:	f7ff ff23 	bl	40541c <_malloc_trim_r>
  4055d6:	e7b3      	b.n	405540 <_free_r+0x84>
  4055d8:	4610      	mov	r0, r2
  4055da:	e7cd      	b.n	405578 <_free_r+0xbc>
  4055dc:	1811      	adds	r1, r2, r0
  4055de:	6849      	ldr	r1, [r1, #4]
  4055e0:	07c9      	lsls	r1, r1, #31
  4055e2:	d444      	bmi.n	40566e <_free_r+0x1b2>
  4055e4:	6891      	ldr	r1, [r2, #8]
  4055e6:	68d2      	ldr	r2, [r2, #12]
  4055e8:	60ca      	str	r2, [r1, #12]
  4055ea:	4403      	add	r3, r0
  4055ec:	f043 0001 	orr.w	r0, r3, #1
  4055f0:	6091      	str	r1, [r2, #8]
  4055f2:	6060      	str	r0, [r4, #4]
  4055f4:	50e3      	str	r3, [r4, r3]
  4055f6:	e7a3      	b.n	405540 <_free_r+0x84>
  4055f8:	2a14      	cmp	r2, #20
  4055fa:	d816      	bhi.n	40562a <_free_r+0x16e>
  4055fc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405600:	00ff      	lsls	r7, r7, #3
  405602:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405606:	e7aa      	b.n	40555e <_free_r+0xa2>
  405608:	10aa      	asrs	r2, r5, #2
  40560a:	2301      	movs	r3, #1
  40560c:	684d      	ldr	r5, [r1, #4]
  40560e:	4093      	lsls	r3, r2
  405610:	432b      	orrs	r3, r5
  405612:	604b      	str	r3, [r1, #4]
  405614:	4603      	mov	r3, r0
  405616:	e7b0      	b.n	40557a <_free_r+0xbe>
  405618:	f043 0201 	orr.w	r2, r3, #1
  40561c:	614c      	str	r4, [r1, #20]
  40561e:	610c      	str	r4, [r1, #16]
  405620:	60e5      	str	r5, [r4, #12]
  405622:	60a5      	str	r5, [r4, #8]
  405624:	6062      	str	r2, [r4, #4]
  405626:	50e3      	str	r3, [r4, r3]
  405628:	e78a      	b.n	405540 <_free_r+0x84>
  40562a:	2a54      	cmp	r2, #84	; 0x54
  40562c:	d806      	bhi.n	40563c <_free_r+0x180>
  40562e:	0b1a      	lsrs	r2, r3, #12
  405630:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405634:	00ff      	lsls	r7, r7, #3
  405636:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40563a:	e790      	b.n	40555e <_free_r+0xa2>
  40563c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405640:	d806      	bhi.n	405650 <_free_r+0x194>
  405642:	0bda      	lsrs	r2, r3, #15
  405644:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405648:	00ff      	lsls	r7, r7, #3
  40564a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40564e:	e786      	b.n	40555e <_free_r+0xa2>
  405650:	f240 5054 	movw	r0, #1364	; 0x554
  405654:	4282      	cmp	r2, r0
  405656:	d806      	bhi.n	405666 <_free_r+0x1aa>
  405658:	0c9a      	lsrs	r2, r3, #18
  40565a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40565e:	00ff      	lsls	r7, r7, #3
  405660:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405664:	e77b      	b.n	40555e <_free_r+0xa2>
  405666:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40566a:	257e      	movs	r5, #126	; 0x7e
  40566c:	e777      	b.n	40555e <_free_r+0xa2>
  40566e:	f043 0101 	orr.w	r1, r3, #1
  405672:	6061      	str	r1, [r4, #4]
  405674:	6013      	str	r3, [r2, #0]
  405676:	e763      	b.n	405540 <_free_r+0x84>
  405678:	20400440 	.word	0x20400440
  40567c:	20400448 	.word	0x20400448
  405680:	2040084c 	.word	0x2040084c
  405684:	20400a88 	.word	0x20400a88

00405688 <__ascii_mbtowc>:
  405688:	b082      	sub	sp, #8
  40568a:	b149      	cbz	r1, 4056a0 <__ascii_mbtowc+0x18>
  40568c:	b15a      	cbz	r2, 4056a6 <__ascii_mbtowc+0x1e>
  40568e:	b16b      	cbz	r3, 4056ac <__ascii_mbtowc+0x24>
  405690:	7813      	ldrb	r3, [r2, #0]
  405692:	600b      	str	r3, [r1, #0]
  405694:	7812      	ldrb	r2, [r2, #0]
  405696:	1c10      	adds	r0, r2, #0
  405698:	bf18      	it	ne
  40569a:	2001      	movne	r0, #1
  40569c:	b002      	add	sp, #8
  40569e:	4770      	bx	lr
  4056a0:	a901      	add	r1, sp, #4
  4056a2:	2a00      	cmp	r2, #0
  4056a4:	d1f3      	bne.n	40568e <__ascii_mbtowc+0x6>
  4056a6:	4610      	mov	r0, r2
  4056a8:	b002      	add	sp, #8
  4056aa:	4770      	bx	lr
  4056ac:	f06f 0001 	mvn.w	r0, #1
  4056b0:	e7f4      	b.n	40569c <__ascii_mbtowc+0x14>
  4056b2:	bf00      	nop

004056b4 <memmove>:
  4056b4:	4288      	cmp	r0, r1
  4056b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056b8:	d90d      	bls.n	4056d6 <memmove+0x22>
  4056ba:	188b      	adds	r3, r1, r2
  4056bc:	4298      	cmp	r0, r3
  4056be:	d20a      	bcs.n	4056d6 <memmove+0x22>
  4056c0:	1884      	adds	r4, r0, r2
  4056c2:	2a00      	cmp	r2, #0
  4056c4:	d051      	beq.n	40576a <memmove+0xb6>
  4056c6:	4622      	mov	r2, r4
  4056c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4056cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4056d0:	4299      	cmp	r1, r3
  4056d2:	d1f9      	bne.n	4056c8 <memmove+0x14>
  4056d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056d6:	2a0f      	cmp	r2, #15
  4056d8:	d948      	bls.n	40576c <memmove+0xb8>
  4056da:	ea41 0300 	orr.w	r3, r1, r0
  4056de:	079b      	lsls	r3, r3, #30
  4056e0:	d146      	bne.n	405770 <memmove+0xbc>
  4056e2:	f100 0410 	add.w	r4, r0, #16
  4056e6:	f101 0310 	add.w	r3, r1, #16
  4056ea:	4615      	mov	r5, r2
  4056ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4056f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4056f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4056f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4056fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405700:	f844 6c08 	str.w	r6, [r4, #-8]
  405704:	3d10      	subs	r5, #16
  405706:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40570a:	f844 6c04 	str.w	r6, [r4, #-4]
  40570e:	2d0f      	cmp	r5, #15
  405710:	f103 0310 	add.w	r3, r3, #16
  405714:	f104 0410 	add.w	r4, r4, #16
  405718:	d8e8      	bhi.n	4056ec <memmove+0x38>
  40571a:	f1a2 0310 	sub.w	r3, r2, #16
  40571e:	f023 030f 	bic.w	r3, r3, #15
  405722:	f002 0e0f 	and.w	lr, r2, #15
  405726:	3310      	adds	r3, #16
  405728:	f1be 0f03 	cmp.w	lr, #3
  40572c:	4419      	add	r1, r3
  40572e:	4403      	add	r3, r0
  405730:	d921      	bls.n	405776 <memmove+0xc2>
  405732:	1f1e      	subs	r6, r3, #4
  405734:	460d      	mov	r5, r1
  405736:	4674      	mov	r4, lr
  405738:	3c04      	subs	r4, #4
  40573a:	f855 7b04 	ldr.w	r7, [r5], #4
  40573e:	f846 7f04 	str.w	r7, [r6, #4]!
  405742:	2c03      	cmp	r4, #3
  405744:	d8f8      	bhi.n	405738 <memmove+0x84>
  405746:	f1ae 0404 	sub.w	r4, lr, #4
  40574a:	f024 0403 	bic.w	r4, r4, #3
  40574e:	3404      	adds	r4, #4
  405750:	4421      	add	r1, r4
  405752:	4423      	add	r3, r4
  405754:	f002 0203 	and.w	r2, r2, #3
  405758:	b162      	cbz	r2, 405774 <memmove+0xc0>
  40575a:	3b01      	subs	r3, #1
  40575c:	440a      	add	r2, r1
  40575e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405762:	f803 4f01 	strb.w	r4, [r3, #1]!
  405766:	428a      	cmp	r2, r1
  405768:	d1f9      	bne.n	40575e <memmove+0xaa>
  40576a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40576c:	4603      	mov	r3, r0
  40576e:	e7f3      	b.n	405758 <memmove+0xa4>
  405770:	4603      	mov	r3, r0
  405772:	e7f2      	b.n	40575a <memmove+0xa6>
  405774:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405776:	4672      	mov	r2, lr
  405778:	e7ee      	b.n	405758 <memmove+0xa4>
  40577a:	bf00      	nop

0040577c <_realloc_r>:
  40577c:	2900      	cmp	r1, #0
  40577e:	f000 8095 	beq.w	4058ac <_realloc_r+0x130>
  405782:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405786:	460d      	mov	r5, r1
  405788:	4616      	mov	r6, r2
  40578a:	b083      	sub	sp, #12
  40578c:	4680      	mov	r8, r0
  40578e:	f106 070b 	add.w	r7, r6, #11
  405792:	f7ff f9bf 	bl	404b14 <__malloc_lock>
  405796:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40579a:	2f16      	cmp	r7, #22
  40579c:	f02e 0403 	bic.w	r4, lr, #3
  4057a0:	f1a5 0908 	sub.w	r9, r5, #8
  4057a4:	d83c      	bhi.n	405820 <_realloc_r+0xa4>
  4057a6:	2210      	movs	r2, #16
  4057a8:	4617      	mov	r7, r2
  4057aa:	42be      	cmp	r6, r7
  4057ac:	d83d      	bhi.n	40582a <_realloc_r+0xae>
  4057ae:	4294      	cmp	r4, r2
  4057b0:	da43      	bge.n	40583a <_realloc_r+0xbe>
  4057b2:	4bc4      	ldr	r3, [pc, #784]	; (405ac4 <_realloc_r+0x348>)
  4057b4:	6899      	ldr	r1, [r3, #8]
  4057b6:	eb09 0004 	add.w	r0, r9, r4
  4057ba:	4288      	cmp	r0, r1
  4057bc:	f000 80b4 	beq.w	405928 <_realloc_r+0x1ac>
  4057c0:	6843      	ldr	r3, [r0, #4]
  4057c2:	f023 0101 	bic.w	r1, r3, #1
  4057c6:	4401      	add	r1, r0
  4057c8:	6849      	ldr	r1, [r1, #4]
  4057ca:	07c9      	lsls	r1, r1, #31
  4057cc:	d54c      	bpl.n	405868 <_realloc_r+0xec>
  4057ce:	f01e 0f01 	tst.w	lr, #1
  4057d2:	f000 809b 	beq.w	40590c <_realloc_r+0x190>
  4057d6:	4631      	mov	r1, r6
  4057d8:	4640      	mov	r0, r8
  4057da:	f7fe fdfb 	bl	4043d4 <_malloc_r>
  4057de:	4606      	mov	r6, r0
  4057e0:	2800      	cmp	r0, #0
  4057e2:	d03a      	beq.n	40585a <_realloc_r+0xde>
  4057e4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4057e8:	f023 0301 	bic.w	r3, r3, #1
  4057ec:	444b      	add	r3, r9
  4057ee:	f1a0 0208 	sub.w	r2, r0, #8
  4057f2:	429a      	cmp	r2, r3
  4057f4:	f000 8121 	beq.w	405a3a <_realloc_r+0x2be>
  4057f8:	1f22      	subs	r2, r4, #4
  4057fa:	2a24      	cmp	r2, #36	; 0x24
  4057fc:	f200 8107 	bhi.w	405a0e <_realloc_r+0x292>
  405800:	2a13      	cmp	r2, #19
  405802:	f200 80db 	bhi.w	4059bc <_realloc_r+0x240>
  405806:	4603      	mov	r3, r0
  405808:	462a      	mov	r2, r5
  40580a:	6811      	ldr	r1, [r2, #0]
  40580c:	6019      	str	r1, [r3, #0]
  40580e:	6851      	ldr	r1, [r2, #4]
  405810:	6059      	str	r1, [r3, #4]
  405812:	6892      	ldr	r2, [r2, #8]
  405814:	609a      	str	r2, [r3, #8]
  405816:	4629      	mov	r1, r5
  405818:	4640      	mov	r0, r8
  40581a:	f7ff fe4f 	bl	4054bc <_free_r>
  40581e:	e01c      	b.n	40585a <_realloc_r+0xde>
  405820:	f027 0707 	bic.w	r7, r7, #7
  405824:	2f00      	cmp	r7, #0
  405826:	463a      	mov	r2, r7
  405828:	dabf      	bge.n	4057aa <_realloc_r+0x2e>
  40582a:	2600      	movs	r6, #0
  40582c:	230c      	movs	r3, #12
  40582e:	4630      	mov	r0, r6
  405830:	f8c8 3000 	str.w	r3, [r8]
  405834:	b003      	add	sp, #12
  405836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40583a:	462e      	mov	r6, r5
  40583c:	1be3      	subs	r3, r4, r7
  40583e:	2b0f      	cmp	r3, #15
  405840:	d81e      	bhi.n	405880 <_realloc_r+0x104>
  405842:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405846:	f003 0301 	and.w	r3, r3, #1
  40584a:	4323      	orrs	r3, r4
  40584c:	444c      	add	r4, r9
  40584e:	f8c9 3004 	str.w	r3, [r9, #4]
  405852:	6863      	ldr	r3, [r4, #4]
  405854:	f043 0301 	orr.w	r3, r3, #1
  405858:	6063      	str	r3, [r4, #4]
  40585a:	4640      	mov	r0, r8
  40585c:	f7ff f95c 	bl	404b18 <__malloc_unlock>
  405860:	4630      	mov	r0, r6
  405862:	b003      	add	sp, #12
  405864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405868:	f023 0303 	bic.w	r3, r3, #3
  40586c:	18e1      	adds	r1, r4, r3
  40586e:	4291      	cmp	r1, r2
  405870:	db1f      	blt.n	4058b2 <_realloc_r+0x136>
  405872:	68c3      	ldr	r3, [r0, #12]
  405874:	6882      	ldr	r2, [r0, #8]
  405876:	462e      	mov	r6, r5
  405878:	60d3      	str	r3, [r2, #12]
  40587a:	460c      	mov	r4, r1
  40587c:	609a      	str	r2, [r3, #8]
  40587e:	e7dd      	b.n	40583c <_realloc_r+0xc0>
  405880:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405884:	eb09 0107 	add.w	r1, r9, r7
  405888:	f002 0201 	and.w	r2, r2, #1
  40588c:	444c      	add	r4, r9
  40588e:	f043 0301 	orr.w	r3, r3, #1
  405892:	4317      	orrs	r7, r2
  405894:	f8c9 7004 	str.w	r7, [r9, #4]
  405898:	604b      	str	r3, [r1, #4]
  40589a:	6863      	ldr	r3, [r4, #4]
  40589c:	f043 0301 	orr.w	r3, r3, #1
  4058a0:	3108      	adds	r1, #8
  4058a2:	6063      	str	r3, [r4, #4]
  4058a4:	4640      	mov	r0, r8
  4058a6:	f7ff fe09 	bl	4054bc <_free_r>
  4058aa:	e7d6      	b.n	40585a <_realloc_r+0xde>
  4058ac:	4611      	mov	r1, r2
  4058ae:	f7fe bd91 	b.w	4043d4 <_malloc_r>
  4058b2:	f01e 0f01 	tst.w	lr, #1
  4058b6:	d18e      	bne.n	4057d6 <_realloc_r+0x5a>
  4058b8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4058bc:	eba9 0a01 	sub.w	sl, r9, r1
  4058c0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058c4:	f021 0103 	bic.w	r1, r1, #3
  4058c8:	440b      	add	r3, r1
  4058ca:	4423      	add	r3, r4
  4058cc:	4293      	cmp	r3, r2
  4058ce:	db25      	blt.n	40591c <_realloc_r+0x1a0>
  4058d0:	68c2      	ldr	r2, [r0, #12]
  4058d2:	6881      	ldr	r1, [r0, #8]
  4058d4:	4656      	mov	r6, sl
  4058d6:	60ca      	str	r2, [r1, #12]
  4058d8:	6091      	str	r1, [r2, #8]
  4058da:	f8da 100c 	ldr.w	r1, [sl, #12]
  4058de:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4058e2:	1f22      	subs	r2, r4, #4
  4058e4:	2a24      	cmp	r2, #36	; 0x24
  4058e6:	60c1      	str	r1, [r0, #12]
  4058e8:	6088      	str	r0, [r1, #8]
  4058ea:	f200 8094 	bhi.w	405a16 <_realloc_r+0x29a>
  4058ee:	2a13      	cmp	r2, #19
  4058f0:	d96f      	bls.n	4059d2 <_realloc_r+0x256>
  4058f2:	6829      	ldr	r1, [r5, #0]
  4058f4:	f8ca 1008 	str.w	r1, [sl, #8]
  4058f8:	6869      	ldr	r1, [r5, #4]
  4058fa:	f8ca 100c 	str.w	r1, [sl, #12]
  4058fe:	2a1b      	cmp	r2, #27
  405900:	f200 80a2 	bhi.w	405a48 <_realloc_r+0x2cc>
  405904:	3508      	adds	r5, #8
  405906:	f10a 0210 	add.w	r2, sl, #16
  40590a:	e063      	b.n	4059d4 <_realloc_r+0x258>
  40590c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405910:	eba9 0a03 	sub.w	sl, r9, r3
  405914:	f8da 1004 	ldr.w	r1, [sl, #4]
  405918:	f021 0103 	bic.w	r1, r1, #3
  40591c:	1863      	adds	r3, r4, r1
  40591e:	4293      	cmp	r3, r2
  405920:	f6ff af59 	blt.w	4057d6 <_realloc_r+0x5a>
  405924:	4656      	mov	r6, sl
  405926:	e7d8      	b.n	4058da <_realloc_r+0x15e>
  405928:	6841      	ldr	r1, [r0, #4]
  40592a:	f021 0b03 	bic.w	fp, r1, #3
  40592e:	44a3      	add	fp, r4
  405930:	f107 0010 	add.w	r0, r7, #16
  405934:	4583      	cmp	fp, r0
  405936:	da56      	bge.n	4059e6 <_realloc_r+0x26a>
  405938:	f01e 0f01 	tst.w	lr, #1
  40593c:	f47f af4b 	bne.w	4057d6 <_realloc_r+0x5a>
  405940:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405944:	eba9 0a01 	sub.w	sl, r9, r1
  405948:	f8da 1004 	ldr.w	r1, [sl, #4]
  40594c:	f021 0103 	bic.w	r1, r1, #3
  405950:	448b      	add	fp, r1
  405952:	4558      	cmp	r0, fp
  405954:	dce2      	bgt.n	40591c <_realloc_r+0x1a0>
  405956:	4656      	mov	r6, sl
  405958:	f8da 100c 	ldr.w	r1, [sl, #12]
  40595c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405960:	1f22      	subs	r2, r4, #4
  405962:	2a24      	cmp	r2, #36	; 0x24
  405964:	60c1      	str	r1, [r0, #12]
  405966:	6088      	str	r0, [r1, #8]
  405968:	f200 808f 	bhi.w	405a8a <_realloc_r+0x30e>
  40596c:	2a13      	cmp	r2, #19
  40596e:	f240 808a 	bls.w	405a86 <_realloc_r+0x30a>
  405972:	6829      	ldr	r1, [r5, #0]
  405974:	f8ca 1008 	str.w	r1, [sl, #8]
  405978:	6869      	ldr	r1, [r5, #4]
  40597a:	f8ca 100c 	str.w	r1, [sl, #12]
  40597e:	2a1b      	cmp	r2, #27
  405980:	f200 808a 	bhi.w	405a98 <_realloc_r+0x31c>
  405984:	3508      	adds	r5, #8
  405986:	f10a 0210 	add.w	r2, sl, #16
  40598a:	6829      	ldr	r1, [r5, #0]
  40598c:	6011      	str	r1, [r2, #0]
  40598e:	6869      	ldr	r1, [r5, #4]
  405990:	6051      	str	r1, [r2, #4]
  405992:	68a9      	ldr	r1, [r5, #8]
  405994:	6091      	str	r1, [r2, #8]
  405996:	eb0a 0107 	add.w	r1, sl, r7
  40599a:	ebab 0207 	sub.w	r2, fp, r7
  40599e:	f042 0201 	orr.w	r2, r2, #1
  4059a2:	6099      	str	r1, [r3, #8]
  4059a4:	604a      	str	r2, [r1, #4]
  4059a6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4059aa:	f003 0301 	and.w	r3, r3, #1
  4059ae:	431f      	orrs	r7, r3
  4059b0:	4640      	mov	r0, r8
  4059b2:	f8ca 7004 	str.w	r7, [sl, #4]
  4059b6:	f7ff f8af 	bl	404b18 <__malloc_unlock>
  4059ba:	e751      	b.n	405860 <_realloc_r+0xe4>
  4059bc:	682b      	ldr	r3, [r5, #0]
  4059be:	6003      	str	r3, [r0, #0]
  4059c0:	686b      	ldr	r3, [r5, #4]
  4059c2:	6043      	str	r3, [r0, #4]
  4059c4:	2a1b      	cmp	r2, #27
  4059c6:	d82d      	bhi.n	405a24 <_realloc_r+0x2a8>
  4059c8:	f100 0308 	add.w	r3, r0, #8
  4059cc:	f105 0208 	add.w	r2, r5, #8
  4059d0:	e71b      	b.n	40580a <_realloc_r+0x8e>
  4059d2:	4632      	mov	r2, r6
  4059d4:	6829      	ldr	r1, [r5, #0]
  4059d6:	6011      	str	r1, [r2, #0]
  4059d8:	6869      	ldr	r1, [r5, #4]
  4059da:	6051      	str	r1, [r2, #4]
  4059dc:	68a9      	ldr	r1, [r5, #8]
  4059de:	6091      	str	r1, [r2, #8]
  4059e0:	461c      	mov	r4, r3
  4059e2:	46d1      	mov	r9, sl
  4059e4:	e72a      	b.n	40583c <_realloc_r+0xc0>
  4059e6:	eb09 0107 	add.w	r1, r9, r7
  4059ea:	ebab 0b07 	sub.w	fp, fp, r7
  4059ee:	f04b 0201 	orr.w	r2, fp, #1
  4059f2:	6099      	str	r1, [r3, #8]
  4059f4:	604a      	str	r2, [r1, #4]
  4059f6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4059fa:	f003 0301 	and.w	r3, r3, #1
  4059fe:	431f      	orrs	r7, r3
  405a00:	4640      	mov	r0, r8
  405a02:	f845 7c04 	str.w	r7, [r5, #-4]
  405a06:	f7ff f887 	bl	404b18 <__malloc_unlock>
  405a0a:	462e      	mov	r6, r5
  405a0c:	e728      	b.n	405860 <_realloc_r+0xe4>
  405a0e:	4629      	mov	r1, r5
  405a10:	f7ff fe50 	bl	4056b4 <memmove>
  405a14:	e6ff      	b.n	405816 <_realloc_r+0x9a>
  405a16:	4629      	mov	r1, r5
  405a18:	4630      	mov	r0, r6
  405a1a:	461c      	mov	r4, r3
  405a1c:	46d1      	mov	r9, sl
  405a1e:	f7ff fe49 	bl	4056b4 <memmove>
  405a22:	e70b      	b.n	40583c <_realloc_r+0xc0>
  405a24:	68ab      	ldr	r3, [r5, #8]
  405a26:	6083      	str	r3, [r0, #8]
  405a28:	68eb      	ldr	r3, [r5, #12]
  405a2a:	60c3      	str	r3, [r0, #12]
  405a2c:	2a24      	cmp	r2, #36	; 0x24
  405a2e:	d017      	beq.n	405a60 <_realloc_r+0x2e4>
  405a30:	f100 0310 	add.w	r3, r0, #16
  405a34:	f105 0210 	add.w	r2, r5, #16
  405a38:	e6e7      	b.n	40580a <_realloc_r+0x8e>
  405a3a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405a3e:	f023 0303 	bic.w	r3, r3, #3
  405a42:	441c      	add	r4, r3
  405a44:	462e      	mov	r6, r5
  405a46:	e6f9      	b.n	40583c <_realloc_r+0xc0>
  405a48:	68a9      	ldr	r1, [r5, #8]
  405a4a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a4e:	68e9      	ldr	r1, [r5, #12]
  405a50:	f8ca 1014 	str.w	r1, [sl, #20]
  405a54:	2a24      	cmp	r2, #36	; 0x24
  405a56:	d00c      	beq.n	405a72 <_realloc_r+0x2f6>
  405a58:	3510      	adds	r5, #16
  405a5a:	f10a 0218 	add.w	r2, sl, #24
  405a5e:	e7b9      	b.n	4059d4 <_realloc_r+0x258>
  405a60:	692b      	ldr	r3, [r5, #16]
  405a62:	6103      	str	r3, [r0, #16]
  405a64:	696b      	ldr	r3, [r5, #20]
  405a66:	6143      	str	r3, [r0, #20]
  405a68:	f105 0218 	add.w	r2, r5, #24
  405a6c:	f100 0318 	add.w	r3, r0, #24
  405a70:	e6cb      	b.n	40580a <_realloc_r+0x8e>
  405a72:	692a      	ldr	r2, [r5, #16]
  405a74:	f8ca 2018 	str.w	r2, [sl, #24]
  405a78:	696a      	ldr	r2, [r5, #20]
  405a7a:	f8ca 201c 	str.w	r2, [sl, #28]
  405a7e:	3518      	adds	r5, #24
  405a80:	f10a 0220 	add.w	r2, sl, #32
  405a84:	e7a6      	b.n	4059d4 <_realloc_r+0x258>
  405a86:	4632      	mov	r2, r6
  405a88:	e77f      	b.n	40598a <_realloc_r+0x20e>
  405a8a:	4629      	mov	r1, r5
  405a8c:	4630      	mov	r0, r6
  405a8e:	9301      	str	r3, [sp, #4]
  405a90:	f7ff fe10 	bl	4056b4 <memmove>
  405a94:	9b01      	ldr	r3, [sp, #4]
  405a96:	e77e      	b.n	405996 <_realloc_r+0x21a>
  405a98:	68a9      	ldr	r1, [r5, #8]
  405a9a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a9e:	68e9      	ldr	r1, [r5, #12]
  405aa0:	f8ca 1014 	str.w	r1, [sl, #20]
  405aa4:	2a24      	cmp	r2, #36	; 0x24
  405aa6:	d003      	beq.n	405ab0 <_realloc_r+0x334>
  405aa8:	3510      	adds	r5, #16
  405aaa:	f10a 0218 	add.w	r2, sl, #24
  405aae:	e76c      	b.n	40598a <_realloc_r+0x20e>
  405ab0:	692a      	ldr	r2, [r5, #16]
  405ab2:	f8ca 2018 	str.w	r2, [sl, #24]
  405ab6:	696a      	ldr	r2, [r5, #20]
  405ab8:	f8ca 201c 	str.w	r2, [sl, #28]
  405abc:	3518      	adds	r5, #24
  405abe:	f10a 0220 	add.w	r2, sl, #32
  405ac2:	e762      	b.n	40598a <_realloc_r+0x20e>
  405ac4:	20400440 	.word	0x20400440

00405ac8 <__ascii_wctomb>:
  405ac8:	b121      	cbz	r1, 405ad4 <__ascii_wctomb+0xc>
  405aca:	2aff      	cmp	r2, #255	; 0xff
  405acc:	d804      	bhi.n	405ad8 <__ascii_wctomb+0x10>
  405ace:	700a      	strb	r2, [r1, #0]
  405ad0:	2001      	movs	r0, #1
  405ad2:	4770      	bx	lr
  405ad4:	4608      	mov	r0, r1
  405ad6:	4770      	bx	lr
  405ad8:	238a      	movs	r3, #138	; 0x8a
  405ada:	6003      	str	r3, [r0, #0]
  405adc:	f04f 30ff 	mov.w	r0, #4294967295
  405ae0:	4770      	bx	lr
  405ae2:	bf00      	nop

00405ae4 <__aeabi_drsub>:
  405ae4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405ae8:	e002      	b.n	405af0 <__adddf3>
  405aea:	bf00      	nop

00405aec <__aeabi_dsub>:
  405aec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405af0 <__adddf3>:
  405af0:	b530      	push	{r4, r5, lr}
  405af2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405af6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405afa:	ea94 0f05 	teq	r4, r5
  405afe:	bf08      	it	eq
  405b00:	ea90 0f02 	teqeq	r0, r2
  405b04:	bf1f      	itttt	ne
  405b06:	ea54 0c00 	orrsne.w	ip, r4, r0
  405b0a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405b0e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405b12:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405b16:	f000 80e2 	beq.w	405cde <__adddf3+0x1ee>
  405b1a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405b1e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405b22:	bfb8      	it	lt
  405b24:	426d      	neglt	r5, r5
  405b26:	dd0c      	ble.n	405b42 <__adddf3+0x52>
  405b28:	442c      	add	r4, r5
  405b2a:	ea80 0202 	eor.w	r2, r0, r2
  405b2e:	ea81 0303 	eor.w	r3, r1, r3
  405b32:	ea82 0000 	eor.w	r0, r2, r0
  405b36:	ea83 0101 	eor.w	r1, r3, r1
  405b3a:	ea80 0202 	eor.w	r2, r0, r2
  405b3e:	ea81 0303 	eor.w	r3, r1, r3
  405b42:	2d36      	cmp	r5, #54	; 0x36
  405b44:	bf88      	it	hi
  405b46:	bd30      	pophi	{r4, r5, pc}
  405b48:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405b4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405b50:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405b54:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405b58:	d002      	beq.n	405b60 <__adddf3+0x70>
  405b5a:	4240      	negs	r0, r0
  405b5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b60:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405b64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405b68:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405b6c:	d002      	beq.n	405b74 <__adddf3+0x84>
  405b6e:	4252      	negs	r2, r2
  405b70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405b74:	ea94 0f05 	teq	r4, r5
  405b78:	f000 80a7 	beq.w	405cca <__adddf3+0x1da>
  405b7c:	f1a4 0401 	sub.w	r4, r4, #1
  405b80:	f1d5 0e20 	rsbs	lr, r5, #32
  405b84:	db0d      	blt.n	405ba2 <__adddf3+0xb2>
  405b86:	fa02 fc0e 	lsl.w	ip, r2, lr
  405b8a:	fa22 f205 	lsr.w	r2, r2, r5
  405b8e:	1880      	adds	r0, r0, r2
  405b90:	f141 0100 	adc.w	r1, r1, #0
  405b94:	fa03 f20e 	lsl.w	r2, r3, lr
  405b98:	1880      	adds	r0, r0, r2
  405b9a:	fa43 f305 	asr.w	r3, r3, r5
  405b9e:	4159      	adcs	r1, r3
  405ba0:	e00e      	b.n	405bc0 <__adddf3+0xd0>
  405ba2:	f1a5 0520 	sub.w	r5, r5, #32
  405ba6:	f10e 0e20 	add.w	lr, lr, #32
  405baa:	2a01      	cmp	r2, #1
  405bac:	fa03 fc0e 	lsl.w	ip, r3, lr
  405bb0:	bf28      	it	cs
  405bb2:	f04c 0c02 	orrcs.w	ip, ip, #2
  405bb6:	fa43 f305 	asr.w	r3, r3, r5
  405bba:	18c0      	adds	r0, r0, r3
  405bbc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405bc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405bc4:	d507      	bpl.n	405bd6 <__adddf3+0xe6>
  405bc6:	f04f 0e00 	mov.w	lr, #0
  405bca:	f1dc 0c00 	rsbs	ip, ip, #0
  405bce:	eb7e 0000 	sbcs.w	r0, lr, r0
  405bd2:	eb6e 0101 	sbc.w	r1, lr, r1
  405bd6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405bda:	d31b      	bcc.n	405c14 <__adddf3+0x124>
  405bdc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405be0:	d30c      	bcc.n	405bfc <__adddf3+0x10c>
  405be2:	0849      	lsrs	r1, r1, #1
  405be4:	ea5f 0030 	movs.w	r0, r0, rrx
  405be8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405bec:	f104 0401 	add.w	r4, r4, #1
  405bf0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405bf4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405bf8:	f080 809a 	bcs.w	405d30 <__adddf3+0x240>
  405bfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405c00:	bf08      	it	eq
  405c02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405c06:	f150 0000 	adcs.w	r0, r0, #0
  405c0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405c0e:	ea41 0105 	orr.w	r1, r1, r5
  405c12:	bd30      	pop	{r4, r5, pc}
  405c14:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405c18:	4140      	adcs	r0, r0
  405c1a:	eb41 0101 	adc.w	r1, r1, r1
  405c1e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405c22:	f1a4 0401 	sub.w	r4, r4, #1
  405c26:	d1e9      	bne.n	405bfc <__adddf3+0x10c>
  405c28:	f091 0f00 	teq	r1, #0
  405c2c:	bf04      	itt	eq
  405c2e:	4601      	moveq	r1, r0
  405c30:	2000      	moveq	r0, #0
  405c32:	fab1 f381 	clz	r3, r1
  405c36:	bf08      	it	eq
  405c38:	3320      	addeq	r3, #32
  405c3a:	f1a3 030b 	sub.w	r3, r3, #11
  405c3e:	f1b3 0220 	subs.w	r2, r3, #32
  405c42:	da0c      	bge.n	405c5e <__adddf3+0x16e>
  405c44:	320c      	adds	r2, #12
  405c46:	dd08      	ble.n	405c5a <__adddf3+0x16a>
  405c48:	f102 0c14 	add.w	ip, r2, #20
  405c4c:	f1c2 020c 	rsb	r2, r2, #12
  405c50:	fa01 f00c 	lsl.w	r0, r1, ip
  405c54:	fa21 f102 	lsr.w	r1, r1, r2
  405c58:	e00c      	b.n	405c74 <__adddf3+0x184>
  405c5a:	f102 0214 	add.w	r2, r2, #20
  405c5e:	bfd8      	it	le
  405c60:	f1c2 0c20 	rsble	ip, r2, #32
  405c64:	fa01 f102 	lsl.w	r1, r1, r2
  405c68:	fa20 fc0c 	lsr.w	ip, r0, ip
  405c6c:	bfdc      	itt	le
  405c6e:	ea41 010c 	orrle.w	r1, r1, ip
  405c72:	4090      	lslle	r0, r2
  405c74:	1ae4      	subs	r4, r4, r3
  405c76:	bfa2      	ittt	ge
  405c78:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405c7c:	4329      	orrge	r1, r5
  405c7e:	bd30      	popge	{r4, r5, pc}
  405c80:	ea6f 0404 	mvn.w	r4, r4
  405c84:	3c1f      	subs	r4, #31
  405c86:	da1c      	bge.n	405cc2 <__adddf3+0x1d2>
  405c88:	340c      	adds	r4, #12
  405c8a:	dc0e      	bgt.n	405caa <__adddf3+0x1ba>
  405c8c:	f104 0414 	add.w	r4, r4, #20
  405c90:	f1c4 0220 	rsb	r2, r4, #32
  405c94:	fa20 f004 	lsr.w	r0, r0, r4
  405c98:	fa01 f302 	lsl.w	r3, r1, r2
  405c9c:	ea40 0003 	orr.w	r0, r0, r3
  405ca0:	fa21 f304 	lsr.w	r3, r1, r4
  405ca4:	ea45 0103 	orr.w	r1, r5, r3
  405ca8:	bd30      	pop	{r4, r5, pc}
  405caa:	f1c4 040c 	rsb	r4, r4, #12
  405cae:	f1c4 0220 	rsb	r2, r4, #32
  405cb2:	fa20 f002 	lsr.w	r0, r0, r2
  405cb6:	fa01 f304 	lsl.w	r3, r1, r4
  405cba:	ea40 0003 	orr.w	r0, r0, r3
  405cbe:	4629      	mov	r1, r5
  405cc0:	bd30      	pop	{r4, r5, pc}
  405cc2:	fa21 f004 	lsr.w	r0, r1, r4
  405cc6:	4629      	mov	r1, r5
  405cc8:	bd30      	pop	{r4, r5, pc}
  405cca:	f094 0f00 	teq	r4, #0
  405cce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405cd2:	bf06      	itte	eq
  405cd4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405cd8:	3401      	addeq	r4, #1
  405cda:	3d01      	subne	r5, #1
  405cdc:	e74e      	b.n	405b7c <__adddf3+0x8c>
  405cde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ce2:	bf18      	it	ne
  405ce4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ce8:	d029      	beq.n	405d3e <__adddf3+0x24e>
  405cea:	ea94 0f05 	teq	r4, r5
  405cee:	bf08      	it	eq
  405cf0:	ea90 0f02 	teqeq	r0, r2
  405cf4:	d005      	beq.n	405d02 <__adddf3+0x212>
  405cf6:	ea54 0c00 	orrs.w	ip, r4, r0
  405cfa:	bf04      	itt	eq
  405cfc:	4619      	moveq	r1, r3
  405cfe:	4610      	moveq	r0, r2
  405d00:	bd30      	pop	{r4, r5, pc}
  405d02:	ea91 0f03 	teq	r1, r3
  405d06:	bf1e      	ittt	ne
  405d08:	2100      	movne	r1, #0
  405d0a:	2000      	movne	r0, #0
  405d0c:	bd30      	popne	{r4, r5, pc}
  405d0e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405d12:	d105      	bne.n	405d20 <__adddf3+0x230>
  405d14:	0040      	lsls	r0, r0, #1
  405d16:	4149      	adcs	r1, r1
  405d18:	bf28      	it	cs
  405d1a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405d1e:	bd30      	pop	{r4, r5, pc}
  405d20:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405d24:	bf3c      	itt	cc
  405d26:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405d2a:	bd30      	popcc	{r4, r5, pc}
  405d2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405d30:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405d34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405d38:	f04f 0000 	mov.w	r0, #0
  405d3c:	bd30      	pop	{r4, r5, pc}
  405d3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405d42:	bf1a      	itte	ne
  405d44:	4619      	movne	r1, r3
  405d46:	4610      	movne	r0, r2
  405d48:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405d4c:	bf1c      	itt	ne
  405d4e:	460b      	movne	r3, r1
  405d50:	4602      	movne	r2, r0
  405d52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d56:	bf06      	itte	eq
  405d58:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405d5c:	ea91 0f03 	teqeq	r1, r3
  405d60:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405d64:	bd30      	pop	{r4, r5, pc}
  405d66:	bf00      	nop

00405d68 <__aeabi_ui2d>:
  405d68:	f090 0f00 	teq	r0, #0
  405d6c:	bf04      	itt	eq
  405d6e:	2100      	moveq	r1, #0
  405d70:	4770      	bxeq	lr
  405d72:	b530      	push	{r4, r5, lr}
  405d74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d7c:	f04f 0500 	mov.w	r5, #0
  405d80:	f04f 0100 	mov.w	r1, #0
  405d84:	e750      	b.n	405c28 <__adddf3+0x138>
  405d86:	bf00      	nop

00405d88 <__aeabi_i2d>:
  405d88:	f090 0f00 	teq	r0, #0
  405d8c:	bf04      	itt	eq
  405d8e:	2100      	moveq	r1, #0
  405d90:	4770      	bxeq	lr
  405d92:	b530      	push	{r4, r5, lr}
  405d94:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d98:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d9c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405da0:	bf48      	it	mi
  405da2:	4240      	negmi	r0, r0
  405da4:	f04f 0100 	mov.w	r1, #0
  405da8:	e73e      	b.n	405c28 <__adddf3+0x138>
  405daa:	bf00      	nop

00405dac <__aeabi_f2d>:
  405dac:	0042      	lsls	r2, r0, #1
  405dae:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405db2:	ea4f 0131 	mov.w	r1, r1, rrx
  405db6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405dba:	bf1f      	itttt	ne
  405dbc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405dc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405dc4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405dc8:	4770      	bxne	lr
  405dca:	f092 0f00 	teq	r2, #0
  405dce:	bf14      	ite	ne
  405dd0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405dd4:	4770      	bxeq	lr
  405dd6:	b530      	push	{r4, r5, lr}
  405dd8:	f44f 7460 	mov.w	r4, #896	; 0x380
  405ddc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405de0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405de4:	e720      	b.n	405c28 <__adddf3+0x138>
  405de6:	bf00      	nop

00405de8 <__aeabi_ul2d>:
  405de8:	ea50 0201 	orrs.w	r2, r0, r1
  405dec:	bf08      	it	eq
  405dee:	4770      	bxeq	lr
  405df0:	b530      	push	{r4, r5, lr}
  405df2:	f04f 0500 	mov.w	r5, #0
  405df6:	e00a      	b.n	405e0e <__aeabi_l2d+0x16>

00405df8 <__aeabi_l2d>:
  405df8:	ea50 0201 	orrs.w	r2, r0, r1
  405dfc:	bf08      	it	eq
  405dfe:	4770      	bxeq	lr
  405e00:	b530      	push	{r4, r5, lr}
  405e02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405e06:	d502      	bpl.n	405e0e <__aeabi_l2d+0x16>
  405e08:	4240      	negs	r0, r0
  405e0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405e0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405e12:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405e16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405e1a:	f43f aedc 	beq.w	405bd6 <__adddf3+0xe6>
  405e1e:	f04f 0203 	mov.w	r2, #3
  405e22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405e26:	bf18      	it	ne
  405e28:	3203      	addne	r2, #3
  405e2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405e2e:	bf18      	it	ne
  405e30:	3203      	addne	r2, #3
  405e32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405e36:	f1c2 0320 	rsb	r3, r2, #32
  405e3a:	fa00 fc03 	lsl.w	ip, r0, r3
  405e3e:	fa20 f002 	lsr.w	r0, r0, r2
  405e42:	fa01 fe03 	lsl.w	lr, r1, r3
  405e46:	ea40 000e 	orr.w	r0, r0, lr
  405e4a:	fa21 f102 	lsr.w	r1, r1, r2
  405e4e:	4414      	add	r4, r2
  405e50:	e6c1      	b.n	405bd6 <__adddf3+0xe6>
  405e52:	bf00      	nop

00405e54 <__aeabi_dmul>:
  405e54:	b570      	push	{r4, r5, r6, lr}
  405e56:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e62:	bf1d      	ittte	ne
  405e64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e68:	ea94 0f0c 	teqne	r4, ip
  405e6c:	ea95 0f0c 	teqne	r5, ip
  405e70:	f000 f8de 	bleq	406030 <__aeabi_dmul+0x1dc>
  405e74:	442c      	add	r4, r5
  405e76:	ea81 0603 	eor.w	r6, r1, r3
  405e7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405e7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405e82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405e86:	bf18      	it	ne
  405e88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405e8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405e94:	d038      	beq.n	405f08 <__aeabi_dmul+0xb4>
  405e96:	fba0 ce02 	umull	ip, lr, r0, r2
  405e9a:	f04f 0500 	mov.w	r5, #0
  405e9e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405ea2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405ea6:	fbe0 e503 	umlal	lr, r5, r0, r3
  405eaa:	f04f 0600 	mov.w	r6, #0
  405eae:	fbe1 5603 	umlal	r5, r6, r1, r3
  405eb2:	f09c 0f00 	teq	ip, #0
  405eb6:	bf18      	it	ne
  405eb8:	f04e 0e01 	orrne.w	lr, lr, #1
  405ebc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405ec0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405ec4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405ec8:	d204      	bcs.n	405ed4 <__aeabi_dmul+0x80>
  405eca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405ece:	416d      	adcs	r5, r5
  405ed0:	eb46 0606 	adc.w	r6, r6, r6
  405ed4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405ed8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405edc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405ee0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405ee4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405ee8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405eec:	bf88      	it	hi
  405eee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405ef2:	d81e      	bhi.n	405f32 <__aeabi_dmul+0xde>
  405ef4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405ef8:	bf08      	it	eq
  405efa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405efe:	f150 0000 	adcs.w	r0, r0, #0
  405f02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405f06:	bd70      	pop	{r4, r5, r6, pc}
  405f08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405f0c:	ea46 0101 	orr.w	r1, r6, r1
  405f10:	ea40 0002 	orr.w	r0, r0, r2
  405f14:	ea81 0103 	eor.w	r1, r1, r3
  405f18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405f1c:	bfc2      	ittt	gt
  405f1e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405f22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405f26:	bd70      	popgt	{r4, r5, r6, pc}
  405f28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405f2c:	f04f 0e00 	mov.w	lr, #0
  405f30:	3c01      	subs	r4, #1
  405f32:	f300 80ab 	bgt.w	40608c <__aeabi_dmul+0x238>
  405f36:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405f3a:	bfde      	ittt	le
  405f3c:	2000      	movle	r0, #0
  405f3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405f42:	bd70      	pople	{r4, r5, r6, pc}
  405f44:	f1c4 0400 	rsb	r4, r4, #0
  405f48:	3c20      	subs	r4, #32
  405f4a:	da35      	bge.n	405fb8 <__aeabi_dmul+0x164>
  405f4c:	340c      	adds	r4, #12
  405f4e:	dc1b      	bgt.n	405f88 <__aeabi_dmul+0x134>
  405f50:	f104 0414 	add.w	r4, r4, #20
  405f54:	f1c4 0520 	rsb	r5, r4, #32
  405f58:	fa00 f305 	lsl.w	r3, r0, r5
  405f5c:	fa20 f004 	lsr.w	r0, r0, r4
  405f60:	fa01 f205 	lsl.w	r2, r1, r5
  405f64:	ea40 0002 	orr.w	r0, r0, r2
  405f68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405f6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405f70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405f74:	fa21 f604 	lsr.w	r6, r1, r4
  405f78:	eb42 0106 	adc.w	r1, r2, r6
  405f7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405f80:	bf08      	it	eq
  405f82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405f86:	bd70      	pop	{r4, r5, r6, pc}
  405f88:	f1c4 040c 	rsb	r4, r4, #12
  405f8c:	f1c4 0520 	rsb	r5, r4, #32
  405f90:	fa00 f304 	lsl.w	r3, r0, r4
  405f94:	fa20 f005 	lsr.w	r0, r0, r5
  405f98:	fa01 f204 	lsl.w	r2, r1, r4
  405f9c:	ea40 0002 	orr.w	r0, r0, r2
  405fa0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405fa4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405fa8:	f141 0100 	adc.w	r1, r1, #0
  405fac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405fb0:	bf08      	it	eq
  405fb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405fb6:	bd70      	pop	{r4, r5, r6, pc}
  405fb8:	f1c4 0520 	rsb	r5, r4, #32
  405fbc:	fa00 f205 	lsl.w	r2, r0, r5
  405fc0:	ea4e 0e02 	orr.w	lr, lr, r2
  405fc4:	fa20 f304 	lsr.w	r3, r0, r4
  405fc8:	fa01 f205 	lsl.w	r2, r1, r5
  405fcc:	ea43 0302 	orr.w	r3, r3, r2
  405fd0:	fa21 f004 	lsr.w	r0, r1, r4
  405fd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405fd8:	fa21 f204 	lsr.w	r2, r1, r4
  405fdc:	ea20 0002 	bic.w	r0, r0, r2
  405fe0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405fe4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405fe8:	bf08      	it	eq
  405fea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405fee:	bd70      	pop	{r4, r5, r6, pc}
  405ff0:	f094 0f00 	teq	r4, #0
  405ff4:	d10f      	bne.n	406016 <__aeabi_dmul+0x1c2>
  405ff6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405ffa:	0040      	lsls	r0, r0, #1
  405ffc:	eb41 0101 	adc.w	r1, r1, r1
  406000:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406004:	bf08      	it	eq
  406006:	3c01      	subeq	r4, #1
  406008:	d0f7      	beq.n	405ffa <__aeabi_dmul+0x1a6>
  40600a:	ea41 0106 	orr.w	r1, r1, r6
  40600e:	f095 0f00 	teq	r5, #0
  406012:	bf18      	it	ne
  406014:	4770      	bxne	lr
  406016:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40601a:	0052      	lsls	r2, r2, #1
  40601c:	eb43 0303 	adc.w	r3, r3, r3
  406020:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406024:	bf08      	it	eq
  406026:	3d01      	subeq	r5, #1
  406028:	d0f7      	beq.n	40601a <__aeabi_dmul+0x1c6>
  40602a:	ea43 0306 	orr.w	r3, r3, r6
  40602e:	4770      	bx	lr
  406030:	ea94 0f0c 	teq	r4, ip
  406034:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406038:	bf18      	it	ne
  40603a:	ea95 0f0c 	teqne	r5, ip
  40603e:	d00c      	beq.n	40605a <__aeabi_dmul+0x206>
  406040:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406044:	bf18      	it	ne
  406046:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40604a:	d1d1      	bne.n	405ff0 <__aeabi_dmul+0x19c>
  40604c:	ea81 0103 	eor.w	r1, r1, r3
  406050:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406054:	f04f 0000 	mov.w	r0, #0
  406058:	bd70      	pop	{r4, r5, r6, pc}
  40605a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40605e:	bf06      	itte	eq
  406060:	4610      	moveq	r0, r2
  406062:	4619      	moveq	r1, r3
  406064:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406068:	d019      	beq.n	40609e <__aeabi_dmul+0x24a>
  40606a:	ea94 0f0c 	teq	r4, ip
  40606e:	d102      	bne.n	406076 <__aeabi_dmul+0x222>
  406070:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406074:	d113      	bne.n	40609e <__aeabi_dmul+0x24a>
  406076:	ea95 0f0c 	teq	r5, ip
  40607a:	d105      	bne.n	406088 <__aeabi_dmul+0x234>
  40607c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406080:	bf1c      	itt	ne
  406082:	4610      	movne	r0, r2
  406084:	4619      	movne	r1, r3
  406086:	d10a      	bne.n	40609e <__aeabi_dmul+0x24a>
  406088:	ea81 0103 	eor.w	r1, r1, r3
  40608c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406090:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406094:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406098:	f04f 0000 	mov.w	r0, #0
  40609c:	bd70      	pop	{r4, r5, r6, pc}
  40609e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4060a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4060a6:	bd70      	pop	{r4, r5, r6, pc}

004060a8 <__aeabi_ddiv>:
  4060a8:	b570      	push	{r4, r5, r6, lr}
  4060aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4060ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4060b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4060b6:	bf1d      	ittte	ne
  4060b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4060bc:	ea94 0f0c 	teqne	r4, ip
  4060c0:	ea95 0f0c 	teqne	r5, ip
  4060c4:	f000 f8a7 	bleq	406216 <__aeabi_ddiv+0x16e>
  4060c8:	eba4 0405 	sub.w	r4, r4, r5
  4060cc:	ea81 0e03 	eor.w	lr, r1, r3
  4060d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4060d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4060d8:	f000 8088 	beq.w	4061ec <__aeabi_ddiv+0x144>
  4060dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4060e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4060e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4060e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4060ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4060f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4060f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4060f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4060fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406100:	429d      	cmp	r5, r3
  406102:	bf08      	it	eq
  406104:	4296      	cmpeq	r6, r2
  406106:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40610a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40610e:	d202      	bcs.n	406116 <__aeabi_ddiv+0x6e>
  406110:	085b      	lsrs	r3, r3, #1
  406112:	ea4f 0232 	mov.w	r2, r2, rrx
  406116:	1ab6      	subs	r6, r6, r2
  406118:	eb65 0503 	sbc.w	r5, r5, r3
  40611c:	085b      	lsrs	r3, r3, #1
  40611e:	ea4f 0232 	mov.w	r2, r2, rrx
  406122:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406126:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40612a:	ebb6 0e02 	subs.w	lr, r6, r2
  40612e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406132:	bf22      	ittt	cs
  406134:	1ab6      	subcs	r6, r6, r2
  406136:	4675      	movcs	r5, lr
  406138:	ea40 000c 	orrcs.w	r0, r0, ip
  40613c:	085b      	lsrs	r3, r3, #1
  40613e:	ea4f 0232 	mov.w	r2, r2, rrx
  406142:	ebb6 0e02 	subs.w	lr, r6, r2
  406146:	eb75 0e03 	sbcs.w	lr, r5, r3
  40614a:	bf22      	ittt	cs
  40614c:	1ab6      	subcs	r6, r6, r2
  40614e:	4675      	movcs	r5, lr
  406150:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406154:	085b      	lsrs	r3, r3, #1
  406156:	ea4f 0232 	mov.w	r2, r2, rrx
  40615a:	ebb6 0e02 	subs.w	lr, r6, r2
  40615e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406162:	bf22      	ittt	cs
  406164:	1ab6      	subcs	r6, r6, r2
  406166:	4675      	movcs	r5, lr
  406168:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40616c:	085b      	lsrs	r3, r3, #1
  40616e:	ea4f 0232 	mov.w	r2, r2, rrx
  406172:	ebb6 0e02 	subs.w	lr, r6, r2
  406176:	eb75 0e03 	sbcs.w	lr, r5, r3
  40617a:	bf22      	ittt	cs
  40617c:	1ab6      	subcs	r6, r6, r2
  40617e:	4675      	movcs	r5, lr
  406180:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406184:	ea55 0e06 	orrs.w	lr, r5, r6
  406188:	d018      	beq.n	4061bc <__aeabi_ddiv+0x114>
  40618a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40618e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406192:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406196:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40619a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40619e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4061a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4061a6:	d1c0      	bne.n	40612a <__aeabi_ddiv+0x82>
  4061a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4061ac:	d10b      	bne.n	4061c6 <__aeabi_ddiv+0x11e>
  4061ae:	ea41 0100 	orr.w	r1, r1, r0
  4061b2:	f04f 0000 	mov.w	r0, #0
  4061b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4061ba:	e7b6      	b.n	40612a <__aeabi_ddiv+0x82>
  4061bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4061c0:	bf04      	itt	eq
  4061c2:	4301      	orreq	r1, r0
  4061c4:	2000      	moveq	r0, #0
  4061c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4061ca:	bf88      	it	hi
  4061cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4061d0:	f63f aeaf 	bhi.w	405f32 <__aeabi_dmul+0xde>
  4061d4:	ebb5 0c03 	subs.w	ip, r5, r3
  4061d8:	bf04      	itt	eq
  4061da:	ebb6 0c02 	subseq.w	ip, r6, r2
  4061de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4061e2:	f150 0000 	adcs.w	r0, r0, #0
  4061e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061ea:	bd70      	pop	{r4, r5, r6, pc}
  4061ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4061f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4061f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4061f8:	bfc2      	ittt	gt
  4061fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4061fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406202:	bd70      	popgt	{r4, r5, r6, pc}
  406204:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406208:	f04f 0e00 	mov.w	lr, #0
  40620c:	3c01      	subs	r4, #1
  40620e:	e690      	b.n	405f32 <__aeabi_dmul+0xde>
  406210:	ea45 0e06 	orr.w	lr, r5, r6
  406214:	e68d      	b.n	405f32 <__aeabi_dmul+0xde>
  406216:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40621a:	ea94 0f0c 	teq	r4, ip
  40621e:	bf08      	it	eq
  406220:	ea95 0f0c 	teqeq	r5, ip
  406224:	f43f af3b 	beq.w	40609e <__aeabi_dmul+0x24a>
  406228:	ea94 0f0c 	teq	r4, ip
  40622c:	d10a      	bne.n	406244 <__aeabi_ddiv+0x19c>
  40622e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406232:	f47f af34 	bne.w	40609e <__aeabi_dmul+0x24a>
  406236:	ea95 0f0c 	teq	r5, ip
  40623a:	f47f af25 	bne.w	406088 <__aeabi_dmul+0x234>
  40623e:	4610      	mov	r0, r2
  406240:	4619      	mov	r1, r3
  406242:	e72c      	b.n	40609e <__aeabi_dmul+0x24a>
  406244:	ea95 0f0c 	teq	r5, ip
  406248:	d106      	bne.n	406258 <__aeabi_ddiv+0x1b0>
  40624a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40624e:	f43f aefd 	beq.w	40604c <__aeabi_dmul+0x1f8>
  406252:	4610      	mov	r0, r2
  406254:	4619      	mov	r1, r3
  406256:	e722      	b.n	40609e <__aeabi_dmul+0x24a>
  406258:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40625c:	bf18      	it	ne
  40625e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406262:	f47f aec5 	bne.w	405ff0 <__aeabi_dmul+0x19c>
  406266:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40626a:	f47f af0d 	bne.w	406088 <__aeabi_dmul+0x234>
  40626e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406272:	f47f aeeb 	bne.w	40604c <__aeabi_dmul+0x1f8>
  406276:	e712      	b.n	40609e <__aeabi_dmul+0x24a>

00406278 <__gedf2>:
  406278:	f04f 3cff 	mov.w	ip, #4294967295
  40627c:	e006      	b.n	40628c <__cmpdf2+0x4>
  40627e:	bf00      	nop

00406280 <__ledf2>:
  406280:	f04f 0c01 	mov.w	ip, #1
  406284:	e002      	b.n	40628c <__cmpdf2+0x4>
  406286:	bf00      	nop

00406288 <__cmpdf2>:
  406288:	f04f 0c01 	mov.w	ip, #1
  40628c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406290:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406294:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406298:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40629c:	bf18      	it	ne
  40629e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4062a2:	d01b      	beq.n	4062dc <__cmpdf2+0x54>
  4062a4:	b001      	add	sp, #4
  4062a6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4062aa:	bf0c      	ite	eq
  4062ac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4062b0:	ea91 0f03 	teqne	r1, r3
  4062b4:	bf02      	ittt	eq
  4062b6:	ea90 0f02 	teqeq	r0, r2
  4062ba:	2000      	moveq	r0, #0
  4062bc:	4770      	bxeq	lr
  4062be:	f110 0f00 	cmn.w	r0, #0
  4062c2:	ea91 0f03 	teq	r1, r3
  4062c6:	bf58      	it	pl
  4062c8:	4299      	cmppl	r1, r3
  4062ca:	bf08      	it	eq
  4062cc:	4290      	cmpeq	r0, r2
  4062ce:	bf2c      	ite	cs
  4062d0:	17d8      	asrcs	r0, r3, #31
  4062d2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4062d6:	f040 0001 	orr.w	r0, r0, #1
  4062da:	4770      	bx	lr
  4062dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4062e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062e4:	d102      	bne.n	4062ec <__cmpdf2+0x64>
  4062e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4062ea:	d107      	bne.n	4062fc <__cmpdf2+0x74>
  4062ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4062f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062f4:	d1d6      	bne.n	4062a4 <__cmpdf2+0x1c>
  4062f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4062fa:	d0d3      	beq.n	4062a4 <__cmpdf2+0x1c>
  4062fc:	f85d 0b04 	ldr.w	r0, [sp], #4
  406300:	4770      	bx	lr
  406302:	bf00      	nop

00406304 <__aeabi_cdrcmple>:
  406304:	4684      	mov	ip, r0
  406306:	4610      	mov	r0, r2
  406308:	4662      	mov	r2, ip
  40630a:	468c      	mov	ip, r1
  40630c:	4619      	mov	r1, r3
  40630e:	4663      	mov	r3, ip
  406310:	e000      	b.n	406314 <__aeabi_cdcmpeq>
  406312:	bf00      	nop

00406314 <__aeabi_cdcmpeq>:
  406314:	b501      	push	{r0, lr}
  406316:	f7ff ffb7 	bl	406288 <__cmpdf2>
  40631a:	2800      	cmp	r0, #0
  40631c:	bf48      	it	mi
  40631e:	f110 0f00 	cmnmi.w	r0, #0
  406322:	bd01      	pop	{r0, pc}

00406324 <__aeabi_dcmpeq>:
  406324:	f84d ed08 	str.w	lr, [sp, #-8]!
  406328:	f7ff fff4 	bl	406314 <__aeabi_cdcmpeq>
  40632c:	bf0c      	ite	eq
  40632e:	2001      	moveq	r0, #1
  406330:	2000      	movne	r0, #0
  406332:	f85d fb08 	ldr.w	pc, [sp], #8
  406336:	bf00      	nop

00406338 <__aeabi_dcmplt>:
  406338:	f84d ed08 	str.w	lr, [sp, #-8]!
  40633c:	f7ff ffea 	bl	406314 <__aeabi_cdcmpeq>
  406340:	bf34      	ite	cc
  406342:	2001      	movcc	r0, #1
  406344:	2000      	movcs	r0, #0
  406346:	f85d fb08 	ldr.w	pc, [sp], #8
  40634a:	bf00      	nop

0040634c <__aeabi_dcmple>:
  40634c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406350:	f7ff ffe0 	bl	406314 <__aeabi_cdcmpeq>
  406354:	bf94      	ite	ls
  406356:	2001      	movls	r0, #1
  406358:	2000      	movhi	r0, #0
  40635a:	f85d fb08 	ldr.w	pc, [sp], #8
  40635e:	bf00      	nop

00406360 <__aeabi_dcmpge>:
  406360:	f84d ed08 	str.w	lr, [sp, #-8]!
  406364:	f7ff ffce 	bl	406304 <__aeabi_cdrcmple>
  406368:	bf94      	ite	ls
  40636a:	2001      	movls	r0, #1
  40636c:	2000      	movhi	r0, #0
  40636e:	f85d fb08 	ldr.w	pc, [sp], #8
  406372:	bf00      	nop

00406374 <__aeabi_dcmpgt>:
  406374:	f84d ed08 	str.w	lr, [sp, #-8]!
  406378:	f7ff ffc4 	bl	406304 <__aeabi_cdrcmple>
  40637c:	bf34      	ite	cc
  40637e:	2001      	movcc	r0, #1
  406380:	2000      	movcs	r0, #0
  406382:	f85d fb08 	ldr.w	pc, [sp], #8
  406386:	bf00      	nop

00406388 <__aeabi_dcmpun>:
  406388:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40638c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406390:	d102      	bne.n	406398 <__aeabi_dcmpun+0x10>
  406392:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406396:	d10a      	bne.n	4063ae <__aeabi_dcmpun+0x26>
  406398:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40639c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4063a0:	d102      	bne.n	4063a8 <__aeabi_dcmpun+0x20>
  4063a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4063a6:	d102      	bne.n	4063ae <__aeabi_dcmpun+0x26>
  4063a8:	f04f 0000 	mov.w	r0, #0
  4063ac:	4770      	bx	lr
  4063ae:	f04f 0001 	mov.w	r0, #1
  4063b2:	4770      	bx	lr

004063b4 <__aeabi_d2iz>:
  4063b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4063b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4063bc:	d215      	bcs.n	4063ea <__aeabi_d2iz+0x36>
  4063be:	d511      	bpl.n	4063e4 <__aeabi_d2iz+0x30>
  4063c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4063c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4063c8:	d912      	bls.n	4063f0 <__aeabi_d2iz+0x3c>
  4063ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4063ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4063d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4063d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4063da:	fa23 f002 	lsr.w	r0, r3, r2
  4063de:	bf18      	it	ne
  4063e0:	4240      	negne	r0, r0
  4063e2:	4770      	bx	lr
  4063e4:	f04f 0000 	mov.w	r0, #0
  4063e8:	4770      	bx	lr
  4063ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4063ee:	d105      	bne.n	4063fc <__aeabi_d2iz+0x48>
  4063f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4063f4:	bf08      	it	eq
  4063f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4063fa:	4770      	bx	lr
  4063fc:	f04f 0000 	mov.w	r0, #0
  406400:	4770      	bx	lr
  406402:	bf00      	nop
  406404:	20616c4f 	.word	0x20616c4f
  406408:	65636f56 	.word	0x65636f56
  40640c:	00000000 	.word	0x00000000
  406410:	0a207325 	.word	0x0a207325
  406414:	00000000 	.word	0x00000000

00406418 <_global_impure_ptr>:
  406418:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  406428:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  406438:	46454443 00000000 33323130 37363534     CDEF....01234567
  406448:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406458:	0000296c 00000030                       l)..0...

00406460 <blanks.7208>:
  406460:	20202020 20202020 20202020 20202020                     

00406470 <zeroes.7209>:
  406470:	30303030 30303030 30303030 30303030     0000000000000000
  406480:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00406490 <__mprec_bigtens>:
  406490:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4064a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4064b0:	7f73bf3c 75154fdd                       <.s..O.u

004064b8 <__mprec_tens>:
  4064b8:	00000000 3ff00000 00000000 40240000     .......?......$@
  4064c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4064d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4064e8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4064f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406508:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406518:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406528:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406538:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406548:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406558:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406568:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406578:	79d99db4 44ea7843                       ...yCx.D

00406580 <p05.6040>:
  406580:	00000005 00000019 0000007d 00000043     ........}...C...
  406590:	49534f50 00000058 0000002e              POSIX.......

0040659c <_ctype_>:
  40659c:	20202000 20202020 28282020 20282828     .         ((((( 
  4065ac:	20202020 20202020 20202020 20202020                     
  4065bc:	10108820 10101010 10101010 10101010      ...............
  4065cc:	04040410 04040404 10040404 10101010     ................
  4065dc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4065ec:	01010101 01010101 01010101 10101010     ................
  4065fc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40660c:	02020202 02020202 02020202 10101010     ................
  40661c:	00000020 00000000 00000000 00000000      ...............
	...

004066a0 <_init>:
  4066a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4066a2:	bf00      	nop
  4066a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4066a6:	bc08      	pop	{r3}
  4066a8:	469e      	mov	lr, r3
  4066aa:	4770      	bx	lr

004066ac <__init_array_start>:
  4066ac:	004033e9 	.word	0x004033e9

004066b0 <__frame_dummy_init_array_entry>:
  4066b0:	00400165                                e.@.

004066b4 <_fini>:
  4066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4066b6:	bf00      	nop
  4066b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4066ba:	bc08      	pop	{r3}
  4066bc:	469e      	mov	lr, r3
  4066be:	4770      	bx	lr

004066c0 <__fini_array_start>:
  4066c0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__global_locale>:
20400850:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400870:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400890:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400910:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400930:	5ac9 0040 5689 0040 0000 0000 659c 0040     .Z@..V@......e@.
20400940:	6598 0040 643c 0040 643c 0040 643c 0040     .e@.<d@.<d@.<d@.
20400950:	643c 0040 643c 0040 643c 0040 643c 0040     <d@.<d@.<d@.<d@.
20400960:	643c 0040 643c 0040 ffff ffff ffff ffff     <d@.<d@.........
20400970:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400998:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
