0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_2_3/Four_bit_down_counter_with_load_enable_behavior.v,1552072196,verilog,,C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_2_3/Four_bit_down_counter_with_load_enable_behavior_tb.v,,Four_bit_down_counter_with_load_enable_behavior,,,,,,,,
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_2_3/Four_bit_down_counter_with_load_enable_behavior_tb.v,1552072196,verilog,,,,Four_bit_down_counter_with_load_enable_behavior_tb,,,,,,,,
C:/Users/Mert Akin/Documents/GITHUB/lab6-ShiftRegisters/lab6_2_3/lab6_2_3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
