==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: source ./mmul/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmul mmul 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmul/prod 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete mmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete mmul b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Analyzing design file 'mmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.523 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:6:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:15:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:15:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:14:21)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (mmul.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating bram variable 'c' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.753 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.213 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (mmul.cpp:6:12) in function 'mmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (mmul.cpp:6:12) in function 'mmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln859) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'row_col_prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'row_col_prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmul' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmul' pipeline 'row_col_prod' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.466 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.608 seconds; current allocated memory: 1.213 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmul.
INFO: [VLOG 209-307] Generating Verilog RTL for mmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 358.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 34.629 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 5 seconds. Total elapsed time: 38.906 seconds; peak allocated memory: 1.213 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: source ./mmul/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmul mmul 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmul/prod 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul b 
INFO: [HLS 200-1510] Running: set_directive_allocation -limit 72 -type operation mmul mul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Analyzing design file 'mmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.013 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:6:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:15:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::mult ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:15:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mmul(ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6], ap_fixed<16, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [6])' (mmul.cpp:14:21)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (mmul.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating bram variable 'c' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_3_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_2_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_1_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_5' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_4' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_0_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_2_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_1_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_3' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_2' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_1' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a_0_0' with compact=bit mode in 16-bits (mmul.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.033 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.213 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (mmul.cpp:6:12) in function 'mmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (mmul.cpp:6:12) in function 'mmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col_prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'row_col_prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/b_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmul/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmul' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmul' pipeline 'row_col_prod' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.685 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.99 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.622 seconds; current allocated memory: 1.213 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmul.
INFO: [VLOG 209-307] Generating Verilog RTL for mmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 358.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 30.592 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 5 seconds. Total elapsed time: 34.427 seconds; peak allocated memory: 1.213 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: source ./mmul/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmul mmul 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmul/prod 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul b 
INFO: [HLS 200-1510] Running: set_directive_allocation -limit 72 -type operation mmul mul 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 42.794 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.891 seconds; peak allocated memory: 1.213 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: source ./mmul/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmul mmul 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmul/prod 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 mmul b 
INFO: [HLS 200-1510] Running: set_directive_allocation -limit 72 -type operation mmul mul 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file mmul/solution4/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 353.141 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 357.438 seconds; peak allocated memory: 1.213 GB.
