// Seed: 418497286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  wire id_6, id_7;
  id_8(
      .id_0(id_5), .id_1(-1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    output wand id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    output wire id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    input tri1 id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  assign modCall_1.id_3 = 0;
  assign id_4 = -1 < (id_20);
  assign id_17 = 1;
  or primCall (
      id_16,
      id_21,
      id_11,
      id_19,
      id_6,
      id_1,
      id_9,
      id_23,
      id_3,
      id_20,
      id_8,
      id_12,
      id_7,
      id_15,
      id_25
  );
endmodule
