{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:54:51 2010 " "Info: Processing started: Sat Jul 17 00:54:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALU_DB\[10\] ALU_Zero 30.882 ns Longest " "Info: Longest tpd from source pin \"ALU_DB\[10\]\" to destination pin \"ALU_Zero\" is 30.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns ALU_DB\[10\] 1 PIN PIN_88 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_88; Fanout = 7; PIN Node = 'ALU_DB\[10\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DB[10] } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.277 ns) + CELL(0.590 ns) 11.342 ns Add0~2092 2 COMB LC_X38_Y20_N0 3 " "Info: 2: + IC(9.277 ns) + CELL(0.590 ns) = 11.342 ns; Loc. = LC_X38_Y20_N0; Fanout = 3; COMB Node = 'Add0~2092'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.867 ns" { ALU_DB[10] Add0~2092 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.575 ns) 13.532 ns Add0~2030COUT1 3 COMB LC_X35_Y19_N5 2 " "Info: 3: + IC(1.615 ns) + CELL(0.575 ns) = 13.532 ns; Loc. = LC_X35_Y19_N5; Fanout = 2; COMB Node = 'Add0~2030COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { Add0~2092 Add0~2030COUT1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.612 ns Add0~2028COUT1 4 COMB LC_X35_Y19_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 13.612 ns; Loc. = LC_X35_Y19_N6; Fanout = 2; COMB Node = 'Add0~2028COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~2030COUT1 Add0~2028COUT1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.692 ns Add0~2044COUT1 5 COMB LC_X35_Y19_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 13.692 ns; Loc. = LC_X35_Y19_N7; Fanout = 2; COMB Node = 'Add0~2044COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~2028COUT1 Add0~2044COUT1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.772 ns Add0~2050COUT1 6 COMB LC_X35_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 13.772 ns; Loc. = LC_X35_Y19_N8; Fanout = 2; COMB Node = 'Add0~2050COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~2044COUT1 Add0~2050COUT1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 14.030 ns Add0~2088 7 COMB LC_X35_Y19_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.258 ns) = 14.030 ns; Loc. = LC_X35_Y19_N9; Fanout = 6; COMB Node = 'Add0~2088'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Add0~2050COUT1 Add0~2088 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 14.166 ns Add0~2056 8 COMB LC_X35_Y18_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 14.166 ns; Loc. = LC_X35_Y18_N4; Fanout = 6; COMB Node = 'Add0~2056'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { Add0~2088 Add0~2056 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 14.374 ns Add0~2074 9 COMB LC_X35_Y18_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.208 ns) = 14.374 ns; Loc. = LC_X35_Y18_N9; Fanout = 6; COMB Node = 'Add0~2074'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { Add0~2056 Add0~2074 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 14.510 ns Add0~2078 10 COMB LC_X35_Y17_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.136 ns) = 14.510 ns; Loc. = LC_X35_Y17_N4; Fanout = 2; COMB Node = 'Add0~2078'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { Add0~2074 Add0~2078 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 15.131 ns Add0~2051 11 COMB LC_X35_Y17_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.621 ns) = 15.131 ns; Loc. = LC_X35_Y17_N6; Fanout = 1; COMB Node = 'Add0~2051'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~2078 Add0~2051 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 16.665 ns Mux0~175 12 COMB LC_X37_Y17_N4 1 " "Info: 12: + IC(1.092 ns) + CELL(0.442 ns) = 16.665 ns; Loc. = LC_X37_Y17_N4; Fanout = 1; COMB Node = 'Mux0~175'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { Add0~2051 Mux0~175 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.114 ns) 18.745 ns Mux0~176 13 COMB LC_X31_Y19_N7 3 " "Info: 13: + IC(1.966 ns) + CELL(0.114 ns) = 18.745 ns; Loc. = LC_X31_Y19_N7; Fanout = 3; COMB Node = 'Mux0~176'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { Mux0~175 Mux0~176 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.114 ns) 20.827 ns Equal0~288 14 COMB LC_X40_Y17_N2 1 " "Info: 14: + IC(1.968 ns) + CELL(0.114 ns) = 20.827 ns; Loc. = LC_X40_Y17_N2; Fanout = 1; COMB Node = 'Equal0~288'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { Mux0~176 Equal0~288 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.292 ns) 22.348 ns Equal0~289 15 COMB LC_X39_Y18_N2 1 " "Info: 15: + IC(1.229 ns) + CELL(0.292 ns) = 22.348 ns; Loc. = LC_X39_Y18_N2; Fanout = 1; COMB Node = 'Equal0~289'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Equal0~288 Equal0~289 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 23.369 ns Equal0~293 16 COMB LC_X39_Y18_N6 1 " "Info: 16: + IC(0.431 ns) + CELL(0.590 ns) = 23.369 ns; Loc. = LC_X39_Y18_N6; Fanout = 1; COMB Node = 'Equal0~293'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Equal0~289 Equal0~293 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 24.388 ns Equal0~294 17 COMB LC_X39_Y18_N7 1 " "Info: 17: + IC(0.429 ns) + CELL(0.590 ns) = 24.388 ns; Loc. = LC_X39_Y18_N7; Fanout = 1; COMB Node = 'Equal0~294'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Equal0~293 Equal0~294 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 24.684 ns Equal0~295 18 COMB LC_X39_Y18_N8 1 " "Info: 18: + IC(0.182 ns) + CELL(0.114 ns) = 24.684 ns; Loc. = LC_X39_Y18_N8; Fanout = 1; COMB Node = 'Equal0~295'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~294 Equal0~295 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.074 ns) + CELL(2.124 ns) 30.882 ns ALU_Zero 19 PIN PIN_127 0 " "Info: 19: + IC(4.074 ns) + CELL(2.124 ns) = 30.882 ns; Loc. = PIN_127; Fanout = 0; PIN Node = 'ALU_Zero'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { Equal0~295 ALU_Zero } "NODE_NAME" } } { "ALU.v" "" { Text "D:/编程/verilog HDL/cpu/new/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.619 ns ( 27.91 % ) " "Info: Total cell delay = 8.619 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.263 ns ( 72.09 % ) " "Info: Total interconnect delay = 22.263 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "30.882 ns" { ALU_DB[10] Add0~2092 Add0~2030COUT1 Add0~2028COUT1 Add0~2044COUT1 Add0~2050COUT1 Add0~2088 Add0~2056 Add0~2074 Add0~2078 Add0~2051 Mux0~175 Mux0~176 Equal0~288 Equal0~289 Equal0~293 Equal0~294 Equal0~295 ALU_Zero } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "30.882 ns" { ALU_DB[10] {} ALU_DB[10]~out0 {} Add0~2092 {} Add0~2030COUT1 {} Add0~2028COUT1 {} Add0~2044COUT1 {} Add0~2050COUT1 {} Add0~2088 {} Add0~2056 {} Add0~2074 {} Add0~2078 {} Add0~2051 {} Mux0~175 {} Mux0~176 {} Equal0~288 {} Equal0~289 {} Equal0~293 {} Equal0~294 {} Equal0~295 {} ALU_Zero {} } { 0.000ns 0.000ns 9.277ns 1.615ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.092ns 1.966ns 1.968ns 1.229ns 0.431ns 0.429ns 0.182ns 4.074ns } { 0.000ns 1.475ns 0.590ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.114ns 0.114ns 0.292ns 0.590ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Allocated 139 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:54:52 2010 " "Info: Processing ended: Sat Jul 17 00:54:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
