#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-debug_all' '-timescale=1ns/100fs' '-o' './sim/simv' 'code/N25Qxxx.v' 'stim/program.v' 'top/ClockGenerator.v' 'top/StimTasks.v' 'top/Testbench.v'  -static_dbgen_only -daidir=$1 2>&1
