

================================================================
== Vivado HLS Report for 'Layer1_ReadPadding'
================================================================
* Date:           Sun Jul  1 02:48:40 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  214|  214|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Padding_Before  |    9|    9|         1|          -|          -|     9|    no    |
        |- Loop_Padding_Read    |  192|  192|         2|          1|          1|   192|    yes   |
        |- Loop_Padding_After   |    9|    9|         1|          -|          -|     9|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond9_i)
	3  / (exitcond9_i)
3 --> 
	5  / (exitcond1_i)
	4  / (!exitcond1_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	6  / (!exitcond3_i)

* FSM state operations: 

 <State 1> : 7.23ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([38400 x i18]* %src_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %dst_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 19 [1/1] (3.61ns)   --->   "%src_V_offset_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %src_V_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 21 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %src_V_offset_out, i8 %src_V_offset_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %src_V_offset_read, i8 0)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i16 %tmp to i17"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %src_V_offset_read, i6 0)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i14 %tmp_s to i17" [SRC/1_keras.cpp:54]
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%tmp_51 = sub i17 %p_shl_cast, %p_shl1_cast" [SRC/1_keras.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %0" [SRC/1_keras.cpp:40]

 <State 2> : 3.61ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%col_i = phi i4 [ 0, %entry ], [ %col, %1 ]"
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%exitcond9_i = icmp eq i4 %col_i, -7" [SRC/1_keras.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%col = add i4 %col_i, 1" [SRC/1_keras.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond9_i, label %.preheader37.i.preheader, label %1" [SRC/1_keras.cpp:40]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str5) nounwind" [SRC/1_keras.cpp:40]
ST_2 : Operation 34 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_0_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 35 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_1_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 36 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_2_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 37 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_3_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 38 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_4_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 39 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_5_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 40 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_6_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 41 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_7_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 42 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_8_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 43 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_9_V_V, i18 0)" [SRC/1_keras.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [SRC/1_keras.cpp:40]
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader37.i" [SRC/1_keras.cpp:49]

 <State 3> : 4.67ns
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%col1_i = phi i8 [ %col_2, %2 ], [ 0, %.preheader37.i.preheader ]"
ST_3 : Operation 47 [1/1] (1.55ns)   --->   "%exitcond1_i = icmp eq i8 %col1_i, -64" [SRC/1_keras.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%col_2 = add i8 %col1_i, 1" [SRC/1_keras.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader.i.preheader, label %2" [SRC/1_keras.cpp:49]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %col1_i to i17" [SRC/1_keras.cpp:54]
ST_3 : Operation 51 [1/1] (2.10ns)   --->   "%tmp_52 = add i17 %tmp_51, %tmp_i_cast" [SRC/1_keras.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_61_cast = sext i17 %tmp_52 to i64" [SRC/1_keras.cpp:54]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%src_V_addr = getelementptr [38400 x i18]* %src_V, i64 0, i64 %tmp_61_cast" [SRC/1_keras.cpp:54]
ST_3 : Operation 54 [2/2] (2.56ns)   --->   "%tmp_V = load i18* %src_V_addr, align 4" [SRC/1_keras.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 38400> <RAM>

 <State 4> : 6.18ns
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str7) nounwind" [SRC/1_keras.cpp:49]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str7)" [SRC/1_keras.cpp:49]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [SRC/1_keras.cpp:50]
ST_4 : Operation 59 [1/2] (2.56ns)   --->   "%tmp_V = load i18* %src_V_addr, align 4" [SRC/1_keras.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 38400> <RAM>
ST_4 : Operation 60 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_0_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 61 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_1_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_2_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_3_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_4_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 65 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_5_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 66 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_6_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 67 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_7_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 68 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_8_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 69 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_9_V_V, i18 %tmp_V)" [SRC/1_keras.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str7, i32 %tmp_69_i)" [SRC/1_keras.cpp:56]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader37.i" [SRC/1_keras.cpp:49]

 <State 5> : 1.77ns
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader.i" [SRC/1_keras.cpp:58]

 <State 6> : 3.61ns
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%col3_i = phi i4 [ %col_3, %3 ], [ 0, %.preheader.i.preheader ]"
ST_6 : Operation 74 [1/1] (1.30ns)   --->   "%exitcond3_i = icmp eq i4 %col3_i, -7" [SRC/1_keras.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_6 : Operation 76 [1/1] (1.73ns)   --->   "%col_3 = add i4 %col3_i, 1" [SRC/1_keras.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %.exit, label %3" [SRC/1_keras.cpp:58]
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str9) nounwind" [SRC/1_keras.cpp:58]
ST_6 : Operation 79 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_0_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 80 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_1_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 81 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_2_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 82 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_3_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 83 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_4_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 84 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_5_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 85 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_6_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 86 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_7_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 87 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_8_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 88 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %dst_9_V_V, i18 0)" [SRC/1_keras.cpp:62]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader.i" [SRC/1_keras.cpp:58]
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ src_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7        (specmemcore      ) [ 0000000]
StgValue_8        (specinterface    ) [ 0000000]
StgValue_9        (specinterface    ) [ 0000000]
StgValue_10       (specinterface    ) [ 0000000]
StgValue_11       (specinterface    ) [ 0000000]
StgValue_12       (specinterface    ) [ 0000000]
StgValue_13       (specinterface    ) [ 0000000]
StgValue_14       (specinterface    ) [ 0000000]
StgValue_15       (specinterface    ) [ 0000000]
StgValue_16       (specinterface    ) [ 0000000]
StgValue_17       (specinterface    ) [ 0000000]
StgValue_18       (specinterface    ) [ 0000000]
src_V_offset_read (read             ) [ 0000000]
StgValue_20       (specinterface    ) [ 0000000]
StgValue_21       (write            ) [ 0000000]
tmp               (bitconcatenate   ) [ 0000000]
p_shl_cast        (zext             ) [ 0000000]
tmp_s             (bitconcatenate   ) [ 0000000]
p_shl1_cast       (zext             ) [ 0000000]
tmp_51            (sub              ) [ 0011100]
StgValue_27       (br               ) [ 0110000]
col_i             (phi              ) [ 0010000]
exitcond9_i       (icmp             ) [ 0011100]
StgValue_30       (speclooptripcount) [ 0000000]
col               (add              ) [ 0110000]
StgValue_32       (br               ) [ 0000000]
StgValue_33       (specloopname     ) [ 0000000]
StgValue_34       (write            ) [ 0000000]
StgValue_35       (write            ) [ 0000000]
StgValue_36       (write            ) [ 0000000]
StgValue_37       (write            ) [ 0000000]
StgValue_38       (write            ) [ 0000000]
StgValue_39       (write            ) [ 0000000]
StgValue_40       (write            ) [ 0000000]
StgValue_41       (write            ) [ 0000000]
StgValue_42       (write            ) [ 0000000]
StgValue_43       (write            ) [ 0000000]
StgValue_44       (br               ) [ 0110000]
StgValue_45       (br               ) [ 0011100]
col1_i            (phi              ) [ 0001000]
exitcond1_i       (icmp             ) [ 0001100]
col_2             (add              ) [ 0011100]
StgValue_49       (br               ) [ 0000000]
tmp_i_cast        (zext             ) [ 0000000]
tmp_52            (add              ) [ 0000000]
tmp_61_cast       (sext             ) [ 0000000]
src_V_addr        (getelementptr    ) [ 0001100]
StgValue_55       (speclooptripcount) [ 0000000]
StgValue_56       (specloopname     ) [ 0000000]
tmp_69_i          (specregionbegin  ) [ 0000000]
StgValue_58       (specpipeline     ) [ 0000000]
tmp_V             (load             ) [ 0000000]
StgValue_60       (write            ) [ 0000000]
StgValue_61       (write            ) [ 0000000]
StgValue_62       (write            ) [ 0000000]
StgValue_63       (write            ) [ 0000000]
StgValue_64       (write            ) [ 0000000]
StgValue_65       (write            ) [ 0000000]
StgValue_66       (write            ) [ 0000000]
StgValue_67       (write            ) [ 0000000]
StgValue_68       (write            ) [ 0000000]
StgValue_69       (write            ) [ 0000000]
empty             (specregionend    ) [ 0000000]
StgValue_71       (br               ) [ 0011100]
StgValue_72       (br               ) [ 0000011]
col3_i            (phi              ) [ 0000001]
exitcond3_i       (icmp             ) [ 0000001]
StgValue_75       (speclooptripcount) [ 0000000]
col_3             (add              ) [ 0000011]
StgValue_77       (br               ) [ 0000000]
StgValue_78       (specloopname     ) [ 0000000]
StgValue_79       (write            ) [ 0000000]
StgValue_80       (write            ) [ 0000000]
StgValue_81       (write            ) [ 0000000]
StgValue_82       (write            ) [ 0000000]
StgValue_83       (write            ) [ 0000000]
StgValue_84       (write            ) [ 0000000]
StgValue_85       (write            ) [ 0000000]
StgValue_86       (write            ) [ 0000000]
StgValue_87       (write            ) [ 0000000]
StgValue_88       (write            ) [ 0000000]
StgValue_89       (br               ) [ 0000011]
StgValue_90       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_0_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_1_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_2_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_3_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_4_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_5_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_6_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_7_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_8_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_9_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_V_offset_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_offset_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i18P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="src_V_offset_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_V_offset_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_21_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="0" index="2" bw="18" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 StgValue_60/4 StgValue_79/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="0" index="2" bw="18" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/2 StgValue_61/4 StgValue_80/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="0"/>
<pin id="129" dir="0" index="2" bw="18" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/2 StgValue_62/4 StgValue_81/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="0"/>
<pin id="137" dir="0" index="2" bw="18" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/2 StgValue_63/4 StgValue_82/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="18" slack="0"/>
<pin id="145" dir="0" index="2" bw="18" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/2 StgValue_64/4 StgValue_83/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="0" index="2" bw="18" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/2 StgValue_65/4 StgValue_84/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="0"/>
<pin id="161" dir="0" index="2" bw="18" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/2 StgValue_66/4 StgValue_85/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="18" slack="0"/>
<pin id="169" dir="0" index="2" bw="18" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/2 StgValue_67/4 StgValue_86/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="0"/>
<pin id="177" dir="0" index="2" bw="18" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/2 StgValue_68/4 StgValue_87/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="18" slack="0"/>
<pin id="185" dir="0" index="2" bw="18" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/2 StgValue_69/4 StgValue_88/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="src_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="17" slack="0"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="200" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="col_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="col_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="col1_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col1_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="col1_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col1_i/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="col3_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col3_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="col3_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col3_i/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl1_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_51_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="14" slack="0"/>
<pin id="272" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond9_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9_i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="col_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond1_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="col_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_i_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_52_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="2"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_61_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61_cast/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond3_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="col_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/6 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_51_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="17" slack="2"/>
<pin id="327" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="330" class="1005" name="exitcond9_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="col_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="339" class="1005" name="exitcond1_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="col_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="src_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_V_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="col_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="72" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="197" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="202"><net_src comp="197" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="204"><net_src comp="197" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="211"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="96" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="96" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="216" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="216" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="227" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="74" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="227" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="227" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="317"><net_src comp="238" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="238" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="269" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="333"><net_src comp="275" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="281" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="342"><net_src comp="287" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="293" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="351"><net_src comp="190" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="359"><net_src comp="319" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0_V_V | {2 4 6 }
	Port: dst_1_V_V | {2 4 6 }
	Port: dst_2_V_V | {2 4 6 }
	Port: dst_3_V_V | {2 4 6 }
	Port: dst_4_V_V | {2 4 6 }
	Port: dst_5_V_V | {2 4 6 }
	Port: dst_6_V_V | {2 4 6 }
	Port: dst_7_V_V | {2 4 6 }
	Port: dst_8_V_V | {2 4 6 }
	Port: dst_9_V_V | {2 4 6 }
	Port: src_V_offset_out | {1 }
 - Input state : 
	Port: Layer1_ReadPadding : src_V | {3 4 }
	Port: Layer1_ReadPadding : src_V_offset | {1 }
  - Chain level:
	State 1
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_51 : 2
	State 2
		exitcond9_i : 1
		col : 1
		StgValue_32 : 2
	State 3
		exitcond1_i : 1
		col_2 : 1
		StgValue_49 : 2
		tmp_i_cast : 1
		tmp_52 : 2
		tmp_61_cast : 3
		src_V_addr : 4
		tmp_V : 5
	State 4
		StgValue_60 : 1
		StgValue_61 : 1
		StgValue_62 : 1
		StgValue_63 : 1
		StgValue_64 : 1
		StgValue_65 : 1
		StgValue_66 : 1
		StgValue_67 : 1
		StgValue_68 : 1
		StgValue_69 : 1
		empty : 1
	State 5
	State 6
		exitcond3_i : 1
		col_3 : 1
		StgValue_77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          col_fu_281          |    0    |    13   |
|    add   |         col_2_fu_293         |    0    |    15   |
|          |         tmp_52_fu_303        |    0    |    24   |
|          |         col_3_fu_319         |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |      exitcond9_i_fu_275      |    0    |    9    |
|   icmp   |      exitcond1_i_fu_287      |    0    |    11   |
|          |      exitcond3_i_fu_313      |    0    |    9    |
|----------|------------------------------|---------|---------|
|    sub   |         tmp_51_fu_269        |    0    |    23   |
|----------|------------------------------|---------|---------|
|   read   | src_V_offset_read_read_fu_96 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   StgValue_21_write_fu_102   |    0    |    0    |
|          |       grp_write_fu_110       |    0    |    0    |
|          |       grp_write_fu_118       |    0    |    0    |
|          |       grp_write_fu_126       |    0    |    0    |
|          |       grp_write_fu_134       |    0    |    0    |
|   write  |       grp_write_fu_142       |    0    |    0    |
|          |       grp_write_fu_150       |    0    |    0    |
|          |       grp_write_fu_158       |    0    |    0    |
|          |       grp_write_fu_166       |    0    |    0    |
|          |       grp_write_fu_174       |    0    |    0    |
|          |       grp_write_fu_182       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          tmp_fu_245          |    0    |    0    |
|          |         tmp_s_fu_257         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_shl_cast_fu_253      |    0    |    0    |
|   zext   |      p_shl1_cast_fu_265      |    0    |    0    |
|          |       tmp_i_cast_fu_299      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |      tmp_61_cast_fu_308      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   117   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   col1_i_reg_223  |    8   |
|   col3_i_reg_234  |    4   |
|   col_2_reg_343   |    8   |
|   col_3_reg_356   |    4   |
|   col_i_reg_212   |    4   |
|    col_reg_334    |    4   |
|exitcond1_i_reg_339|    1   |
|exitcond9_i_reg_330|    1   |
| src_V_addr_reg_348|   16   |
|   tmp_51_reg_325  |   17   |
+-------------------+--------+
|       Total       |   67   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_110 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_118 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_126 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_134 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_142 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_150 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_158 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_166 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_174 |  p2  |   2  |  18  |   36   ||    9    |
|  grp_write_fu_182 |  p2  |   2  |  18  |   36   ||    9    |
| grp_access_fu_197 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   392  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   99   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   67   |   216  |
+-----------+--------+--------+--------+
