// Seed: 1214856270
module module_0 (
    input supply1 id_0,
    input tri id_1#(1),
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_3 = -1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    output wor id_3,
    output logic id_4,
    output tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    output logic id_10,
    input tri1 id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    input wand id_18,
    input wor id_19
);
  always_latch @(posedge -1'b0) begin : LABEL_0
    id_10 = 1;
    $unsigned(97);
    ;
    if (1) id_1 <= id_17;
    else begin : LABEL_1
      id_4 <= -1;
    end
  end
  module_0 modCall_1 (
      id_15,
      id_11,
      id_15,
      id_9,
      id_18,
      id_19,
      id_13,
      id_11
  );
  assign modCall_1.id_7 = 0;
endmodule
