#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blurx7_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blurx7_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct input_input_1_merged68_0_to_input_blurx7_16_1_merged71_48_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_1_to_input_blurx7_16_1_merged71_49_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_2_to_input_blurx7_16_1_merged71_50_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_1_to_input_blurx7_16_1_merged71_51_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_2_to_input_blurx7_16_1_merged71_52_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_3_to_input_blurx7_16_1_merged71_53_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_2_to_input_blurx7_16_1_merged71_54_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_3_to_input_blurx7_16_1_merged71_55_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_4_to_input_blurx7_16_1_merged71_56_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_3_to_input_blurx7_16_1_merged71_57_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_4_to_input_blurx7_16_1_merged71_58_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_5_to_input_blurx7_16_1_merged71_59_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_4_to_input_blurx7_16_1_merged71_60_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_5_to_input_blurx7_16_1_merged71_61_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_6_to_input_blurx7_16_1_merged71_62_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_5_to_input_blurx7_16_1_merged71_63_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_6_to_input_blurx7_16_1_merged71_64_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_7_to_input_blurx7_16_1_merged71_65_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_6_to_input_blurx7_16_1_merged71_66_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_7_to_input_blurx7_16_1_merged71_67_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_8_to_input_blurx7_16_1_merged71_68_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_7_to_input_blurx7_16_1_merged71_69_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_8_to_input_blurx7_16_1_merged71_70_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_9_to_input_blurx7_16_1_merged71_71_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_8_to_input_blurx7_16_1_merged71_72_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_9_to_input_blurx7_16_1_merged71_73_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_10_to_input_blurx7_16_1_merged71_74_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_9_to_input_blurx7_16_1_merged71_75_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_10_to_input_blurx7_16_1_merged71_76_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_11_to_input_blurx7_16_1_merged71_77_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_10_to_input_blurx7_16_1_merged71_78_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_11_to_input_blurx7_16_1_merged71_79_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_12_to_input_blurx7_16_1_merged71_80_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_11_to_input_blurx7_16_1_merged71_81_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_12_to_input_blurx7_16_1_merged71_82_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_13_to_input_blurx7_16_1_merged71_83_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_12_to_input_blurx7_16_1_merged71_84_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_13_to_input_blurx7_16_1_merged71_85_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_14_to_input_blurx7_16_1_merged71_86_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_13_to_input_blurx7_16_1_merged71_87_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_14_to_input_blurx7_16_1_merged71_88_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_15_to_input_blurx7_16_1_merged71_89_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_14_to_input_blurx7_16_1_merged71_90_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_15_to_input_blurx7_16_1_merged71_91_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_0_to_input_blurx7_16_1_merged71_92_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_15_to_input_blurx7_16_1_merged71_93_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_0_to_input_blurx7_16_1_merged71_94_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged68_1_to_input_blurx7_16_1_merged71_95_cache {
	// RAM Box: {[17, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[17 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // # of banks: 48
  input_input_1_merged68_0_to_input_blurx7_16_1_merged71_48_cache input_input_1_merged68_0_to_input_blurx7_16_1_merged71_48;
  input_input_1_merged68_1_to_input_blurx7_16_1_merged71_49_cache input_input_1_merged68_1_to_input_blurx7_16_1_merged71_49;
  input_input_1_merged68_2_to_input_blurx7_16_1_merged71_50_cache input_input_1_merged68_2_to_input_blurx7_16_1_merged71_50;
  input_input_1_merged68_1_to_input_blurx7_16_1_merged71_51_cache input_input_1_merged68_1_to_input_blurx7_16_1_merged71_51;
  input_input_1_merged68_2_to_input_blurx7_16_1_merged71_52_cache input_input_1_merged68_2_to_input_blurx7_16_1_merged71_52;
  input_input_1_merged68_3_to_input_blurx7_16_1_merged71_53_cache input_input_1_merged68_3_to_input_blurx7_16_1_merged71_53;
  input_input_1_merged68_2_to_input_blurx7_16_1_merged71_54_cache input_input_1_merged68_2_to_input_blurx7_16_1_merged71_54;
  input_input_1_merged68_3_to_input_blurx7_16_1_merged71_55_cache input_input_1_merged68_3_to_input_blurx7_16_1_merged71_55;
  input_input_1_merged68_4_to_input_blurx7_16_1_merged71_56_cache input_input_1_merged68_4_to_input_blurx7_16_1_merged71_56;
  input_input_1_merged68_3_to_input_blurx7_16_1_merged71_57_cache input_input_1_merged68_3_to_input_blurx7_16_1_merged71_57;
  input_input_1_merged68_4_to_input_blurx7_16_1_merged71_58_cache input_input_1_merged68_4_to_input_blurx7_16_1_merged71_58;
  input_input_1_merged68_5_to_input_blurx7_16_1_merged71_59_cache input_input_1_merged68_5_to_input_blurx7_16_1_merged71_59;
  input_input_1_merged68_4_to_input_blurx7_16_1_merged71_60_cache input_input_1_merged68_4_to_input_blurx7_16_1_merged71_60;
  input_input_1_merged68_5_to_input_blurx7_16_1_merged71_61_cache input_input_1_merged68_5_to_input_blurx7_16_1_merged71_61;
  input_input_1_merged68_6_to_input_blurx7_16_1_merged71_62_cache input_input_1_merged68_6_to_input_blurx7_16_1_merged71_62;
  input_input_1_merged68_5_to_input_blurx7_16_1_merged71_63_cache input_input_1_merged68_5_to_input_blurx7_16_1_merged71_63;
  input_input_1_merged68_6_to_input_blurx7_16_1_merged71_64_cache input_input_1_merged68_6_to_input_blurx7_16_1_merged71_64;
  input_input_1_merged68_7_to_input_blurx7_16_1_merged71_65_cache input_input_1_merged68_7_to_input_blurx7_16_1_merged71_65;
  input_input_1_merged68_6_to_input_blurx7_16_1_merged71_66_cache input_input_1_merged68_6_to_input_blurx7_16_1_merged71_66;
  input_input_1_merged68_7_to_input_blurx7_16_1_merged71_67_cache input_input_1_merged68_7_to_input_blurx7_16_1_merged71_67;
  input_input_1_merged68_8_to_input_blurx7_16_1_merged71_68_cache input_input_1_merged68_8_to_input_blurx7_16_1_merged71_68;
  input_input_1_merged68_7_to_input_blurx7_16_1_merged71_69_cache input_input_1_merged68_7_to_input_blurx7_16_1_merged71_69;
  input_input_1_merged68_8_to_input_blurx7_16_1_merged71_70_cache input_input_1_merged68_8_to_input_blurx7_16_1_merged71_70;
  input_input_1_merged68_9_to_input_blurx7_16_1_merged71_71_cache input_input_1_merged68_9_to_input_blurx7_16_1_merged71_71;
  input_input_1_merged68_8_to_input_blurx7_16_1_merged71_72_cache input_input_1_merged68_8_to_input_blurx7_16_1_merged71_72;
  input_input_1_merged68_9_to_input_blurx7_16_1_merged71_73_cache input_input_1_merged68_9_to_input_blurx7_16_1_merged71_73;
  input_input_1_merged68_10_to_input_blurx7_16_1_merged71_74_cache input_input_1_merged68_10_to_input_blurx7_16_1_merged71_74;
  input_input_1_merged68_9_to_input_blurx7_16_1_merged71_75_cache input_input_1_merged68_9_to_input_blurx7_16_1_merged71_75;
  input_input_1_merged68_10_to_input_blurx7_16_1_merged71_76_cache input_input_1_merged68_10_to_input_blurx7_16_1_merged71_76;
  input_input_1_merged68_11_to_input_blurx7_16_1_merged71_77_cache input_input_1_merged68_11_to_input_blurx7_16_1_merged71_77;
  input_input_1_merged68_10_to_input_blurx7_16_1_merged71_78_cache input_input_1_merged68_10_to_input_blurx7_16_1_merged71_78;
  input_input_1_merged68_11_to_input_blurx7_16_1_merged71_79_cache input_input_1_merged68_11_to_input_blurx7_16_1_merged71_79;
  input_input_1_merged68_12_to_input_blurx7_16_1_merged71_80_cache input_input_1_merged68_12_to_input_blurx7_16_1_merged71_80;
  input_input_1_merged68_11_to_input_blurx7_16_1_merged71_81_cache input_input_1_merged68_11_to_input_blurx7_16_1_merged71_81;
  input_input_1_merged68_12_to_input_blurx7_16_1_merged71_82_cache input_input_1_merged68_12_to_input_blurx7_16_1_merged71_82;
  input_input_1_merged68_13_to_input_blurx7_16_1_merged71_83_cache input_input_1_merged68_13_to_input_blurx7_16_1_merged71_83;
  input_input_1_merged68_12_to_input_blurx7_16_1_merged71_84_cache input_input_1_merged68_12_to_input_blurx7_16_1_merged71_84;
  input_input_1_merged68_13_to_input_blurx7_16_1_merged71_85_cache input_input_1_merged68_13_to_input_blurx7_16_1_merged71_85;
  input_input_1_merged68_14_to_input_blurx7_16_1_merged71_86_cache input_input_1_merged68_14_to_input_blurx7_16_1_merged71_86;
  input_input_1_merged68_13_to_input_blurx7_16_1_merged71_87_cache input_input_1_merged68_13_to_input_blurx7_16_1_merged71_87;
  input_input_1_merged68_14_to_input_blurx7_16_1_merged71_88_cache input_input_1_merged68_14_to_input_blurx7_16_1_merged71_88;
  input_input_1_merged68_15_to_input_blurx7_16_1_merged71_89_cache input_input_1_merged68_15_to_input_blurx7_16_1_merged71_89;
  input_input_1_merged68_14_to_input_blurx7_16_1_merged71_90_cache input_input_1_merged68_14_to_input_blurx7_16_1_merged71_90;
  input_input_1_merged68_15_to_input_blurx7_16_1_merged71_91_cache input_input_1_merged68_15_to_input_blurx7_16_1_merged71_91;
  input_input_1_merged68_0_to_input_blurx7_16_1_merged71_92_cache input_input_1_merged68_0_to_input_blurx7_16_1_merged71_92;
  input_input_1_merged68_15_to_input_blurx7_16_1_merged71_93_cache input_input_1_merged68_15_to_input_blurx7_16_1_merged71_93;
  input_input_1_merged68_0_to_input_blurx7_16_1_merged71_94_cache input_input_1_merged68_0_to_input_blurx7_16_1_merged71_94;
  input_input_1_merged68_1_to_input_blurx7_16_1_merged71_95_cache input_input_1_merged68_1_to_input_blurx7_16_1_merged71_95;
};



inline void input_input_1_merged68_0_write(hw_uint<16>& input_input_1_merged68_0, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_48.push(input_input_1_merged68_0);
  input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_92.push(input_input_1_merged68_0);
  input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_94.push(input_input_1_merged68_0);
}

inline void input_input_1_merged68_1_write(hw_uint<16>& input_input_1_merged68_1, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_49.push(input_input_1_merged68_1);
  input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_51.push(input_input_1_merged68_1);
  input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_95.push(input_input_1_merged68_1);
}

inline void input_input_1_merged68_10_write(hw_uint<16>& input_input_1_merged68_10, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_74.push(input_input_1_merged68_10);
  input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_76.push(input_input_1_merged68_10);
  input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_78.push(input_input_1_merged68_10);
}

inline void input_input_1_merged68_11_write(hw_uint<16>& input_input_1_merged68_11, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_77.push(input_input_1_merged68_11);
  input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_79.push(input_input_1_merged68_11);
  input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_81.push(input_input_1_merged68_11);
}

inline void input_input_1_merged68_12_write(hw_uint<16>& input_input_1_merged68_12, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_80.push(input_input_1_merged68_12);
  input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_82.push(input_input_1_merged68_12);
  input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_84.push(input_input_1_merged68_12);
}

inline void input_input_1_merged68_13_write(hw_uint<16>& input_input_1_merged68_13, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_83.push(input_input_1_merged68_13);
  input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_85.push(input_input_1_merged68_13);
  input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_87.push(input_input_1_merged68_13);
}

inline void input_input_1_merged68_14_write(hw_uint<16>& input_input_1_merged68_14, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_86.push(input_input_1_merged68_14);
  input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_88.push(input_input_1_merged68_14);
  input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_90.push(input_input_1_merged68_14);
}

inline void input_input_1_merged68_15_write(hw_uint<16>& input_input_1_merged68_15, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_89.push(input_input_1_merged68_15);
  input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_91.push(input_input_1_merged68_15);
  input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_93.push(input_input_1_merged68_15);
}

inline void input_input_1_merged68_2_write(hw_uint<16>& input_input_1_merged68_2, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_50.push(input_input_1_merged68_2);
  input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_52.push(input_input_1_merged68_2);
  input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_54.push(input_input_1_merged68_2);
}

inline void input_input_1_merged68_3_write(hw_uint<16>& input_input_1_merged68_3, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_53.push(input_input_1_merged68_3);
  input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_55.push(input_input_1_merged68_3);
  input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_57.push(input_input_1_merged68_3);
}

inline void input_input_1_merged68_4_write(hw_uint<16>& input_input_1_merged68_4, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_56.push(input_input_1_merged68_4);
  input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_58.push(input_input_1_merged68_4);
  input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_60.push(input_input_1_merged68_4);
}

inline void input_input_1_merged68_5_write(hw_uint<16>& input_input_1_merged68_5, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_59.push(input_input_1_merged68_5);
  input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_61.push(input_input_1_merged68_5);
  input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_63.push(input_input_1_merged68_5);
}

inline void input_input_1_merged68_6_write(hw_uint<16>& input_input_1_merged68_6, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_62.push(input_input_1_merged68_6);
  input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_64.push(input_input_1_merged68_6);
  input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_66.push(input_input_1_merged68_6);
}

inline void input_input_1_merged68_7_write(hw_uint<16>& input_input_1_merged68_7, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_65.push(input_input_1_merged68_7);
  input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_67.push(input_input_1_merged68_7);
  input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_69.push(input_input_1_merged68_7);
}

inline void input_input_1_merged68_8_write(hw_uint<16>& input_input_1_merged68_8, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_68.push(input_input_1_merged68_8);
  input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_70.push(input_input_1_merged68_8);
  input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_72.push(input_input_1_merged68_8);
}

inline void input_input_1_merged68_9_write(hw_uint<16>& input_input_1_merged68_9, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_71.push(input_input_1_merged68_9);
  input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_73.push(input_input_1_merged68_9);
  input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_75.push(input_input_1_merged68_9);
}

inline hw_uint<16> input_blurx7_16_1_merged71_48_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_48 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_0 = input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_48.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_0;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_49_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_49 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_1 = input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_49.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_1;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_50_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_50 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_2 = input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_50.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_2;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_51_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_51 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_1 = input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_51.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_1;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_52_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_52 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_2 = input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_52.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_2;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_53_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_53 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_3 = input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_53.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_3;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_54_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_54 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_2 = input.input_input_1_merged68_2_to_input_blurx7_16_1_merged71_54.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_2;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_55_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_55 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_3 = input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_55.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_3;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_56_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_56 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_4 = input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_56.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_4;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_57_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_57 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_3 = input.input_input_1_merged68_3_to_input_blurx7_16_1_merged71_57.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_3;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_58_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_58 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_4 = input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_58.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_4;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_59_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_59 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_5 = input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_59.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_5;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_60_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_60 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_4 = input.input_input_1_merged68_4_to_input_blurx7_16_1_merged71_60.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_4;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_61_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_61 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_5 = input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_61.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_5;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_62_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_62 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_6 = input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_62.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_6;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_63_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_63 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_5 = input.input_input_1_merged68_5_to_input_blurx7_16_1_merged71_63.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_5;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_64_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_64 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_6 = input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_64.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_6;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_65_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_65 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_7 = input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_65.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_7;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_66_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_66 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_6 = input.input_input_1_merged68_6_to_input_blurx7_16_1_merged71_66.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_6;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_67_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_67 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_7 = input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_67.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_7;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_68_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_68 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_8 = input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_68.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_8;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_69_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_69 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_7 = input.input_input_1_merged68_7_to_input_blurx7_16_1_merged71_69.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_7;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_70_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_70 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_8 = input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_70.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_8;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_71_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_71 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_9 = input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_71.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_9;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_72_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_72 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_8 = input.input_input_1_merged68_8_to_input_blurx7_16_1_merged71_72.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_8;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_73_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_73 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_9 = input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_73.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_9;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_74_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_74 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_10 = input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_74.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_10;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_75_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_75 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_9 = input.input_input_1_merged68_9_to_input_blurx7_16_1_merged71_75.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_9;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_76_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_76 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_10 = input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_76.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_10;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_77_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_77 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_11 = input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_77.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_11;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_78_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_78 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_10 = input.input_input_1_merged68_10_to_input_blurx7_16_1_merged71_78.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_10;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_79_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_79 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_11 = input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_79.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_11;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_80_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_80 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_12 = input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_80.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_12;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_81_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_81 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_11 = input.input_input_1_merged68_11_to_input_blurx7_16_1_merged71_81.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_11;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_82_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_82 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_12 = input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_82.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_12;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_83_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_83 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_13 = input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_83.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_13;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_84_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_84 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_12 = input.input_input_1_merged68_12_to_input_blurx7_16_1_merged71_84.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_12;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_85_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_85 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_13 = input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_85.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_13;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_86_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_86 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_14 = input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_86.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_14;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_87_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_87 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_13 = input.input_input_1_merged68_13_to_input_blurx7_16_1_merged71_87.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_13;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_88_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_88 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_14 = input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_88.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_14;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_89_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_89 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_15 = input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_89.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_15;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_90_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_90 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_14 = input.input_input_1_merged68_14_to_input_blurx7_16_1_merged71_90.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_14;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_91_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_91 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_15 = input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_91.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_15;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_92_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_92 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_0 = input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_92.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged68_0;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_93_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_93 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_15 = input.input_input_1_merged68_15_to_input_blurx7_16_1_merged71_93.peek(/* one reader or all rams */ 1);
  return value_input_input_1_merged68_15;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_94_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_94 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_0 = input.input_input_1_merged68_0_to_input_blurx7_16_1_merged71_94.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged68_0;
  return 0;
}

inline hw_uint<16> input_blurx7_16_1_merged71_95_select(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx7_16_1_merged71_95 read pattern: { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> input[17 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged68_1 = input.input_input_1_merged68_1_to_input_blurx7_16_1_merged71_95.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged68_1;
  return 0;
}

// # of bundles = 2
// blurx7_16_1_merged71_read
//	input_blurx7_16_1_merged71_48
//	input_blurx7_16_1_merged71_49
//	input_blurx7_16_1_merged71_50
//	input_blurx7_16_1_merged71_51
//	input_blurx7_16_1_merged71_52
//	input_blurx7_16_1_merged71_53
//	input_blurx7_16_1_merged71_54
//	input_blurx7_16_1_merged71_55
//	input_blurx7_16_1_merged71_56
//	input_blurx7_16_1_merged71_57
//	input_blurx7_16_1_merged71_58
//	input_blurx7_16_1_merged71_59
//	input_blurx7_16_1_merged71_60
//	input_blurx7_16_1_merged71_61
//	input_blurx7_16_1_merged71_62
//	input_blurx7_16_1_merged71_63
//	input_blurx7_16_1_merged71_64
//	input_blurx7_16_1_merged71_65
//	input_blurx7_16_1_merged71_66
//	input_blurx7_16_1_merged71_67
//	input_blurx7_16_1_merged71_68
//	input_blurx7_16_1_merged71_69
//	input_blurx7_16_1_merged71_70
//	input_blurx7_16_1_merged71_71
//	input_blurx7_16_1_merged71_72
//	input_blurx7_16_1_merged71_73
//	input_blurx7_16_1_merged71_74
//	input_blurx7_16_1_merged71_75
//	input_blurx7_16_1_merged71_76
//	input_blurx7_16_1_merged71_77
//	input_blurx7_16_1_merged71_78
//	input_blurx7_16_1_merged71_79
//	input_blurx7_16_1_merged71_80
//	input_blurx7_16_1_merged71_81
//	input_blurx7_16_1_merged71_82
//	input_blurx7_16_1_merged71_83
//	input_blurx7_16_1_merged71_84
//	input_blurx7_16_1_merged71_85
//	input_blurx7_16_1_merged71_86
//	input_blurx7_16_1_merged71_87
//	input_blurx7_16_1_merged71_88
//	input_blurx7_16_1_merged71_89
//	input_blurx7_16_1_merged71_90
//	input_blurx7_16_1_merged71_91
//	input_blurx7_16_1_merged71_92
//	input_blurx7_16_1_merged71_93
//	input_blurx7_16_1_merged71_94
//	input_blurx7_16_1_merged71_95
inline hw_uint<768> input_blurx7_16_1_merged71_read_bundle_read(input_cache& input, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
  // # of ports in bundle: 48
    // input_blurx7_16_1_merged71_48
    // input_blurx7_16_1_merged71_49
    // input_blurx7_16_1_merged71_50
    // input_blurx7_16_1_merged71_51
    // input_blurx7_16_1_merged71_52
    // input_blurx7_16_1_merged71_53
    // input_blurx7_16_1_merged71_54
    // input_blurx7_16_1_merged71_55
    // input_blurx7_16_1_merged71_56
    // input_blurx7_16_1_merged71_57
    // input_blurx7_16_1_merged71_58
    // input_blurx7_16_1_merged71_59
    // input_blurx7_16_1_merged71_60
    // input_blurx7_16_1_merged71_61
    // input_blurx7_16_1_merged71_62
    // input_blurx7_16_1_merged71_63
    // input_blurx7_16_1_merged71_64
    // input_blurx7_16_1_merged71_65
    // input_blurx7_16_1_merged71_66
    // input_blurx7_16_1_merged71_67
    // input_blurx7_16_1_merged71_68
    // input_blurx7_16_1_merged71_69
    // input_blurx7_16_1_merged71_70
    // input_blurx7_16_1_merged71_71
    // input_blurx7_16_1_merged71_72
    // input_blurx7_16_1_merged71_73
    // input_blurx7_16_1_merged71_74
    // input_blurx7_16_1_merged71_75
    // input_blurx7_16_1_merged71_76
    // input_blurx7_16_1_merged71_77
    // input_blurx7_16_1_merged71_78
    // input_blurx7_16_1_merged71_79
    // input_blurx7_16_1_merged71_80
    // input_blurx7_16_1_merged71_81
    // input_blurx7_16_1_merged71_82
    // input_blurx7_16_1_merged71_83
    // input_blurx7_16_1_merged71_84
    // input_blurx7_16_1_merged71_85
    // input_blurx7_16_1_merged71_86
    // input_blurx7_16_1_merged71_87
    // input_blurx7_16_1_merged71_88
    // input_blurx7_16_1_merged71_89
    // input_blurx7_16_1_merged71_90
    // input_blurx7_16_1_merged71_91
    // input_blurx7_16_1_merged71_92
    // input_blurx7_16_1_merged71_93
    // input_blurx7_16_1_merged71_94
    // input_blurx7_16_1_merged71_95

	hw_uint<768> result;
	hw_uint<16> input_blurx7_16_1_merged71_48_res = input_blurx7_16_1_merged71_48_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<0, 768>(result, input_blurx7_16_1_merged71_48_res);
	hw_uint<16> input_blurx7_16_1_merged71_49_res = input_blurx7_16_1_merged71_49_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<16, 768>(result, input_blurx7_16_1_merged71_49_res);
	hw_uint<16> input_blurx7_16_1_merged71_50_res = input_blurx7_16_1_merged71_50_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<32, 768>(result, input_blurx7_16_1_merged71_50_res);
	hw_uint<16> input_blurx7_16_1_merged71_51_res = input_blurx7_16_1_merged71_51_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<48, 768>(result, input_blurx7_16_1_merged71_51_res);
	hw_uint<16> input_blurx7_16_1_merged71_52_res = input_blurx7_16_1_merged71_52_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<64, 768>(result, input_blurx7_16_1_merged71_52_res);
	hw_uint<16> input_blurx7_16_1_merged71_53_res = input_blurx7_16_1_merged71_53_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<80, 768>(result, input_blurx7_16_1_merged71_53_res);
	hw_uint<16> input_blurx7_16_1_merged71_54_res = input_blurx7_16_1_merged71_54_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<96, 768>(result, input_blurx7_16_1_merged71_54_res);
	hw_uint<16> input_blurx7_16_1_merged71_55_res = input_blurx7_16_1_merged71_55_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<112, 768>(result, input_blurx7_16_1_merged71_55_res);
	hw_uint<16> input_blurx7_16_1_merged71_56_res = input_blurx7_16_1_merged71_56_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<128, 768>(result, input_blurx7_16_1_merged71_56_res);
	hw_uint<16> input_blurx7_16_1_merged71_57_res = input_blurx7_16_1_merged71_57_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<144, 768>(result, input_blurx7_16_1_merged71_57_res);
	hw_uint<16> input_blurx7_16_1_merged71_58_res = input_blurx7_16_1_merged71_58_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<160, 768>(result, input_blurx7_16_1_merged71_58_res);
	hw_uint<16> input_blurx7_16_1_merged71_59_res = input_blurx7_16_1_merged71_59_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<176, 768>(result, input_blurx7_16_1_merged71_59_res);
	hw_uint<16> input_blurx7_16_1_merged71_60_res = input_blurx7_16_1_merged71_60_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<192, 768>(result, input_blurx7_16_1_merged71_60_res);
	hw_uint<16> input_blurx7_16_1_merged71_61_res = input_blurx7_16_1_merged71_61_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<208, 768>(result, input_blurx7_16_1_merged71_61_res);
	hw_uint<16> input_blurx7_16_1_merged71_62_res = input_blurx7_16_1_merged71_62_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<224, 768>(result, input_blurx7_16_1_merged71_62_res);
	hw_uint<16> input_blurx7_16_1_merged71_63_res = input_blurx7_16_1_merged71_63_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<240, 768>(result, input_blurx7_16_1_merged71_63_res);
	hw_uint<16> input_blurx7_16_1_merged71_64_res = input_blurx7_16_1_merged71_64_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<256, 768>(result, input_blurx7_16_1_merged71_64_res);
	hw_uint<16> input_blurx7_16_1_merged71_65_res = input_blurx7_16_1_merged71_65_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<272, 768>(result, input_blurx7_16_1_merged71_65_res);
	hw_uint<16> input_blurx7_16_1_merged71_66_res = input_blurx7_16_1_merged71_66_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<288, 768>(result, input_blurx7_16_1_merged71_66_res);
	hw_uint<16> input_blurx7_16_1_merged71_67_res = input_blurx7_16_1_merged71_67_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<304, 768>(result, input_blurx7_16_1_merged71_67_res);
	hw_uint<16> input_blurx7_16_1_merged71_68_res = input_blurx7_16_1_merged71_68_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<320, 768>(result, input_blurx7_16_1_merged71_68_res);
	hw_uint<16> input_blurx7_16_1_merged71_69_res = input_blurx7_16_1_merged71_69_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<336, 768>(result, input_blurx7_16_1_merged71_69_res);
	hw_uint<16> input_blurx7_16_1_merged71_70_res = input_blurx7_16_1_merged71_70_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<352, 768>(result, input_blurx7_16_1_merged71_70_res);
	hw_uint<16> input_blurx7_16_1_merged71_71_res = input_blurx7_16_1_merged71_71_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<368, 768>(result, input_blurx7_16_1_merged71_71_res);
	hw_uint<16> input_blurx7_16_1_merged71_72_res = input_blurx7_16_1_merged71_72_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<384, 768>(result, input_blurx7_16_1_merged71_72_res);
	hw_uint<16> input_blurx7_16_1_merged71_73_res = input_blurx7_16_1_merged71_73_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<400, 768>(result, input_blurx7_16_1_merged71_73_res);
	hw_uint<16> input_blurx7_16_1_merged71_74_res = input_blurx7_16_1_merged71_74_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<416, 768>(result, input_blurx7_16_1_merged71_74_res);
	hw_uint<16> input_blurx7_16_1_merged71_75_res = input_blurx7_16_1_merged71_75_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<432, 768>(result, input_blurx7_16_1_merged71_75_res);
	hw_uint<16> input_blurx7_16_1_merged71_76_res = input_blurx7_16_1_merged71_76_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<448, 768>(result, input_blurx7_16_1_merged71_76_res);
	hw_uint<16> input_blurx7_16_1_merged71_77_res = input_blurx7_16_1_merged71_77_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<464, 768>(result, input_blurx7_16_1_merged71_77_res);
	hw_uint<16> input_blurx7_16_1_merged71_78_res = input_blurx7_16_1_merged71_78_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<480, 768>(result, input_blurx7_16_1_merged71_78_res);
	hw_uint<16> input_blurx7_16_1_merged71_79_res = input_blurx7_16_1_merged71_79_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<496, 768>(result, input_blurx7_16_1_merged71_79_res);
	hw_uint<16> input_blurx7_16_1_merged71_80_res = input_blurx7_16_1_merged71_80_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<512, 768>(result, input_blurx7_16_1_merged71_80_res);
	hw_uint<16> input_blurx7_16_1_merged71_81_res = input_blurx7_16_1_merged71_81_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<528, 768>(result, input_blurx7_16_1_merged71_81_res);
	hw_uint<16> input_blurx7_16_1_merged71_82_res = input_blurx7_16_1_merged71_82_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<544, 768>(result, input_blurx7_16_1_merged71_82_res);
	hw_uint<16> input_blurx7_16_1_merged71_83_res = input_blurx7_16_1_merged71_83_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<560, 768>(result, input_blurx7_16_1_merged71_83_res);
	hw_uint<16> input_blurx7_16_1_merged71_84_res = input_blurx7_16_1_merged71_84_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<576, 768>(result, input_blurx7_16_1_merged71_84_res);
	hw_uint<16> input_blurx7_16_1_merged71_85_res = input_blurx7_16_1_merged71_85_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<592, 768>(result, input_blurx7_16_1_merged71_85_res);
	hw_uint<16> input_blurx7_16_1_merged71_86_res = input_blurx7_16_1_merged71_86_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<608, 768>(result, input_blurx7_16_1_merged71_86_res);
	hw_uint<16> input_blurx7_16_1_merged71_87_res = input_blurx7_16_1_merged71_87_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<624, 768>(result, input_blurx7_16_1_merged71_87_res);
	hw_uint<16> input_blurx7_16_1_merged71_88_res = input_blurx7_16_1_merged71_88_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<640, 768>(result, input_blurx7_16_1_merged71_88_res);
	hw_uint<16> input_blurx7_16_1_merged71_89_res = input_blurx7_16_1_merged71_89_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<656, 768>(result, input_blurx7_16_1_merged71_89_res);
	hw_uint<16> input_blurx7_16_1_merged71_90_res = input_blurx7_16_1_merged71_90_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<672, 768>(result, input_blurx7_16_1_merged71_90_res);
	hw_uint<16> input_blurx7_16_1_merged71_91_res = input_blurx7_16_1_merged71_91_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<688, 768>(result, input_blurx7_16_1_merged71_91_res);
	hw_uint<16> input_blurx7_16_1_merged71_92_res = input_blurx7_16_1_merged71_92_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<704, 768>(result, input_blurx7_16_1_merged71_92_res);
	hw_uint<16> input_blurx7_16_1_merged71_93_res = input_blurx7_16_1_merged71_93_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<720, 768>(result, input_blurx7_16_1_merged71_93_res);
	hw_uint<16> input_blurx7_16_1_merged71_94_res = input_blurx7_16_1_merged71_94_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<736, 768>(result, input_blurx7_16_1_merged71_94_res);
	hw_uint<16> input_blurx7_16_1_merged71_95_res = input_blurx7_16_1_merged71_95_select(input, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<752, 768>(result, input_blurx7_16_1_merged71_95_res);
	return result;
}

// input_1_merged68_write
//	input_input_1_merged68_0
//	input_input_1_merged68_1
//	input_input_1_merged68_2
//	input_input_1_merged68_3
//	input_input_1_merged68_4
//	input_input_1_merged68_5
//	input_input_1_merged68_6
//	input_input_1_merged68_7
//	input_input_1_merged68_8
//	input_input_1_merged68_9
//	input_input_1_merged68_10
//	input_input_1_merged68_11
//	input_input_1_merged68_12
//	input_input_1_merged68_13
//	input_input_1_merged68_14
//	input_input_1_merged68_15
inline void input_input_1_merged68_write_bundle_write(hw_uint<256>& input_1_merged68_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged68_0_res = input_1_merged68_write.extract<0, 15>();
	input_input_1_merged68_0_write(input_input_1_merged68_0_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_1_res = input_1_merged68_write.extract<16, 31>();
	input_input_1_merged68_1_write(input_input_1_merged68_1_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_2_res = input_1_merged68_write.extract<32, 47>();
	input_input_1_merged68_2_write(input_input_1_merged68_2_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_3_res = input_1_merged68_write.extract<48, 63>();
	input_input_1_merged68_3_write(input_input_1_merged68_3_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_4_res = input_1_merged68_write.extract<64, 79>();
	input_input_1_merged68_4_write(input_input_1_merged68_4_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_5_res = input_1_merged68_write.extract<80, 95>();
	input_input_1_merged68_5_write(input_input_1_merged68_5_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_6_res = input_1_merged68_write.extract<96, 111>();
	input_input_1_merged68_6_write(input_input_1_merged68_6_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_7_res = input_1_merged68_write.extract<112, 127>();
	input_input_1_merged68_7_write(input_input_1_merged68_7_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_8_res = input_1_merged68_write.extract<128, 143>();
	input_input_1_merged68_8_write(input_input_1_merged68_8_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_9_res = input_1_merged68_write.extract<144, 159>();
	input_input_1_merged68_9_write(input_input_1_merged68_9_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_10_res = input_1_merged68_write.extract<160, 175>();
	input_input_1_merged68_10_write(input_input_1_merged68_10_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_11_res = input_1_merged68_write.extract<176, 191>();
	input_input_1_merged68_11_write(input_input_1_merged68_11_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_12_res = input_1_merged68_write.extract<192, 207>();
	input_input_1_merged68_12_write(input_input_1_merged68_12_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_13_res = input_1_merged68_write.extract<208, 223>();
	input_input_1_merged68_13_write(input_input_1_merged68_13_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_14_res = input_1_merged68_write.extract<224, 239>();
	input_input_1_merged68_14_write(input_input_1_merged68_14_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged68_15_res = input_1_merged68_write.extract<240, 255>();
	input_input_1_merged68_15_write(input_input_1_merged68_15_res, input, root, input_0, input_1, dynamic_address);
}

// Total re-use buffer capacity: 720 bits


// Operation logic
inline void input_1_merged68(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int root, int input_0, int input_1) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu66(input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged68_write_bundle_write(/* arg names */compute_result, input, root, input_0, input_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx7_16_1_merged71(input_cache& input, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx7_16, int root, int blurx7_16_0, int blurx7_16_1) {
  // Dynamic address computation

	// Consume: input
	auto input_1_m__lp_16_m_blurx7_16_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_16_0__p__0_p_0_value = input_blurx7_16_1_merged71_read_bundle_read(input/* source_delay */, root, blurx7_16_0, blurx7_16_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx7_16_1_cu69(input_1_m__lp_16_m_blurx7_16_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_16_0__p__0_p_0_value);
	// Produce: blurx7_16
	blurx7_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void blurx7_16_opt(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx7_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blurx7_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
//   { blurx7_16_1_merged71[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for blurx7_16_1_merged71(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_1_merged68[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for input_1_merged68(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and i2 <= 120 and 0 <= i3 <= 1 and i3 <= i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged68(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx7_16_1_merged71(input /* buf name */, blurx7_16, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blurx7_16_opt_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx7_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blurx7_16_opt(input_arg, blurx7_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged71[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
const int blurx7_16_1_merged71_write_pipe0_num_transfers = 129600;
  // { input_1_merged68[root = 0, input_0, input_1] -> input_arg[15 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[14 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[13 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[12 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[11 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[10 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[9 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[8 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[7 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[6 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[5 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[4 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[3 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[2 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[1 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged68[root = 0, input_0, input_1] -> input_arg[16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120 }
const int input_1_merged68_read_pipe0_num_transfers = 130680;


extern "C" {

void blurx7_16_opt_accel(hw_uint<256>* input_1_merged68_read_pipe0, hw_uint<256>* blurx7_16_1_merged71_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged68_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blurx7_16_1_merged71_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged68_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blurx7_16_1_merged71_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_1_merged68_read_pipe0_channel;
  static HWStream<hw_uint<256> > blurx7_16_1_merged71_write_pipe0_channel;

  burst_read<256>(input_1_merged68_read_pipe0, input_1_merged68_read_pipe0_channel, input_1_merged68_read_pipe0_num_transfers*size);

  blurx7_16_opt_wrapper(input_1_merged68_read_pipe0_channel, blurx7_16_1_merged71_write_pipe0_channel, size);

  burst_write<256>(blurx7_16_1_merged71_write_pipe0, blurx7_16_1_merged71_write_pipe0_channel, blurx7_16_1_merged71_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blurx7_16_opt_rdai(HWStream<hw_uint<256> >& input_1_merged68_read_pipe0, HWStream<hw_uint<256> >&  blurx7_16_1_merged71_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged68_read_pipe0
#pragma HLS INTERFACE axis register port = blurx7_16_1_merged71_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blurx7_16_opt(input_1_merged68_read_pipe0, blurx7_16_1_merged71_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

