<stg><name>mandelbrot</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="28">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="1" to="3">
<condition id="27">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="32">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="5">
<condition id="31">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="6" to="7">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="6">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(float %re) nounwind, !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float %im) nounwind, !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %outp) nounwind, !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mandelbrot_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4  %im_read = call float @_ssdm_op_Read.ap_auto.float(float %im) nounwind

]]></Node>
<StgValue><ssdm name="im_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5  %re_read = call float @_ssdm_op_Read.ap_auto.float(float %re) nounwind

]]></Node>
<StgValue><ssdm name="re_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:6  %pf_assign = fpext float %re_read to double

]]></Node>
<StgValue><ssdm name="pf_assign"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:7  %p_Val2_s = bitcast double %pf_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="63" op_0_bw="64">
<![CDATA[
codeRepl:8  %tmp_4 = trunc i64 %p_Val2_s to i63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
codeRepl:9  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:10  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="11">
<![CDATA[
codeRepl:11  %tmp_2 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="52" op_0_bw="64">
<![CDATA[
codeRepl:12  %tmp_11 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
codeRepl:13  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="54" op_0_bw="53">
<![CDATA[
codeRepl:14  %man_V = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
codeRepl:15  %man_V_1 = sub i54 0, %man_V

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
codeRepl:16  %man_V_4 = select i1 %isneg, i54 %man_V_1, i54 %man_V

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
codeRepl:17  %tmp_7 = icmp eq i63 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:18  br i1 %tmp_7, label %ap_fixed_base.exit210, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:0  %F2 = sub i12 1075, %tmp_2

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:1  %tmp_9 = icmp sgt i12 %F2, 28

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:2  %tmp_s = add i12 -28, %F2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:3  %tmp_1 = sub i12 28, %F2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:4  %sh_amt = select i1 %tmp_9, i12 %tmp_s, i12 %tmp_1

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:6  %tmp_3 = icmp eq i12 %F2, 28

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:7  %tmp_24 = trunc i54 %man_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:8  %tmp_5 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_26 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:10  %icmp = icmp eq i7 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:12  %tmp_6 = ashr i54 %man_V_4, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:13  %tmp_29 = trunc i54 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %p_Val2_0_i_i_i1 = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_Val2_0_i_i_i1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %p_Val2_4 = select i1 %tmp_5, i32 %tmp_29, i32 %p_Val2_0_i_i_i1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %tmp_12 = icmp sgt i12 %tmp_s, 54

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_13 = add i12 -29, %F2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:19  %tmp_17_cast = sext i12 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_4, i32 %tmp_17_cast)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:21  %qb = select i1 %tmp_12, i1 %isneg, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:22  %tmp_14 = zext i1 %qb to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %p_Val2_5 = add nsw i32 %tmp_14, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %sel_tmp6 = icmp slt i12 %F2, 28

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %tmp_15 = icmp sgt i12 %F2, 27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_10 = shl i32 %tmp_24, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %sel_tmp = select i1 %tmp_3, i32 %tmp_24, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %sel_tmp1 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %sel_tmp2 = and i1 %tmp_9, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %sel_tmp3 = select i1 %sel_tmp2, i32 %p_Val2_5, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %sel_tmp7 = and i1 %sel_tmp6, %icmp

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %p_s = select i1 %sel_tmp7, i32 %tmp_10, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %tmp_4_mux = select i1 %tmp_3, i32 %tmp_24, i32 %p_Val2_5

]]></Node>
<StgValue><ssdm name="tmp_4_mux"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:33  br i1 %tmp_15, label %ap_fixed_base.exit210, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_15_s = select i1 %icmp, i32 %tmp_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15_s"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:0  %p_Val2_2 = phi i32 [ %p_s, %_ifconv ], [ %p_s, %0 ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:1  %p_1 = phi i32 [ %tmp_4_mux, %_ifconv ], [ %tmp_15_s, %0 ], [ 0, %codeRepl ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit210:2  store i32 %p_1, i32* @z_re_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit210:3  %pf_assign_3 = fpext float %im_read to double

]]></Node>
<StgValue><ssdm name="pf_assign_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:4  %p_Val2_23 = bitcast double %pf_assign_3 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:5  %tmp_44 = trunc i64 %p_Val2_23 to i63

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit210:6  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_23, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit210:7  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit210:8  %tmp_16 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit210:9  %tmp_46 = trunc i64 %p_Val2_23 to i52

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
ap_fixed_base.exit210:10  %tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="53">
<![CDATA[
ap_fixed_base.exit210:11  %man_V_10 = zext i53 %tmp_17 to i54

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
ap_fixed_base.exit210:12  %man_V_6 = sub i54 0, %man_V_10

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
ap_fixed_base.exit210:13  %man_V_11 = select i1 %isneg_1, i54 %man_V_6, i54 %man_V_10

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ap_fixed_base.exit210:14  %tmp_18 = icmp eq i63 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit210:15  br i1 %tmp_18, label %ap_fixed_base.exit, label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:0  %F2_1 = sub i12 1075, %tmp_16

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:1  %tmp_19 = icmp sgt i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:2  %tmp_20 = add i12 -28, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:3  %tmp_21 = sub i12 28, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv9:4  %sh_amt_1 = select i1 %tmp_19, i12 %tmp_20, i12 %tmp_21

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="12">
<![CDATA[
_ifconv9:5  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:6  %tmp_22 = icmp eq i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="54">
<![CDATA[
_ifconv9:7  %tmp_47 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:8  %tmp_23 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv9:9  %tmp_48 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv9:10  %icmp5 = icmp eq i7 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="32">
<![CDATA[
_ifconv9:11  %tmp_25 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv9:12  %tmp_27 = ashr i54 %man_V_11, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="54">
<![CDATA[
_ifconv9:13  %tmp_49 = trunc i54 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:14  %p_Val2_0_i_i_i5 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_Val2_0_i_i_i5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:16  %p_Val2_3 = select i1 %tmp_23, i32 %tmp_49, i32 %p_Val2_0_i_i_i5

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:17  %tmp_30 = icmp sgt i12 %tmp_20, 54

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:18  %tmp_31 = add i12 -29, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="12">
<![CDATA[
_ifconv9:19  %tmp_52_cast = sext i12 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv9:20  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_11, i32 %tmp_52_cast)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv9:21  %qb_1 = select i1 %tmp_30, i1 %isneg_1, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1">
<![CDATA[
_ifconv9:22  %tmp_32 = zext i1 %qb_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv9:23  %p_Val2_6 = add nsw i32 %tmp_32, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:28  %sel_tmp10 = icmp slt i12 %F2_1, 28

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv9:31  %tmp_33 = icmp sgt i12 %F2_1, 27

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv9:15  %tmp_28 = shl i32 %tmp_47, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:24  %sel_tmp4 = select i1 %tmp_22, i32 %tmp_47, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:25  %sel_tmp5 = xor i1 %tmp_22, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:26  %sel_tmp8 = and i1 %tmp_19, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:27  %sel_tmp9 = select i1 %sel_tmp8, i32 %p_Val2_6, i32 %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv9:29  %sel_tmp11 = and i1 %sel_tmp10, %icmp5

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:30  %p_2 = select i1 %sel_tmp11, i32 %tmp_28, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:32  %tmp_43_mux = select i1 %tmp_22, i32 %tmp_47, i32 %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_43_mux"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:33  br i1 %tmp_33, label %ap_fixed_base.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_50_s = select i1 %icmp5, i32 %tmp_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:0  %p_Val2_8 = phi i32 [ %p_2, %_ifconv9 ], [ %p_2, %1 ], [ 0, %ap_fixed_base.exit210 ]

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:1  %p_3 = phi i32 [ %tmp_43_mux, %_ifconv9 ], [ %tmp_50_s, %1 ], [ 0, %ap_fixed_base.exit210 ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:2  store i32 %p_3, i32* @z_im_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
ap_fixed_base.exit:3  %tmp_34 = call i60 @_ssdm_op_BitConcatenate.i60.i32.i28(i32 %p_Val2_8, i28 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %mandelbrot_float_fl = phi i9 [ 0, %ap_fixed_base.exit ], [ %tmp_40, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237" ]

]]></Node>
<StgValue><ssdm name="mandelbrot_float_fl"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %i = phi i9 [ 0, %ap_fixed_base.exit ], [ %i_1, %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237" ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond = icmp eq i9 %i, -256

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_1 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %"ap_fixed_base<64, 8, true, 5, 3, 0>.exit237"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:1  %z_re_V_load = load i32* @z_re_V, align 4

]]></Node>
<StgValue><ssdm name="z_re_V_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:2  %OP1_V = sext i32 %z_re_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:3  %p_Val2_9 = mul nsw i64 %OP1_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:4  %p_Val2_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_9, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:5  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_9, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:8  %z_im_V_load = load i32* @z_im_V, align 4

]]></Node>
<StgValue><ssdm name="z_im_V_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:9  %OP1_V_1 = sext i32 %z_im_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:10  %p_Val2_12 = mul nsw i64 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:11  %p_Val2_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_12, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:12  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:21  %r_V_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %z_re_V_load, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="65" op_0_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:22  %OP1_V_cast = sext i33 %r_V_1 to i65

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="65" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:23  %OP2_V_2_cast = sext i32 %z_im_V_load to i65

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:24  %p_Val2_15 = mul i65 %OP2_V_2_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="60" op_0_bw="65">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:25  %tmp_53 = trunc i65 %p_Val2_15 to i60

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:28  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_15, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="9">
<![CDATA[
:0  %mandelbrot_float_fl_1 = zext i9 %mandelbrot_float_fl to i16

]]></Node>
<StgValue><ssdm name="mandelbrot_float_fl_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %outp, i16 %mandelbrot_float_fl_1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:6  %tmp_35 = zext i1 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:7  %p_Val2_11 = add nsw i32 %tmp_35, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:13  %tmp_36 = zext i1 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:14  %p_Val2_14 = add nsw i32 %tmp_36, %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:15  %tmp_37 = sext i32 %p_Val2_11 to i33

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:16  %tmp_38 = sext i32 %p_Val2_14 to i33

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:17  %r_V = add nsw i33 %tmp_38, %tmp_37

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:18  %tmp_39 = icmp slt i33 %r_V, 1073741825

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:19  %tmp_76_cast = zext i1 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:20  %tmp_40 = add i9 %mandelbrot_float_fl, %tmp_76_cast

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:26  %p_Val2_16 = add i60 %tmp_53, %tmp_34

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:27  %p_Val2_17 = call i32 @_ssdm_op_PartSelect.i32.i60.i32.i32(i60 %p_Val2_16, i32 28, i32 59)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:29  %tmp_41 = zext i1 %tmp_54 to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:30  %p_Val2_18 = add nsw i32 %tmp_41, %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:31  store i32 %p_Val2_18, i32* @z_im_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:32  %p_Val2_s_8 = sub i32 %p_Val2_11, %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_s_8"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:33  %p_Val2_1 = add i32 %p_Val2_2, %p_Val2_s_8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:34  store i32 %p_Val2_1, i32* @z_re_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<64, 8, true, 5, 3, 0>.exit237:35  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
