$version Generated by VerilatedVcd $end
$date Sun Nov  3 18:08:58 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 % count [7:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire 32 & WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire  8 % count [7:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b00000000 %
b00000000000000000000000000001000 &
#1
0#
#2
0$
#3
1#
#4
0#
#5
1#
b00000001 %
#6
0#
#7
1#
b00000010 %
#8
0#
#9
1#
b00000011 %
#10
0#
#11
1#
b00000100 %
#12
0#
#13
1#
b00000101 %
#14
0#
#15
1#
b00000110 %
#16
0#
#17
1#
b00000111 %
#18
0#
#19
1#
b00001000 %
#20
0#
#21
1#
b00001001 %
#22
0#
#23
1#
b00001010 %
#24
0#
#25
1#
b00001011 %
#26
0#
#27
1#
b00001100 %
#28
0#
#29
1#
b00001101 %
#30
0#
#31
1#
b00001110 %
#32
0#
#33
1#
b00001111 %
#34
0#
#35
1#
b00010000 %
#36
0#
#37
1#
b00010001 %
#38
0#
#39
1#
b00010010 %
#40
0#
#41
1#
b00010011 %
#42
0#
#43
1#
b00010100 %
#44
0#
#45
1#
b00010101 %
#46
0#
#47
1#
b00010110 %
#48
0#
#49
1#
b00010111 %
#50
0#
#51
1#
b00011000 %
#52
0#
#53
1#
b00011001 %
#54
0#
#55
1#
b00011010 %
#56
0#
#57
1#
b00011011 %
#58
0#
#59
1#
b00011100 %
#60
0#
#61
1#
b00011101 %
#62
0#
#63
1#
b00011110 %
#64
0#
#65
1#
b00011111 %
#66
0#
#67
1#
b00100000 %
#68
0#
#69
1#
b00100001 %
#70
0#
#71
1#
b00100010 %
#72
0#
#73
1#
b00100011 %
#74
0#
#75
1#
b00100100 %
#76
0#
#77
1#
b00100101 %
#78
0#
#79
1#
b00100110 %
#80
0#
#81
1#
b00100111 %
#82
0#
#83
1#
b00101000 %
#84
0#
#85
1#
b00101001 %
#86
0#
#87
1#
b00101010 %
#88
0#
#89
1#
b00101011 %
#90
0#
#91
1#
b00101100 %
#92
0#
#93
1#
b00101101 %
#94
0#
#95
1#
b00101110 %
#96
0#
#97
1#
b00101111 %
#98
0#
#99
1#
b00110000 %
