0 1 1 the
1 2 5 the
2 3 6 and
3 4 7 gate
4 5 8 130
5 6 4 of
6 7 2 other
7 8 3 input
8 9 9 is
9 10 21 the
10 11 22 dmac
11 12 23 200
12 13 20 from
13 14 16 inverting
14 15 17 the
15 16 18 idreq
16 17 19 signal
17 18 15 by
18 19 14 obtained
19 20 12 a
20 21 13 signal
21 22 11 with
22 23 10 supplied
23 24 24 . 0.171788984294
24
0 25 1 the
25 26 5 the
26 27 6 and
27 28 7 gate
28 29 8 130
29 30 2 other
30 31 4 of
31 32 3 input
32 33 9 is
33 34 21 the
34 35 22 dmac
35 36 23 200
36 37 20 from
37 38 16 inverting
38 39 17 the
39 40 18 idreq
40 41 19 signal
41 42 15 by
42 43 14 obtained
43 44 12 a
44 45 13 signal
45 46 11 with
46 47 10 supplied
47 48 24 . 4.8481163646
48
0 49 1 the
49 50 5 the
50 51 6 and
51 52 7 gate
52 53 8 130
53 54 4 of
54 55 2 other
55 56 3 input
56 57 9 is
57 58 21 the
58 59 22 dmac
59 60 23 200
60 61 20 from
61 62 16 inverting
62 63 17 the
63 64 18 idreq
64 65 19 signal
65 66 15 by
66 67 12 a
67 68 13 signal
68 69 14 obtained
69 70 11 with
70 71 10 supplied
71 72 24 . 2.17396771517
72
0 73 1 the
73 74 5 the
74 75 6 and
75 76 7 gate
76 77 8 130
77 78 9 is
78 79 4 of
79 80 2 other
80 81 3 input
81 82 21 the
82 83 22 dmac
83 84 23 200
84 85 20 from
85 86 16 inverting
86 87 17 the
87 88 18 idreq
88 89 19 signal
89 90 15 by
90 91 14 obtained
91 92 12 a
92 93 13 signal
93 94 11 with
94 95 10 supplied
95 96 24 . 3.31663999363
96
