<stg><name>accelerator<1437>_Pipeline_VITIS_LOOP_235_16</name>


<trans_list>

<trans id="1076" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln235 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_237_2.i60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60:0 %i_42 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i60:1 %icmp_ln235 = icmp_eq  i4 %i_42, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i60:2 %add_ln235 = add i4 %i_42, i4 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60:3 %br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i60.split, void %_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i60.split:0 %zext_ln235 = zext i4 %i_42

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:4 %update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:5 %update_temp_mat_load = load i3 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:14 %update_temp_mat_15_addr = getelementptr i25 %update_temp_mat_15, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:16 %update_temp_mat_16_addr = getelementptr i25 %update_temp_mat_16, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:18 %update_temp_mat_17_addr = getelementptr i25 %update_temp_mat_17, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:20 %update_temp_mat_18_addr = getelementptr i25 %update_temp_mat_18, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:22 %update_temp_mat_19_addr = getelementptr i25 %update_temp_mat_19, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:24 %update_temp_mat_20_addr = getelementptr i25 %update_temp_mat_20, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:26 %update_temp_mat_21_addr = getelementptr i25 %update_temp_mat_21, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:28 %update_temp_mat_22_addr = getelementptr i25 %update_temp_mat_22, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:30 %update_temp_mat_23_addr = getelementptr i25 %update_temp_mat_23, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:32 %update_temp_mat_24_addr = getelementptr i25 %update_temp_mat_24, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:34 %update_temp_mat_25_addr = getelementptr i25 %update_temp_mat_25, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:36 %update_temp_mat_26_addr = getelementptr i25 %update_temp_mat_26, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:38 %update_temp_mat_27_addr = getelementptr i25 %update_temp_mat_27, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:40 %update_temp_mat_28_addr = getelementptr i25 %update_temp_mat_28, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:42 %update_temp_mat_29_addr = getelementptr i25 %update_temp_mat_29, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:44 %update_temp_mat_30_addr = getelementptr i25 %update_temp_mat_30, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:46 %update_temp_mat_31_addr = getelementptr i25 %update_temp_mat_31, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:48 %update_temp_mat_32_addr = getelementptr i25 %update_temp_mat_32, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:50 %update_temp_mat_33_addr = getelementptr i25 %update_temp_mat_33, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:52 %update_temp_mat_34_addr = getelementptr i25 %update_temp_mat_34, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:54 %update_temp_mat_35_addr = getelementptr i25 %update_temp_mat_35, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:56 %update_temp_mat_36_addr = getelementptr i25 %update_temp_mat_36, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:58 %update_temp_mat_37_addr = getelementptr i25 %update_temp_mat_37, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:60 %update_temp_mat_38_addr = getelementptr i25 %update_temp_mat_38, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:62 %update_temp_mat_39_addr = getelementptr i25 %update_temp_mat_39, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:64 %update_temp_mat_40_addr = getelementptr i25 %update_temp_mat_40, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:66 %update_temp_mat_41_addr = getelementptr i25 %update_temp_mat_41, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:68 %update_temp_mat_42_addr = getelementptr i25 %update_temp_mat_42, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:70 %update_temp_mat_43_addr = getelementptr i25 %update_temp_mat_43, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:72 %update_temp_mat_44_addr = getelementptr i25 %update_temp_mat_44, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:74 %update_temp_mat_45_addr = getelementptr i25 %update_temp_mat_45, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:76 %update_temp_mat_46_addr = getelementptr i25 %update_temp_mat_46, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:78 %update_temp_mat_47_addr = getelementptr i25 %update_temp_mat_47, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:80 %update_temp_mat_48_addr = getelementptr i25 %update_temp_mat_48, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:82 %update_temp_mat_49_addr = getelementptr i25 %update_temp_mat_49, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:84 %update_temp_mat_50_addr = getelementptr i25 %update_temp_mat_50, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:86 %update_temp_mat_51_addr = getelementptr i25 %update_temp_mat_51, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:88 %update_temp_mat_52_addr = getelementptr i25 %update_temp_mat_52, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:90 %update_temp_mat_53_addr = getelementptr i25 %update_temp_mat_53, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:92 %update_temp_mat_54_addr = getelementptr i25 %update_temp_mat_54, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:94 %update_temp_mat_55_addr = getelementptr i25 %update_temp_mat_55, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:96 %update_temp_mat_56_addr = getelementptr i25 %update_temp_mat_56, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:98 %update_temp_mat_57_addr = getelementptr i25 %update_temp_mat_57, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:100 %update_temp_mat_58_addr = getelementptr i25 %update_temp_mat_58, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:102 %update_temp_mat_59_addr = getelementptr i25 %update_temp_mat_59, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:104 %update_temp_mat_60_addr = getelementptr i25 %update_temp_mat_60, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:106 %update_temp_mat_61_addr = getelementptr i25 %update_temp_mat_61, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:108 %update_temp_mat_62_addr = getelementptr i25 %update_temp_mat_62, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:110 %update_temp_mat_63_addr = getelementptr i25 %update_temp_mat_63, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:112 %update_temp_mat_64_addr = getelementptr i25 %update_temp_mat_64, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:114 %update_temp_mat_65_addr = getelementptr i25 %update_temp_mat_65, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:116 %update_temp_mat_66_addr = getelementptr i25 %update_temp_mat_66, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:118 %update_temp_mat_67_addr = getelementptr i25 %update_temp_mat_67, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:120 %update_temp_mat_68_addr = getelementptr i25 %update_temp_mat_68, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:122 %update_temp_mat_69_addr = getelementptr i25 %update_temp_mat_69, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:124 %update_temp_mat_70_addr = getelementptr i25 %update_temp_mat_70, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:126 %update_temp_mat_71_addr = getelementptr i25 %update_temp_mat_71, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:128 %update_temp_mat_72_addr = getelementptr i25 %update_temp_mat_72, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:130 %update_temp_mat_73_addr = getelementptr i25 %update_temp_mat_73, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:132 %update_temp_mat_74_addr = getelementptr i25 %update_temp_mat_74, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:134 %update_temp_mat_75_addr = getelementptr i25 %update_temp_mat_75, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:136 %update_temp_mat_76_addr = getelementptr i25 %update_temp_mat_76, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:138 %update_temp_mat_77_addr = getelementptr i25 %update_temp_mat_77, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:139 %update_temp_mat_15_load = load i3 %update_temp_mat_15_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:143 %update_temp_mat_16_load = load i3 %update_temp_mat_16_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:147 %update_temp_mat_17_load = load i3 %update_temp_mat_17_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:151 %update_temp_mat_18_load = load i3 %update_temp_mat_18_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:155 %update_temp_mat_19_load = load i3 %update_temp_mat_19_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:159 %update_temp_mat_20_load = load i3 %update_temp_mat_20_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:163 %update_temp_mat_21_load = load i3 %update_temp_mat_21_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:167 %update_temp_mat_22_load = load i3 %update_temp_mat_22_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:171 %update_temp_mat_23_load = load i3 %update_temp_mat_23_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:175 %update_temp_mat_24_load = load i3 %update_temp_mat_24_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:179 %update_temp_mat_25_load = load i3 %update_temp_mat_25_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:183 %update_temp_mat_26_load = load i3 %update_temp_mat_26_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:187 %update_temp_mat_27_load = load i3 %update_temp_mat_27_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:191 %update_temp_mat_28_load = load i3 %update_temp_mat_28_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:195 %update_temp_mat_29_load = load i3 %update_temp_mat_29_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:199 %update_temp_mat_30_load = load i3 %update_temp_mat_30_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:203 %update_temp_mat_31_load = load i3 %update_temp_mat_31_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:207 %update_temp_mat_32_load = load i3 %update_temp_mat_32_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:211 %update_temp_mat_33_load = load i3 %update_temp_mat_33_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:215 %update_temp_mat_34_load = load i3 %update_temp_mat_34_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:219 %update_temp_mat_35_load = load i3 %update_temp_mat_35_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:223 %update_temp_mat_36_load = load i3 %update_temp_mat_36_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:227 %update_temp_mat_37_load = load i3 %update_temp_mat_37_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:231 %update_temp_mat_38_load = load i3 %update_temp_mat_38_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:235 %update_temp_mat_39_load = load i3 %update_temp_mat_39_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:239 %update_temp_mat_40_load = load i3 %update_temp_mat_40_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:243 %update_temp_mat_41_load = load i3 %update_temp_mat_41_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:247 %update_temp_mat_42_load = load i3 %update_temp_mat_42_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:251 %update_temp_mat_43_load = load i3 %update_temp_mat_43_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:255 %update_temp_mat_44_load = load i3 %update_temp_mat_44_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:259 %update_temp_mat_45_load = load i3 %update_temp_mat_45_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:263 %update_temp_mat_46_load = load i3 %update_temp_mat_46_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:267 %update_temp_mat_47_load = load i3 %update_temp_mat_47_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:271 %update_temp_mat_48_load = load i3 %update_temp_mat_48_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:275 %update_temp_mat_49_load = load i3 %update_temp_mat_49_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:279 %update_temp_mat_50_load = load i3 %update_temp_mat_50_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:283 %update_temp_mat_51_load = load i3 %update_temp_mat_51_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:287 %update_temp_mat_52_load = load i3 %update_temp_mat_52_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:291 %update_temp_mat_53_load = load i3 %update_temp_mat_53_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:295 %update_temp_mat_54_load = load i3 %update_temp_mat_54_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:299 %update_temp_mat_55_load = load i3 %update_temp_mat_55_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:303 %update_temp_mat_56_load = load i3 %update_temp_mat_56_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:307 %update_temp_mat_57_load = load i3 %update_temp_mat_57_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:311 %update_temp_mat_58_load = load i3 %update_temp_mat_58_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:315 %update_temp_mat_59_load = load i3 %update_temp_mat_59_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:319 %update_temp_mat_60_load = load i3 %update_temp_mat_60_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:323 %update_temp_mat_61_load = load i3 %update_temp_mat_61_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:327 %update_temp_mat_62_load = load i3 %update_temp_mat_62_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:331 %update_temp_mat_63_load = load i3 %update_temp_mat_63_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:335 %update_temp_mat_64_load = load i3 %update_temp_mat_64_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:339 %update_temp_mat_65_load = load i3 %update_temp_mat_65_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:343 %update_temp_mat_66_load = load i3 %update_temp_mat_66_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:347 %update_temp_mat_67_load = load i3 %update_temp_mat_67_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:351 %update_temp_mat_68_load = load i3 %update_temp_mat_68_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:355 %update_temp_mat_69_load = load i3 %update_temp_mat_69_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:359 %update_temp_mat_70_load = load i3 %update_temp_mat_70_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:363 %update_temp_mat_71_load = load i3 %update_temp_mat_71_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:367 %update_temp_mat_72_load = load i3 %update_temp_mat_72_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:371 %update_temp_mat_73_load = load i3 %update_temp_mat_73_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:375 %update_temp_mat_74_load = load i3 %update_temp_mat_74_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:379 %update_temp_mat_75_load = load i3 %update_temp_mat_75_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:383 %update_temp_mat_76_load = load i3 %update_temp_mat_76_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:387 %update_temp_mat_77_load = load i3 %update_temp_mat_77_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:708 %d_l1_0_addr = getelementptr i25 %d_l1_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="d_l1_0_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:709 %d_l1_0_load = load i3 %d_l1_0_addr

]]></Node>
<StgValue><ssdm name="d_l1_0_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:719 %store_ln235 = store i4 %add_ln235, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:5 %update_temp_mat_load = load i3 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:6 %sext_ln241 = sext i25 %update_temp_mat_load

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:139 %update_temp_mat_15_load = load i3 %update_temp_mat_15_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_15_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:140 %sext_ln241_17 = sext i25 %update_temp_mat_15_load

]]></Node>
<StgValue><ssdm name="sext_ln241_17"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:141 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:143 %update_temp_mat_16_load = load i3 %update_temp_mat_16_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_16_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:144 %sext_ln241_19 = sext i25 %update_temp_mat_16_load

]]></Node>
<StgValue><ssdm name="sext_ln241_19"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:145 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:147 %update_temp_mat_17_load = load i3 %update_temp_mat_17_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_17_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:148 %sext_ln241_21 = sext i25 %update_temp_mat_17_load

]]></Node>
<StgValue><ssdm name="sext_ln241_21"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:149 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:151 %update_temp_mat_18_load = load i3 %update_temp_mat_18_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_18_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:152 %sext_ln241_23 = sext i25 %update_temp_mat_18_load

]]></Node>
<StgValue><ssdm name="sext_ln241_23"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:153 %mul_ln241_11 = mul i34 %sext_ln241_23, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_11"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:155 %update_temp_mat_19_load = load i3 %update_temp_mat_19_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_19_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:156 %sext_ln241_25 = sext i25 %update_temp_mat_19_load

]]></Node>
<StgValue><ssdm name="sext_ln241_25"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:157 %mul_ln241_12 = mul i34 %sext_ln241_25, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_12"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:159 %update_temp_mat_20_load = load i3 %update_temp_mat_20_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_20_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:160 %sext_ln241_27 = sext i25 %update_temp_mat_20_load

]]></Node>
<StgValue><ssdm name="sext_ln241_27"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:161 %mul_ln241_13 = mul i34 %sext_ln241_27, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_13"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:163 %update_temp_mat_21_load = load i3 %update_temp_mat_21_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_21_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:164 %sext_ln241_29 = sext i25 %update_temp_mat_21_load

]]></Node>
<StgValue><ssdm name="sext_ln241_29"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:165 %mul_ln241_14 = mul i34 %sext_ln241_29, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_14"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:167 %update_temp_mat_22_load = load i3 %update_temp_mat_22_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_22_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:168 %sext_ln241_31 = sext i25 %update_temp_mat_22_load

]]></Node>
<StgValue><ssdm name="sext_ln241_31"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:169 %mul_ln241_15 = mul i34 %sext_ln241_31, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_15"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:171 %update_temp_mat_23_load = load i3 %update_temp_mat_23_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_23_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:172 %sext_ln241_33 = sext i25 %update_temp_mat_23_load

]]></Node>
<StgValue><ssdm name="sext_ln241_33"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:173 %mul_ln241_16 = mul i34 %sext_ln241_33, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_16"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:175 %update_temp_mat_24_load = load i3 %update_temp_mat_24_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_24_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:176 %sext_ln241_35 = sext i25 %update_temp_mat_24_load

]]></Node>
<StgValue><ssdm name="sext_ln241_35"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:177 %mul_ln241_17 = mul i34 %sext_ln241_35, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_17"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:179 %update_temp_mat_25_load = load i3 %update_temp_mat_25_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_25_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:180 %sext_ln241_37 = sext i25 %update_temp_mat_25_load

]]></Node>
<StgValue><ssdm name="sext_ln241_37"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:181 %mul_ln241_18 = mul i34 %sext_ln241_37, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_18"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:183 %update_temp_mat_26_load = load i3 %update_temp_mat_26_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_26_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:184 %sext_ln241_39 = sext i25 %update_temp_mat_26_load

]]></Node>
<StgValue><ssdm name="sext_ln241_39"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:185 %mul_ln241_19 = mul i34 %sext_ln241_39, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_19"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:187 %update_temp_mat_27_load = load i3 %update_temp_mat_27_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_27_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:188 %sext_ln241_41 = sext i25 %update_temp_mat_27_load

]]></Node>
<StgValue><ssdm name="sext_ln241_41"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:189 %mul_ln241_20 = mul i34 %sext_ln241_41, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_20"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:191 %update_temp_mat_28_load = load i3 %update_temp_mat_28_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_28_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:192 %sext_ln241_43 = sext i25 %update_temp_mat_28_load

]]></Node>
<StgValue><ssdm name="sext_ln241_43"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:193 %mul_ln241_21 = mul i34 %sext_ln241_43, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_21"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:195 %update_temp_mat_29_load = load i3 %update_temp_mat_29_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_29_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:196 %sext_ln241_45 = sext i25 %update_temp_mat_29_load

]]></Node>
<StgValue><ssdm name="sext_ln241_45"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:197 %mul_ln241_22 = mul i34 %sext_ln241_45, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_22"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:199 %update_temp_mat_30_load = load i3 %update_temp_mat_30_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_30_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:200 %sext_ln241_47 = sext i25 %update_temp_mat_30_load

]]></Node>
<StgValue><ssdm name="sext_ln241_47"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:201 %mul_ln241_23 = mul i34 %sext_ln241_47, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_23"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:203 %update_temp_mat_31_load = load i3 %update_temp_mat_31_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_31_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:204 %sext_ln241_49 = sext i25 %update_temp_mat_31_load

]]></Node>
<StgValue><ssdm name="sext_ln241_49"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:205 %mul_ln241_24 = mul i34 %sext_ln241_49, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_24"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:207 %update_temp_mat_32_load = load i3 %update_temp_mat_32_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_32_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:208 %sext_ln241_51 = sext i25 %update_temp_mat_32_load

]]></Node>
<StgValue><ssdm name="sext_ln241_51"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:209 %mul_ln241_25 = mul i34 %sext_ln241_51, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_25"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:211 %update_temp_mat_33_load = load i3 %update_temp_mat_33_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_33_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:212 %sext_ln241_53 = sext i25 %update_temp_mat_33_load

]]></Node>
<StgValue><ssdm name="sext_ln241_53"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:213 %mul_ln241_26 = mul i34 %sext_ln241_53, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_26"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:215 %update_temp_mat_34_load = load i3 %update_temp_mat_34_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_34_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:216 %sext_ln241_55 = sext i25 %update_temp_mat_34_load

]]></Node>
<StgValue><ssdm name="sext_ln241_55"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:217 %mul_ln241_27 = mul i34 %sext_ln241_55, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_27"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:219 %update_temp_mat_35_load = load i3 %update_temp_mat_35_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_35_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:220 %sext_ln241_57 = sext i25 %update_temp_mat_35_load

]]></Node>
<StgValue><ssdm name="sext_ln241_57"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:221 %mul_ln241_28 = mul i34 %sext_ln241_57, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_28"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:223 %update_temp_mat_36_load = load i3 %update_temp_mat_36_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_36_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:224 %sext_ln241_59 = sext i25 %update_temp_mat_36_load

]]></Node>
<StgValue><ssdm name="sext_ln241_59"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:225 %mul_ln241_29 = mul i34 %sext_ln241_59, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_29"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:227 %update_temp_mat_37_load = load i3 %update_temp_mat_37_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_37_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:228 %sext_ln241_61 = sext i25 %update_temp_mat_37_load

]]></Node>
<StgValue><ssdm name="sext_ln241_61"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:229 %mul_ln241_30 = mul i34 %sext_ln241_61, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_30"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:231 %update_temp_mat_38_load = load i3 %update_temp_mat_38_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_38_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:232 %sext_ln241_63 = sext i25 %update_temp_mat_38_load

]]></Node>
<StgValue><ssdm name="sext_ln241_63"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:233 %mul_ln241_31 = mul i34 %sext_ln241_63, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_31"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:235 %update_temp_mat_39_load = load i3 %update_temp_mat_39_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_39_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:236 %sext_ln241_65 = sext i25 %update_temp_mat_39_load

]]></Node>
<StgValue><ssdm name="sext_ln241_65"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:237 %mul_ln241_32 = mul i34 %sext_ln241_65, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_32"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:239 %update_temp_mat_40_load = load i3 %update_temp_mat_40_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_40_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:240 %sext_ln241_67 = sext i25 %update_temp_mat_40_load

]]></Node>
<StgValue><ssdm name="sext_ln241_67"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:241 %mul_ln241_33 = mul i34 %sext_ln241_67, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_33"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:243 %update_temp_mat_41_load = load i3 %update_temp_mat_41_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_41_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:244 %sext_ln241_69 = sext i25 %update_temp_mat_41_load

]]></Node>
<StgValue><ssdm name="sext_ln241_69"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:245 %mul_ln241_34 = mul i34 %sext_ln241_69, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_34"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:247 %update_temp_mat_42_load = load i3 %update_temp_mat_42_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_42_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:248 %sext_ln241_71 = sext i25 %update_temp_mat_42_load

]]></Node>
<StgValue><ssdm name="sext_ln241_71"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:249 %mul_ln241_35 = mul i34 %sext_ln241_71, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_35"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:251 %update_temp_mat_43_load = load i3 %update_temp_mat_43_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_43_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:252 %sext_ln241_73 = sext i25 %update_temp_mat_43_load

]]></Node>
<StgValue><ssdm name="sext_ln241_73"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:253 %mul_ln241_36 = mul i34 %sext_ln241_73, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_36"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:255 %update_temp_mat_44_load = load i3 %update_temp_mat_44_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_44_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:256 %sext_ln241_75 = sext i25 %update_temp_mat_44_load

]]></Node>
<StgValue><ssdm name="sext_ln241_75"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:257 %mul_ln241_37 = mul i34 %sext_ln241_75, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_37"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:259 %update_temp_mat_45_load = load i3 %update_temp_mat_45_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_45_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:260 %sext_ln241_77 = sext i25 %update_temp_mat_45_load

]]></Node>
<StgValue><ssdm name="sext_ln241_77"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:261 %mul_ln241_38 = mul i34 %sext_ln241_77, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_38"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:263 %update_temp_mat_46_load = load i3 %update_temp_mat_46_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_46_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:264 %sext_ln241_79 = sext i25 %update_temp_mat_46_load

]]></Node>
<StgValue><ssdm name="sext_ln241_79"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:265 %mul_ln241_39 = mul i34 %sext_ln241_79, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_39"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:267 %update_temp_mat_47_load = load i3 %update_temp_mat_47_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_47_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:268 %sext_ln241_81 = sext i25 %update_temp_mat_47_load

]]></Node>
<StgValue><ssdm name="sext_ln241_81"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:269 %mul_ln241_40 = mul i34 %sext_ln241_81, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_40"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:271 %update_temp_mat_48_load = load i3 %update_temp_mat_48_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_48_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:272 %sext_ln241_83 = sext i25 %update_temp_mat_48_load

]]></Node>
<StgValue><ssdm name="sext_ln241_83"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:273 %mul_ln241_41 = mul i34 %sext_ln241_83, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_41"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:275 %update_temp_mat_49_load = load i3 %update_temp_mat_49_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_49_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:276 %sext_ln241_85 = sext i25 %update_temp_mat_49_load

]]></Node>
<StgValue><ssdm name="sext_ln241_85"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:277 %mul_ln241_42 = mul i34 %sext_ln241_85, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_42"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:279 %update_temp_mat_50_load = load i3 %update_temp_mat_50_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_50_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:280 %sext_ln241_87 = sext i25 %update_temp_mat_50_load

]]></Node>
<StgValue><ssdm name="sext_ln241_87"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:281 %mul_ln241_43 = mul i34 %sext_ln241_87, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_43"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:283 %update_temp_mat_51_load = load i3 %update_temp_mat_51_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_51_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:284 %sext_ln241_89 = sext i25 %update_temp_mat_51_load

]]></Node>
<StgValue><ssdm name="sext_ln241_89"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:285 %mul_ln241_44 = mul i34 %sext_ln241_89, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_44"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:287 %update_temp_mat_52_load = load i3 %update_temp_mat_52_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_52_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:288 %sext_ln241_91 = sext i25 %update_temp_mat_52_load

]]></Node>
<StgValue><ssdm name="sext_ln241_91"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:289 %mul_ln241_45 = mul i34 %sext_ln241_91, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_45"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:291 %update_temp_mat_53_load = load i3 %update_temp_mat_53_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_53_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:292 %sext_ln241_93 = sext i25 %update_temp_mat_53_load

]]></Node>
<StgValue><ssdm name="sext_ln241_93"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:293 %mul_ln241_46 = mul i34 %sext_ln241_93, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_46"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:295 %update_temp_mat_54_load = load i3 %update_temp_mat_54_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_54_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:296 %sext_ln241_95 = sext i25 %update_temp_mat_54_load

]]></Node>
<StgValue><ssdm name="sext_ln241_95"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:297 %mul_ln241_47 = mul i34 %sext_ln241_95, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_47"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:299 %update_temp_mat_55_load = load i3 %update_temp_mat_55_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_55_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:300 %sext_ln241_97 = sext i25 %update_temp_mat_55_load

]]></Node>
<StgValue><ssdm name="sext_ln241_97"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:301 %mul_ln241_48 = mul i34 %sext_ln241_97, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_48"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:303 %update_temp_mat_56_load = load i3 %update_temp_mat_56_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_56_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:304 %sext_ln241_99 = sext i25 %update_temp_mat_56_load

]]></Node>
<StgValue><ssdm name="sext_ln241_99"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:305 %mul_ln241_49 = mul i34 %sext_ln241_99, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_49"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:307 %update_temp_mat_57_load = load i3 %update_temp_mat_57_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_57_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:308 %sext_ln241_101 = sext i25 %update_temp_mat_57_load

]]></Node>
<StgValue><ssdm name="sext_ln241_101"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:309 %mul_ln241_50 = mul i34 %sext_ln241_101, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_50"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:311 %update_temp_mat_58_load = load i3 %update_temp_mat_58_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_58_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:312 %sext_ln241_103 = sext i25 %update_temp_mat_58_load

]]></Node>
<StgValue><ssdm name="sext_ln241_103"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:313 %mul_ln241_51 = mul i34 %sext_ln241_103, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_51"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:315 %update_temp_mat_59_load = load i3 %update_temp_mat_59_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_59_load"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:316 %sext_ln241_105 = sext i25 %update_temp_mat_59_load

]]></Node>
<StgValue><ssdm name="sext_ln241_105"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:317 %mul_ln241_52 = mul i34 %sext_ln241_105, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_52"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:319 %update_temp_mat_60_load = load i3 %update_temp_mat_60_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_60_load"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:320 %sext_ln241_107 = sext i25 %update_temp_mat_60_load

]]></Node>
<StgValue><ssdm name="sext_ln241_107"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:321 %mul_ln241_53 = mul i34 %sext_ln241_107, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_53"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:323 %update_temp_mat_61_load = load i3 %update_temp_mat_61_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_61_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:324 %sext_ln241_109 = sext i25 %update_temp_mat_61_load

]]></Node>
<StgValue><ssdm name="sext_ln241_109"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:325 %mul_ln241_54 = mul i34 %sext_ln241_109, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_54"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:327 %update_temp_mat_62_load = load i3 %update_temp_mat_62_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_62_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:328 %sext_ln241_111 = sext i25 %update_temp_mat_62_load

]]></Node>
<StgValue><ssdm name="sext_ln241_111"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:329 %mul_ln241_55 = mul i34 %sext_ln241_111, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_55"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:331 %update_temp_mat_63_load = load i3 %update_temp_mat_63_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_63_load"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:332 %sext_ln241_113 = sext i25 %update_temp_mat_63_load

]]></Node>
<StgValue><ssdm name="sext_ln241_113"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:333 %mul_ln241_56 = mul i34 %sext_ln241_113, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_56"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:335 %update_temp_mat_64_load = load i3 %update_temp_mat_64_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:336 %sext_ln241_115 = sext i25 %update_temp_mat_64_load

]]></Node>
<StgValue><ssdm name="sext_ln241_115"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:337 %mul_ln241_57 = mul i34 %sext_ln241_115, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_57"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:339 %update_temp_mat_65_load = load i3 %update_temp_mat_65_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_load"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:340 %sext_ln241_117 = sext i25 %update_temp_mat_65_load

]]></Node>
<StgValue><ssdm name="sext_ln241_117"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:341 %mul_ln241_58 = mul i34 %sext_ln241_117, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_58"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:343 %update_temp_mat_66_load = load i3 %update_temp_mat_66_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:344 %sext_ln241_119 = sext i25 %update_temp_mat_66_load

]]></Node>
<StgValue><ssdm name="sext_ln241_119"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:345 %mul_ln241_59 = mul i34 %sext_ln241_119, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_59"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:347 %update_temp_mat_67_load = load i3 %update_temp_mat_67_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_load"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:348 %sext_ln241_121 = sext i25 %update_temp_mat_67_load

]]></Node>
<StgValue><ssdm name="sext_ln241_121"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:349 %mul_ln241_60 = mul i34 %sext_ln241_121, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_60"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:351 %update_temp_mat_68_load = load i3 %update_temp_mat_68_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_load"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:352 %sext_ln241_123 = sext i25 %update_temp_mat_68_load

]]></Node>
<StgValue><ssdm name="sext_ln241_123"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:353 %mul_ln241_61 = mul i34 %sext_ln241_123, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_61"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:355 %update_temp_mat_69_load = load i3 %update_temp_mat_69_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_load"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:356 %sext_ln241_125 = sext i25 %update_temp_mat_69_load

]]></Node>
<StgValue><ssdm name="sext_ln241_125"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:357 %mul_ln241_62 = mul i34 %sext_ln241_125, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_62"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:359 %update_temp_mat_70_load = load i3 %update_temp_mat_70_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_load"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:360 %sext_ln241_127 = sext i25 %update_temp_mat_70_load

]]></Node>
<StgValue><ssdm name="sext_ln241_127"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:361 %mul_ln241_63 = mul i34 %sext_ln241_127, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_63"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:363 %update_temp_mat_71_load = load i3 %update_temp_mat_71_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_load"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:364 %sext_ln241_129 = sext i25 %update_temp_mat_71_load

]]></Node>
<StgValue><ssdm name="sext_ln241_129"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:365 %mul_ln241_64 = mul i34 %sext_ln241_129, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_64"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:367 %update_temp_mat_72_load = load i3 %update_temp_mat_72_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_load"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:368 %sext_ln241_131 = sext i25 %update_temp_mat_72_load

]]></Node>
<StgValue><ssdm name="sext_ln241_131"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:369 %mul_ln241_65 = mul i34 %sext_ln241_131, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_65"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:371 %update_temp_mat_73_load = load i3 %update_temp_mat_73_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_load"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:372 %sext_ln241_133 = sext i25 %update_temp_mat_73_load

]]></Node>
<StgValue><ssdm name="sext_ln241_133"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:373 %mul_ln241_66 = mul i34 %sext_ln241_133, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_66"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:375 %update_temp_mat_74_load = load i3 %update_temp_mat_74_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_load"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:376 %sext_ln241_135 = sext i25 %update_temp_mat_74_load

]]></Node>
<StgValue><ssdm name="sext_ln241_135"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:377 %mul_ln241_67 = mul i34 %sext_ln241_135, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_67"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:379 %update_temp_mat_75_load = load i3 %update_temp_mat_75_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_load"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:380 %sext_ln241_137 = sext i25 %update_temp_mat_75_load

]]></Node>
<StgValue><ssdm name="sext_ln241_137"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:381 %mul_ln241_68 = mul i34 %sext_ln241_137, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_68"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:383 %update_temp_mat_76_load = load i3 %update_temp_mat_76_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_load"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:384 %sext_ln241_139 = sext i25 %update_temp_mat_76_load

]]></Node>
<StgValue><ssdm name="sext_ln241_139"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:385 %mul_ln241_69 = mul i34 %sext_ln241_139, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_69"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:387 %update_temp_mat_77_load = load i3 %update_temp_mat_77_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_load"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:388 %sext_ln241_141 = sext i25 %update_temp_mat_77_load

]]></Node>
<StgValue><ssdm name="sext_ln241_141"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:389 %mul_ln241_70 = mul i34 %sext_ln241_141, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_70"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:709 %d_l1_0_load = load i3 %d_l1_0_addr

]]></Node>
<StgValue><ssdm name="d_l1_0_load"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i60.split:710 %sext_ln248 = sext i25 %d_l1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:711 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="342" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:8 %weights_l1_0_addr = getelementptr i25 %weights_l1_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_0_addr"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:9 %weights_l1_0_load = load i3 %weights_l1_0_addr

]]></Node>
<StgValue><ssdm name="weights_l1_0_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:15 %weights_l1_1_addr = getelementptr i25 %weights_l1_1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_1_addr"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:17 %weights_l1_2_addr = getelementptr i25 %weights_l1_2, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_2_addr"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:19 %weights_l1_3_addr = getelementptr i25 %weights_l1_3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_3_addr"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:21 %weights_l1_4_addr = getelementptr i25 %weights_l1_4, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_4_addr"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:23 %weights_l1_5_addr = getelementptr i25 %weights_l1_5, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_5_addr"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:25 %weights_l1_6_addr = getelementptr i25 %weights_l1_6, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_6_addr"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:27 %weights_l1_7_addr = getelementptr i25 %weights_l1_7, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_7_addr"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:29 %weights_l1_8_addr = getelementptr i25 %weights_l1_8, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_8_addr"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:31 %weights_l1_9_addr = getelementptr i25 %weights_l1_9, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_9_addr"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:33 %weights_l1_10_addr = getelementptr i25 %weights_l1_10, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_10_addr"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:35 %weights_l1_11_addr = getelementptr i25 %weights_l1_11, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_11_addr"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:37 %weights_l1_12_addr = getelementptr i25 %weights_l1_12, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_12_addr"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:39 %weights_l1_13_addr = getelementptr i25 %weights_l1_13, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_13_addr"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:41 %weights_l1_14_addr = getelementptr i25 %weights_l1_14, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_14_addr"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:43 %weights_l1_15_addr = getelementptr i25 %weights_l1_15, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_15_addr"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:45 %weights_l1_16_addr = getelementptr i25 %weights_l1_16, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_16_addr"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:47 %weights_l1_17_addr = getelementptr i25 %weights_l1_17, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_17_addr"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:49 %weights_l1_18_addr = getelementptr i25 %weights_l1_18, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_18_addr"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:51 %weights_l1_19_addr = getelementptr i25 %weights_l1_19, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_19_addr"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:53 %weights_l1_20_addr = getelementptr i25 %weights_l1_20, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_20_addr"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:55 %weights_l1_21_addr = getelementptr i25 %weights_l1_21, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_21_addr"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:57 %weights_l1_22_addr = getelementptr i25 %weights_l1_22, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_22_addr"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:59 %weights_l1_23_addr = getelementptr i25 %weights_l1_23, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_23_addr"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:61 %weights_l1_24_addr = getelementptr i25 %weights_l1_24, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_24_addr"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:63 %weights_l1_25_addr = getelementptr i25 %weights_l1_25, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_25_addr"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:65 %weights_l1_26_addr = getelementptr i25 %weights_l1_26, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_26_addr"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:67 %weights_l1_27_addr = getelementptr i25 %weights_l1_27, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_27_addr"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:69 %weights_l1_28_addr = getelementptr i25 %weights_l1_28, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_28_addr"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:71 %weights_l1_29_addr = getelementptr i25 %weights_l1_29, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_29_addr"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:73 %weights_l1_30_addr = getelementptr i25 %weights_l1_30, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_30_addr"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:75 %weights_l1_31_addr = getelementptr i25 %weights_l1_31, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_31_addr"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:77 %weights_l1_32_addr = getelementptr i25 %weights_l1_32, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_32_addr"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:79 %weights_l1_33_addr = getelementptr i25 %weights_l1_33, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_33_addr"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:81 %weights_l1_34_addr = getelementptr i25 %weights_l1_34, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_34_addr"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:83 %weights_l1_35_addr = getelementptr i25 %weights_l1_35, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_35_addr"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:85 %weights_l1_36_addr = getelementptr i25 %weights_l1_36, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_36_addr"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:87 %weights_l1_37_addr = getelementptr i25 %weights_l1_37, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_37_addr"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:89 %weights_l1_38_addr = getelementptr i25 %weights_l1_38, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_38_addr"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:91 %weights_l1_39_addr = getelementptr i25 %weights_l1_39, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_39_addr"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:93 %weights_l1_40_addr = getelementptr i25 %weights_l1_40, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_40_addr"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:95 %weights_l1_41_addr = getelementptr i25 %weights_l1_41, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_41_addr"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:97 %weights_l1_42_addr = getelementptr i25 %weights_l1_42, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_42_addr"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:99 %weights_l1_43_addr = getelementptr i25 %weights_l1_43, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_43_addr"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:101 %weights_l1_44_addr = getelementptr i25 %weights_l1_44, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_44_addr"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:103 %weights_l1_45_addr = getelementptr i25 %weights_l1_45, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_45_addr"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:105 %weights_l1_46_addr = getelementptr i25 %weights_l1_46, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_46_addr"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:107 %weights_l1_47_addr = getelementptr i25 %weights_l1_47, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_47_addr"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:109 %weights_l1_48_addr = getelementptr i25 %weights_l1_48, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_48_addr"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:111 %weights_l1_49_addr = getelementptr i25 %weights_l1_49, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_49_addr"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:113 %weights_l1_50_addr = getelementptr i25 %weights_l1_50, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_50_addr"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:115 %weights_l1_51_addr = getelementptr i25 %weights_l1_51, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_51_addr"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:117 %weights_l1_52_addr = getelementptr i25 %weights_l1_52, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_52_addr"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:119 %weights_l1_53_addr = getelementptr i25 %weights_l1_53, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_53_addr"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:121 %weights_l1_54_addr = getelementptr i25 %weights_l1_54, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_54_addr"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:123 %weights_l1_55_addr = getelementptr i25 %weights_l1_55, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_55_addr"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:125 %weights_l1_56_addr = getelementptr i25 %weights_l1_56, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_56_addr"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:127 %weights_l1_57_addr = getelementptr i25 %weights_l1_57, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_57_addr"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:129 %weights_l1_58_addr = getelementptr i25 %weights_l1_58, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_58_addr"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:131 %weights_l1_59_addr = getelementptr i25 %weights_l1_59, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_59_addr"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:133 %weights_l1_60_addr = getelementptr i25 %weights_l1_60, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_60_addr"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:135 %weights_l1_61_addr = getelementptr i25 %weights_l1_61, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_61_addr"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:137 %weights_l1_62_addr = getelementptr i25 %weights_l1_62, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_62_addr"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:141 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:145 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:149 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:153 %mul_ln241_11 = mul i34 %sext_ln241_23, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_11"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:157 %mul_ln241_12 = mul i34 %sext_ln241_25, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_12"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:161 %mul_ln241_13 = mul i34 %sext_ln241_27, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_13"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:165 %mul_ln241_14 = mul i34 %sext_ln241_29, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_14"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:169 %mul_ln241_15 = mul i34 %sext_ln241_31, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_15"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:173 %mul_ln241_16 = mul i34 %sext_ln241_33, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_16"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:177 %mul_ln241_17 = mul i34 %sext_ln241_35, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_17"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:181 %mul_ln241_18 = mul i34 %sext_ln241_37, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_18"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:185 %mul_ln241_19 = mul i34 %sext_ln241_39, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_19"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:189 %mul_ln241_20 = mul i34 %sext_ln241_41, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_20"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:193 %mul_ln241_21 = mul i34 %sext_ln241_43, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_21"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:197 %mul_ln241_22 = mul i34 %sext_ln241_45, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_22"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:201 %mul_ln241_23 = mul i34 %sext_ln241_47, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_23"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:205 %mul_ln241_24 = mul i34 %sext_ln241_49, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_24"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:209 %mul_ln241_25 = mul i34 %sext_ln241_51, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_25"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:213 %mul_ln241_26 = mul i34 %sext_ln241_53, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_26"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:217 %mul_ln241_27 = mul i34 %sext_ln241_55, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_27"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:221 %mul_ln241_28 = mul i34 %sext_ln241_57, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_28"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:225 %mul_ln241_29 = mul i34 %sext_ln241_59, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_29"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:229 %mul_ln241_30 = mul i34 %sext_ln241_61, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_30"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:233 %mul_ln241_31 = mul i34 %sext_ln241_63, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_31"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:237 %mul_ln241_32 = mul i34 %sext_ln241_65, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_32"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:241 %mul_ln241_33 = mul i34 %sext_ln241_67, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_33"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:245 %mul_ln241_34 = mul i34 %sext_ln241_69, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_34"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:249 %mul_ln241_35 = mul i34 %sext_ln241_71, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_35"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:253 %mul_ln241_36 = mul i34 %sext_ln241_73, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_36"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:257 %mul_ln241_37 = mul i34 %sext_ln241_75, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_37"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:261 %mul_ln241_38 = mul i34 %sext_ln241_77, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_38"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:265 %mul_ln241_39 = mul i34 %sext_ln241_79, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_39"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:269 %mul_ln241_40 = mul i34 %sext_ln241_81, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_40"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:273 %mul_ln241_41 = mul i34 %sext_ln241_83, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_41"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:277 %mul_ln241_42 = mul i34 %sext_ln241_85, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_42"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:281 %mul_ln241_43 = mul i34 %sext_ln241_87, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_43"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:285 %mul_ln241_44 = mul i34 %sext_ln241_89, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_44"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:289 %mul_ln241_45 = mul i34 %sext_ln241_91, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_45"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:293 %mul_ln241_46 = mul i34 %sext_ln241_93, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_46"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:297 %mul_ln241_47 = mul i34 %sext_ln241_95, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_47"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:301 %mul_ln241_48 = mul i34 %sext_ln241_97, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_48"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:305 %mul_ln241_49 = mul i34 %sext_ln241_99, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_49"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:309 %mul_ln241_50 = mul i34 %sext_ln241_101, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_50"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:313 %mul_ln241_51 = mul i34 %sext_ln241_103, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_51"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:317 %mul_ln241_52 = mul i34 %sext_ln241_105, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_52"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:321 %mul_ln241_53 = mul i34 %sext_ln241_107, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_53"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:325 %mul_ln241_54 = mul i34 %sext_ln241_109, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_54"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:329 %mul_ln241_55 = mul i34 %sext_ln241_111, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_55"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:333 %mul_ln241_56 = mul i34 %sext_ln241_113, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_56"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:337 %mul_ln241_57 = mul i34 %sext_ln241_115, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_57"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:341 %mul_ln241_58 = mul i34 %sext_ln241_117, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_58"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:345 %mul_ln241_59 = mul i34 %sext_ln241_119, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_59"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:349 %mul_ln241_60 = mul i34 %sext_ln241_121, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_60"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:353 %mul_ln241_61 = mul i34 %sext_ln241_123, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_61"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:357 %mul_ln241_62 = mul i34 %sext_ln241_125, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_62"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:361 %mul_ln241_63 = mul i34 %sext_ln241_127, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_63"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:365 %mul_ln241_64 = mul i34 %sext_ln241_129, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_64"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:369 %mul_ln241_65 = mul i34 %sext_ln241_131, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_65"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:373 %mul_ln241_66 = mul i34 %sext_ln241_133, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_66"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:377 %mul_ln241_67 = mul i34 %sext_ln241_135, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_67"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:381 %mul_ln241_68 = mul i34 %sext_ln241_137, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_68"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:385 %mul_ln241_69 = mul i34 %sext_ln241_139, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_69"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:389 %mul_ln241_70 = mul i34 %sext_ln241_141, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_70"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:390 %weights_l1_63_addr = getelementptr i25 %weights_l1_63, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l1_63_addr"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:392 %weights_l1_1_load = load i3 %weights_l1_1_addr

]]></Node>
<StgValue><ssdm name="weights_l1_1_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:396 %weights_l1_2_load = load i3 %weights_l1_2_addr

]]></Node>
<StgValue><ssdm name="weights_l1_2_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:400 %weights_l1_3_load = load i3 %weights_l1_3_addr

]]></Node>
<StgValue><ssdm name="weights_l1_3_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:404 %weights_l1_4_load = load i3 %weights_l1_4_addr

]]></Node>
<StgValue><ssdm name="weights_l1_4_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:408 %weights_l1_5_load = load i3 %weights_l1_5_addr

]]></Node>
<StgValue><ssdm name="weights_l1_5_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:412 %weights_l1_6_load = load i3 %weights_l1_6_addr

]]></Node>
<StgValue><ssdm name="weights_l1_6_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:416 %weights_l1_7_load = load i3 %weights_l1_7_addr

]]></Node>
<StgValue><ssdm name="weights_l1_7_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:420 %weights_l1_8_load = load i3 %weights_l1_8_addr

]]></Node>
<StgValue><ssdm name="weights_l1_8_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:424 %weights_l1_9_load = load i3 %weights_l1_9_addr

]]></Node>
<StgValue><ssdm name="weights_l1_9_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:428 %weights_l1_10_load = load i3 %weights_l1_10_addr

]]></Node>
<StgValue><ssdm name="weights_l1_10_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:432 %weights_l1_11_load = load i3 %weights_l1_11_addr

]]></Node>
<StgValue><ssdm name="weights_l1_11_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:436 %weights_l1_12_load = load i3 %weights_l1_12_addr

]]></Node>
<StgValue><ssdm name="weights_l1_12_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:440 %weights_l1_13_load = load i3 %weights_l1_13_addr

]]></Node>
<StgValue><ssdm name="weights_l1_13_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:444 %weights_l1_14_load = load i3 %weights_l1_14_addr

]]></Node>
<StgValue><ssdm name="weights_l1_14_load"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:448 %weights_l1_15_load = load i3 %weights_l1_15_addr

]]></Node>
<StgValue><ssdm name="weights_l1_15_load"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:452 %weights_l1_16_load = load i3 %weights_l1_16_addr

]]></Node>
<StgValue><ssdm name="weights_l1_16_load"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:456 %weights_l1_17_load = load i3 %weights_l1_17_addr

]]></Node>
<StgValue><ssdm name="weights_l1_17_load"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:460 %weights_l1_18_load = load i3 %weights_l1_18_addr

]]></Node>
<StgValue><ssdm name="weights_l1_18_load"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:464 %weights_l1_19_load = load i3 %weights_l1_19_addr

]]></Node>
<StgValue><ssdm name="weights_l1_19_load"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:468 %weights_l1_20_load = load i3 %weights_l1_20_addr

]]></Node>
<StgValue><ssdm name="weights_l1_20_load"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:472 %weights_l1_21_load = load i3 %weights_l1_21_addr

]]></Node>
<StgValue><ssdm name="weights_l1_21_load"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:476 %weights_l1_22_load = load i3 %weights_l1_22_addr

]]></Node>
<StgValue><ssdm name="weights_l1_22_load"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:480 %weights_l1_23_load = load i3 %weights_l1_23_addr

]]></Node>
<StgValue><ssdm name="weights_l1_23_load"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:484 %weights_l1_24_load = load i3 %weights_l1_24_addr

]]></Node>
<StgValue><ssdm name="weights_l1_24_load"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:488 %weights_l1_25_load = load i3 %weights_l1_25_addr

]]></Node>
<StgValue><ssdm name="weights_l1_25_load"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:492 %weights_l1_26_load = load i3 %weights_l1_26_addr

]]></Node>
<StgValue><ssdm name="weights_l1_26_load"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:496 %weights_l1_27_load = load i3 %weights_l1_27_addr

]]></Node>
<StgValue><ssdm name="weights_l1_27_load"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:500 %weights_l1_28_load = load i3 %weights_l1_28_addr

]]></Node>
<StgValue><ssdm name="weights_l1_28_load"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:504 %weights_l1_29_load = load i3 %weights_l1_29_addr

]]></Node>
<StgValue><ssdm name="weights_l1_29_load"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:508 %weights_l1_30_load = load i3 %weights_l1_30_addr

]]></Node>
<StgValue><ssdm name="weights_l1_30_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:512 %weights_l1_31_load = load i3 %weights_l1_31_addr

]]></Node>
<StgValue><ssdm name="weights_l1_31_load"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:516 %weights_l1_32_load = load i3 %weights_l1_32_addr

]]></Node>
<StgValue><ssdm name="weights_l1_32_load"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:520 %weights_l1_33_load = load i3 %weights_l1_33_addr

]]></Node>
<StgValue><ssdm name="weights_l1_33_load"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:524 %weights_l1_34_load = load i3 %weights_l1_34_addr

]]></Node>
<StgValue><ssdm name="weights_l1_34_load"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:528 %weights_l1_35_load = load i3 %weights_l1_35_addr

]]></Node>
<StgValue><ssdm name="weights_l1_35_load"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:532 %weights_l1_36_load = load i3 %weights_l1_36_addr

]]></Node>
<StgValue><ssdm name="weights_l1_36_load"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:536 %weights_l1_37_load = load i3 %weights_l1_37_addr

]]></Node>
<StgValue><ssdm name="weights_l1_37_load"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:540 %weights_l1_38_load = load i3 %weights_l1_38_addr

]]></Node>
<StgValue><ssdm name="weights_l1_38_load"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:544 %weights_l1_39_load = load i3 %weights_l1_39_addr

]]></Node>
<StgValue><ssdm name="weights_l1_39_load"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:548 %weights_l1_40_load = load i3 %weights_l1_40_addr

]]></Node>
<StgValue><ssdm name="weights_l1_40_load"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:552 %weights_l1_41_load = load i3 %weights_l1_41_addr

]]></Node>
<StgValue><ssdm name="weights_l1_41_load"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:556 %weights_l1_42_load = load i3 %weights_l1_42_addr

]]></Node>
<StgValue><ssdm name="weights_l1_42_load"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:560 %weights_l1_43_load = load i3 %weights_l1_43_addr

]]></Node>
<StgValue><ssdm name="weights_l1_43_load"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:564 %weights_l1_44_load = load i3 %weights_l1_44_addr

]]></Node>
<StgValue><ssdm name="weights_l1_44_load"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:568 %weights_l1_45_load = load i3 %weights_l1_45_addr

]]></Node>
<StgValue><ssdm name="weights_l1_45_load"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:572 %weights_l1_46_load = load i3 %weights_l1_46_addr

]]></Node>
<StgValue><ssdm name="weights_l1_46_load"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:576 %weights_l1_47_load = load i3 %weights_l1_47_addr

]]></Node>
<StgValue><ssdm name="weights_l1_47_load"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:580 %weights_l1_48_load = load i3 %weights_l1_48_addr

]]></Node>
<StgValue><ssdm name="weights_l1_48_load"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:584 %weights_l1_49_load = load i3 %weights_l1_49_addr

]]></Node>
<StgValue><ssdm name="weights_l1_49_load"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:588 %weights_l1_50_load = load i3 %weights_l1_50_addr

]]></Node>
<StgValue><ssdm name="weights_l1_50_load"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:592 %weights_l1_51_load = load i3 %weights_l1_51_addr

]]></Node>
<StgValue><ssdm name="weights_l1_51_load"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:596 %weights_l1_52_load = load i3 %weights_l1_52_addr

]]></Node>
<StgValue><ssdm name="weights_l1_52_load"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:600 %weights_l1_53_load = load i3 %weights_l1_53_addr

]]></Node>
<StgValue><ssdm name="weights_l1_53_load"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:604 %weights_l1_54_load = load i3 %weights_l1_54_addr

]]></Node>
<StgValue><ssdm name="weights_l1_54_load"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:608 %weights_l1_55_load = load i3 %weights_l1_55_addr

]]></Node>
<StgValue><ssdm name="weights_l1_55_load"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:612 %weights_l1_56_load = load i3 %weights_l1_56_addr

]]></Node>
<StgValue><ssdm name="weights_l1_56_load"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:616 %weights_l1_57_load = load i3 %weights_l1_57_addr

]]></Node>
<StgValue><ssdm name="weights_l1_57_load"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:620 %weights_l1_58_load = load i3 %weights_l1_58_addr

]]></Node>
<StgValue><ssdm name="weights_l1_58_load"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:624 %weights_l1_59_load = load i3 %weights_l1_59_addr

]]></Node>
<StgValue><ssdm name="weights_l1_59_load"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:628 %weights_l1_60_load = load i3 %weights_l1_60_addr

]]></Node>
<StgValue><ssdm name="weights_l1_60_load"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:632 %weights_l1_61_load = load i3 %weights_l1_61_addr

]]></Node>
<StgValue><ssdm name="weights_l1_61_load"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:636 %weights_l1_62_load = load i3 %weights_l1_62_addr

]]></Node>
<StgValue><ssdm name="weights_l1_62_load"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:640 %weights_l1_63_load = load i3 %weights_l1_63_addr

]]></Node>
<StgValue><ssdm name="weights_l1_63_load"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:711 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:712 %biases_l1_addr = getelementptr i25 %biases_l1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="biases_l1_addr"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:713 %biases_l1_load = load i3 %biases_l1_addr

]]></Node>
<StgValue><ssdm name="biases_l1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="537" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:9 %weights_l1_0_load = load i3 %weights_l1_0_addr

]]></Node>
<StgValue><ssdm name="weights_l1_0_load"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:10 %shl_ln241_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_0_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_1"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:11 %sext_ln241_16 = sext i34 %mul_ln241

]]></Node>
<StgValue><ssdm name="sext_ln241_16"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:12 %sub_ln241 = sub i42 %shl_ln241_1, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:141 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:142 %sext_ln241_18 = sext i34 %mul_ln241_8

]]></Node>
<StgValue><ssdm name="sext_ln241_18"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:145 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:146 %sext_ln241_20 = sext i34 %mul_ln241_9

]]></Node>
<StgValue><ssdm name="sext_ln241_20"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:149 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:150 %sext_ln241_22 = sext i34 %mul_ln241_10

]]></Node>
<StgValue><ssdm name="sext_ln241_22"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:153 %mul_ln241_11 = mul i34 %sext_ln241_23, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_11"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:154 %sext_ln241_24 = sext i34 %mul_ln241_11

]]></Node>
<StgValue><ssdm name="sext_ln241_24"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:157 %mul_ln241_12 = mul i34 %sext_ln241_25, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_12"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:158 %sext_ln241_26 = sext i34 %mul_ln241_12

]]></Node>
<StgValue><ssdm name="sext_ln241_26"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:161 %mul_ln241_13 = mul i34 %sext_ln241_27, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_13"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:162 %sext_ln241_28 = sext i34 %mul_ln241_13

]]></Node>
<StgValue><ssdm name="sext_ln241_28"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:165 %mul_ln241_14 = mul i34 %sext_ln241_29, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_14"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:166 %sext_ln241_30 = sext i34 %mul_ln241_14

]]></Node>
<StgValue><ssdm name="sext_ln241_30"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:169 %mul_ln241_15 = mul i34 %sext_ln241_31, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_15"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:170 %sext_ln241_32 = sext i34 %mul_ln241_15

]]></Node>
<StgValue><ssdm name="sext_ln241_32"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:173 %mul_ln241_16 = mul i34 %sext_ln241_33, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_16"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:174 %sext_ln241_34 = sext i34 %mul_ln241_16

]]></Node>
<StgValue><ssdm name="sext_ln241_34"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:177 %mul_ln241_17 = mul i34 %sext_ln241_35, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_17"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:178 %sext_ln241_36 = sext i34 %mul_ln241_17

]]></Node>
<StgValue><ssdm name="sext_ln241_36"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:181 %mul_ln241_18 = mul i34 %sext_ln241_37, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_18"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:182 %sext_ln241_38 = sext i34 %mul_ln241_18

]]></Node>
<StgValue><ssdm name="sext_ln241_38"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:185 %mul_ln241_19 = mul i34 %sext_ln241_39, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_19"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:186 %sext_ln241_40 = sext i34 %mul_ln241_19

]]></Node>
<StgValue><ssdm name="sext_ln241_40"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:189 %mul_ln241_20 = mul i34 %sext_ln241_41, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_20"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:190 %sext_ln241_42 = sext i34 %mul_ln241_20

]]></Node>
<StgValue><ssdm name="sext_ln241_42"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:193 %mul_ln241_21 = mul i34 %sext_ln241_43, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_21"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:194 %sext_ln241_44 = sext i34 %mul_ln241_21

]]></Node>
<StgValue><ssdm name="sext_ln241_44"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:197 %mul_ln241_22 = mul i34 %sext_ln241_45, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_22"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:198 %sext_ln241_46 = sext i34 %mul_ln241_22

]]></Node>
<StgValue><ssdm name="sext_ln241_46"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:201 %mul_ln241_23 = mul i34 %sext_ln241_47, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_23"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:202 %sext_ln241_48 = sext i34 %mul_ln241_23

]]></Node>
<StgValue><ssdm name="sext_ln241_48"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:205 %mul_ln241_24 = mul i34 %sext_ln241_49, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_24"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:206 %sext_ln241_50 = sext i34 %mul_ln241_24

]]></Node>
<StgValue><ssdm name="sext_ln241_50"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:209 %mul_ln241_25 = mul i34 %sext_ln241_51, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_25"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:210 %sext_ln241_52 = sext i34 %mul_ln241_25

]]></Node>
<StgValue><ssdm name="sext_ln241_52"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:213 %mul_ln241_26 = mul i34 %sext_ln241_53, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_26"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:214 %sext_ln241_54 = sext i34 %mul_ln241_26

]]></Node>
<StgValue><ssdm name="sext_ln241_54"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:217 %mul_ln241_27 = mul i34 %sext_ln241_55, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_27"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:218 %sext_ln241_56 = sext i34 %mul_ln241_27

]]></Node>
<StgValue><ssdm name="sext_ln241_56"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:221 %mul_ln241_28 = mul i34 %sext_ln241_57, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_28"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:222 %sext_ln241_58 = sext i34 %mul_ln241_28

]]></Node>
<StgValue><ssdm name="sext_ln241_58"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:225 %mul_ln241_29 = mul i34 %sext_ln241_59, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_29"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:226 %sext_ln241_60 = sext i34 %mul_ln241_29

]]></Node>
<StgValue><ssdm name="sext_ln241_60"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:229 %mul_ln241_30 = mul i34 %sext_ln241_61, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_30"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:230 %sext_ln241_62 = sext i34 %mul_ln241_30

]]></Node>
<StgValue><ssdm name="sext_ln241_62"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:233 %mul_ln241_31 = mul i34 %sext_ln241_63, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_31"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:234 %sext_ln241_64 = sext i34 %mul_ln241_31

]]></Node>
<StgValue><ssdm name="sext_ln241_64"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:237 %mul_ln241_32 = mul i34 %sext_ln241_65, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_32"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:238 %sext_ln241_66 = sext i34 %mul_ln241_32

]]></Node>
<StgValue><ssdm name="sext_ln241_66"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:241 %mul_ln241_33 = mul i34 %sext_ln241_67, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_33"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:242 %sext_ln241_68 = sext i34 %mul_ln241_33

]]></Node>
<StgValue><ssdm name="sext_ln241_68"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:245 %mul_ln241_34 = mul i34 %sext_ln241_69, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_34"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:246 %sext_ln241_70 = sext i34 %mul_ln241_34

]]></Node>
<StgValue><ssdm name="sext_ln241_70"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:249 %mul_ln241_35 = mul i34 %sext_ln241_71, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_35"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:250 %sext_ln241_72 = sext i34 %mul_ln241_35

]]></Node>
<StgValue><ssdm name="sext_ln241_72"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:253 %mul_ln241_36 = mul i34 %sext_ln241_73, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_36"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:254 %sext_ln241_74 = sext i34 %mul_ln241_36

]]></Node>
<StgValue><ssdm name="sext_ln241_74"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:257 %mul_ln241_37 = mul i34 %sext_ln241_75, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_37"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:258 %sext_ln241_76 = sext i34 %mul_ln241_37

]]></Node>
<StgValue><ssdm name="sext_ln241_76"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:261 %mul_ln241_38 = mul i34 %sext_ln241_77, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_38"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:262 %sext_ln241_78 = sext i34 %mul_ln241_38

]]></Node>
<StgValue><ssdm name="sext_ln241_78"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:265 %mul_ln241_39 = mul i34 %sext_ln241_79, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_39"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:266 %sext_ln241_80 = sext i34 %mul_ln241_39

]]></Node>
<StgValue><ssdm name="sext_ln241_80"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:269 %mul_ln241_40 = mul i34 %sext_ln241_81, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_40"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:270 %sext_ln241_82 = sext i34 %mul_ln241_40

]]></Node>
<StgValue><ssdm name="sext_ln241_82"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:273 %mul_ln241_41 = mul i34 %sext_ln241_83, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_41"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:274 %sext_ln241_84 = sext i34 %mul_ln241_41

]]></Node>
<StgValue><ssdm name="sext_ln241_84"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:277 %mul_ln241_42 = mul i34 %sext_ln241_85, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_42"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:278 %sext_ln241_86 = sext i34 %mul_ln241_42

]]></Node>
<StgValue><ssdm name="sext_ln241_86"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:281 %mul_ln241_43 = mul i34 %sext_ln241_87, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_43"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:282 %sext_ln241_88 = sext i34 %mul_ln241_43

]]></Node>
<StgValue><ssdm name="sext_ln241_88"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:285 %mul_ln241_44 = mul i34 %sext_ln241_89, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_44"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:286 %sext_ln241_90 = sext i34 %mul_ln241_44

]]></Node>
<StgValue><ssdm name="sext_ln241_90"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:289 %mul_ln241_45 = mul i34 %sext_ln241_91, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_45"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:290 %sext_ln241_92 = sext i34 %mul_ln241_45

]]></Node>
<StgValue><ssdm name="sext_ln241_92"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:293 %mul_ln241_46 = mul i34 %sext_ln241_93, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_46"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:294 %sext_ln241_94 = sext i34 %mul_ln241_46

]]></Node>
<StgValue><ssdm name="sext_ln241_94"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:297 %mul_ln241_47 = mul i34 %sext_ln241_95, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_47"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:298 %sext_ln241_96 = sext i34 %mul_ln241_47

]]></Node>
<StgValue><ssdm name="sext_ln241_96"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:301 %mul_ln241_48 = mul i34 %sext_ln241_97, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_48"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:302 %sext_ln241_98 = sext i34 %mul_ln241_48

]]></Node>
<StgValue><ssdm name="sext_ln241_98"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:305 %mul_ln241_49 = mul i34 %sext_ln241_99, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_49"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:306 %sext_ln241_100 = sext i34 %mul_ln241_49

]]></Node>
<StgValue><ssdm name="sext_ln241_100"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:309 %mul_ln241_50 = mul i34 %sext_ln241_101, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_50"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:310 %sext_ln241_102 = sext i34 %mul_ln241_50

]]></Node>
<StgValue><ssdm name="sext_ln241_102"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:313 %mul_ln241_51 = mul i34 %sext_ln241_103, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_51"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:314 %sext_ln241_104 = sext i34 %mul_ln241_51

]]></Node>
<StgValue><ssdm name="sext_ln241_104"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:317 %mul_ln241_52 = mul i34 %sext_ln241_105, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_52"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:318 %sext_ln241_106 = sext i34 %mul_ln241_52

]]></Node>
<StgValue><ssdm name="sext_ln241_106"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:321 %mul_ln241_53 = mul i34 %sext_ln241_107, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_53"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:322 %sext_ln241_108 = sext i34 %mul_ln241_53

]]></Node>
<StgValue><ssdm name="sext_ln241_108"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:325 %mul_ln241_54 = mul i34 %sext_ln241_109, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_54"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:326 %sext_ln241_110 = sext i34 %mul_ln241_54

]]></Node>
<StgValue><ssdm name="sext_ln241_110"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:329 %mul_ln241_55 = mul i34 %sext_ln241_111, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_55"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:330 %sext_ln241_112 = sext i34 %mul_ln241_55

]]></Node>
<StgValue><ssdm name="sext_ln241_112"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:333 %mul_ln241_56 = mul i34 %sext_ln241_113, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_56"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:334 %sext_ln241_114 = sext i34 %mul_ln241_56

]]></Node>
<StgValue><ssdm name="sext_ln241_114"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:337 %mul_ln241_57 = mul i34 %sext_ln241_115, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_57"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:338 %sext_ln241_116 = sext i34 %mul_ln241_57

]]></Node>
<StgValue><ssdm name="sext_ln241_116"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:341 %mul_ln241_58 = mul i34 %sext_ln241_117, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_58"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:342 %sext_ln241_118 = sext i34 %mul_ln241_58

]]></Node>
<StgValue><ssdm name="sext_ln241_118"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:345 %mul_ln241_59 = mul i34 %sext_ln241_119, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_59"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:346 %sext_ln241_120 = sext i34 %mul_ln241_59

]]></Node>
<StgValue><ssdm name="sext_ln241_120"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:349 %mul_ln241_60 = mul i34 %sext_ln241_121, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_60"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:350 %sext_ln241_122 = sext i34 %mul_ln241_60

]]></Node>
<StgValue><ssdm name="sext_ln241_122"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:353 %mul_ln241_61 = mul i34 %sext_ln241_123, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_61"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:354 %sext_ln241_124 = sext i34 %mul_ln241_61

]]></Node>
<StgValue><ssdm name="sext_ln241_124"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:357 %mul_ln241_62 = mul i34 %sext_ln241_125, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_62"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:358 %sext_ln241_126 = sext i34 %mul_ln241_62

]]></Node>
<StgValue><ssdm name="sext_ln241_126"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:361 %mul_ln241_63 = mul i34 %sext_ln241_127, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_63"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:362 %sext_ln241_128 = sext i34 %mul_ln241_63

]]></Node>
<StgValue><ssdm name="sext_ln241_128"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:365 %mul_ln241_64 = mul i34 %sext_ln241_129, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_64"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:366 %sext_ln241_130 = sext i34 %mul_ln241_64

]]></Node>
<StgValue><ssdm name="sext_ln241_130"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:369 %mul_ln241_65 = mul i34 %sext_ln241_131, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_65"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:370 %sext_ln241_132 = sext i34 %mul_ln241_65

]]></Node>
<StgValue><ssdm name="sext_ln241_132"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:373 %mul_ln241_66 = mul i34 %sext_ln241_133, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_66"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:374 %sext_ln241_134 = sext i34 %mul_ln241_66

]]></Node>
<StgValue><ssdm name="sext_ln241_134"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:377 %mul_ln241_67 = mul i34 %sext_ln241_135, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_67"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:378 %sext_ln241_136 = sext i34 %mul_ln241_67

]]></Node>
<StgValue><ssdm name="sext_ln241_136"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:381 %mul_ln241_68 = mul i34 %sext_ln241_137, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_68"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:382 %sext_ln241_138 = sext i34 %mul_ln241_68

]]></Node>
<StgValue><ssdm name="sext_ln241_138"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:385 %mul_ln241_69 = mul i34 %sext_ln241_139, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_69"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:386 %sext_ln241_140 = sext i34 %mul_ln241_69

]]></Node>
<StgValue><ssdm name="sext_ln241_140"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:389 %mul_ln241_70 = mul i34 %sext_ln241_141, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_70"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:391 %sext_ln241_142 = sext i34 %mul_ln241_70

]]></Node>
<StgValue><ssdm name="sext_ln241_142"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:392 %weights_l1_1_load = load i3 %weights_l1_1_addr

]]></Node>
<StgValue><ssdm name="weights_l1_1_load"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:393 %shl_ln241_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_1_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_2"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:394 %sub_ln241_8 = sub i42 %shl_ln241_2, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:396 %weights_l1_2_load = load i3 %weights_l1_2_addr

]]></Node>
<StgValue><ssdm name="weights_l1_2_load"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:397 %shl_ln241_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_2_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_3"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:398 %sub_ln241_9 = sub i42 %shl_ln241_3, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:400 %weights_l1_3_load = load i3 %weights_l1_3_addr

]]></Node>
<StgValue><ssdm name="weights_l1_3_load"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:401 %shl_ln241_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_4"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:402 %sub_ln241_10 = sub i42 %shl_ln241_4, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:404 %weights_l1_4_load = load i3 %weights_l1_4_addr

]]></Node>
<StgValue><ssdm name="weights_l1_4_load"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:405 %shl_ln241_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_4_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_5"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:406 %sub_ln241_11 = sub i42 %shl_ln241_5, i42 %sext_ln241_24

]]></Node>
<StgValue><ssdm name="sub_ln241_11"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:408 %weights_l1_5_load = load i3 %weights_l1_5_addr

]]></Node>
<StgValue><ssdm name="weights_l1_5_load"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:409 %shl_ln241_6 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_5_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_6"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:410 %sub_ln241_12 = sub i42 %shl_ln241_6, i42 %sext_ln241_26

]]></Node>
<StgValue><ssdm name="sub_ln241_12"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:412 %weights_l1_6_load = load i3 %weights_l1_6_addr

]]></Node>
<StgValue><ssdm name="weights_l1_6_load"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:413 %shl_ln241_7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_6_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_7"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:414 %sub_ln241_13 = sub i42 %shl_ln241_7, i42 %sext_ln241_28

]]></Node>
<StgValue><ssdm name="sub_ln241_13"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:416 %weights_l1_7_load = load i3 %weights_l1_7_addr

]]></Node>
<StgValue><ssdm name="weights_l1_7_load"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:417 %shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_7_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_s"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:418 %sub_ln241_14 = sub i42 %shl_ln241_s, i42 %sext_ln241_30

]]></Node>
<StgValue><ssdm name="sub_ln241_14"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:420 %weights_l1_8_load = load i3 %weights_l1_8_addr

]]></Node>
<StgValue><ssdm name="weights_l1_8_load"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:421 %shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_8_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_8"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:422 %sub_ln241_15 = sub i42 %shl_ln241_8, i42 %sext_ln241_32

]]></Node>
<StgValue><ssdm name="sub_ln241_15"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:424 %weights_l1_9_load = load i3 %weights_l1_9_addr

]]></Node>
<StgValue><ssdm name="weights_l1_9_load"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:425 %shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_9_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_9"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:426 %sub_ln241_16 = sub i42 %shl_ln241_9, i42 %sext_ln241_34

]]></Node>
<StgValue><ssdm name="sub_ln241_16"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:428 %weights_l1_10_load = load i3 %weights_l1_10_addr

]]></Node>
<StgValue><ssdm name="weights_l1_10_load"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:429 %shl_ln241_10 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_10_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_10"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:430 %sub_ln241_17 = sub i42 %shl_ln241_10, i42 %sext_ln241_36

]]></Node>
<StgValue><ssdm name="sub_ln241_17"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:432 %weights_l1_11_load = load i3 %weights_l1_11_addr

]]></Node>
<StgValue><ssdm name="weights_l1_11_load"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:433 %shl_ln241_11 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_11_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_11"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:434 %sub_ln241_18 = sub i42 %shl_ln241_11, i42 %sext_ln241_38

]]></Node>
<StgValue><ssdm name="sub_ln241_18"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:436 %weights_l1_12_load = load i3 %weights_l1_12_addr

]]></Node>
<StgValue><ssdm name="weights_l1_12_load"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:437 %shl_ln241_12 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_12_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_12"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:438 %sub_ln241_19 = sub i42 %shl_ln241_12, i42 %sext_ln241_40

]]></Node>
<StgValue><ssdm name="sub_ln241_19"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:440 %weights_l1_13_load = load i3 %weights_l1_13_addr

]]></Node>
<StgValue><ssdm name="weights_l1_13_load"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:441 %shl_ln241_13 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_13_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_13"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:442 %sub_ln241_20 = sub i42 %shl_ln241_13, i42 %sext_ln241_42

]]></Node>
<StgValue><ssdm name="sub_ln241_20"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:444 %weights_l1_14_load = load i3 %weights_l1_14_addr

]]></Node>
<StgValue><ssdm name="weights_l1_14_load"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:445 %shl_ln241_14 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_14_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_14"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:446 %sub_ln241_21 = sub i42 %shl_ln241_14, i42 %sext_ln241_44

]]></Node>
<StgValue><ssdm name="sub_ln241_21"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:448 %weights_l1_15_load = load i3 %weights_l1_15_addr

]]></Node>
<StgValue><ssdm name="weights_l1_15_load"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:449 %shl_ln241_15 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_15_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_15"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:450 %sub_ln241_22 = sub i42 %shl_ln241_15, i42 %sext_ln241_46

]]></Node>
<StgValue><ssdm name="sub_ln241_22"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:452 %weights_l1_16_load = load i3 %weights_l1_16_addr

]]></Node>
<StgValue><ssdm name="weights_l1_16_load"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:453 %shl_ln241_16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_16_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_16"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:454 %sub_ln241_23 = sub i42 %shl_ln241_16, i42 %sext_ln241_48

]]></Node>
<StgValue><ssdm name="sub_ln241_23"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:456 %weights_l1_17_load = load i3 %weights_l1_17_addr

]]></Node>
<StgValue><ssdm name="weights_l1_17_load"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:457 %shl_ln241_17 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_17_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_17"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:458 %sub_ln241_24 = sub i42 %shl_ln241_17, i42 %sext_ln241_50

]]></Node>
<StgValue><ssdm name="sub_ln241_24"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:460 %weights_l1_18_load = load i3 %weights_l1_18_addr

]]></Node>
<StgValue><ssdm name="weights_l1_18_load"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:461 %shl_ln241_18 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_18_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_18"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:462 %sub_ln241_25 = sub i42 %shl_ln241_18, i42 %sext_ln241_52

]]></Node>
<StgValue><ssdm name="sub_ln241_25"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:464 %weights_l1_19_load = load i3 %weights_l1_19_addr

]]></Node>
<StgValue><ssdm name="weights_l1_19_load"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:465 %shl_ln241_19 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_19_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_19"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:466 %sub_ln241_26 = sub i42 %shl_ln241_19, i42 %sext_ln241_54

]]></Node>
<StgValue><ssdm name="sub_ln241_26"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:468 %weights_l1_20_load = load i3 %weights_l1_20_addr

]]></Node>
<StgValue><ssdm name="weights_l1_20_load"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:469 %shl_ln241_20 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_20_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_20"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:470 %sub_ln241_27 = sub i42 %shl_ln241_20, i42 %sext_ln241_56

]]></Node>
<StgValue><ssdm name="sub_ln241_27"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:472 %weights_l1_21_load = load i3 %weights_l1_21_addr

]]></Node>
<StgValue><ssdm name="weights_l1_21_load"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:473 %shl_ln241_21 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_21_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_21"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:474 %sub_ln241_28 = sub i42 %shl_ln241_21, i42 %sext_ln241_58

]]></Node>
<StgValue><ssdm name="sub_ln241_28"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:476 %weights_l1_22_load = load i3 %weights_l1_22_addr

]]></Node>
<StgValue><ssdm name="weights_l1_22_load"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:477 %shl_ln241_22 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_22_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_22"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:478 %sub_ln241_29 = sub i42 %shl_ln241_22, i42 %sext_ln241_60

]]></Node>
<StgValue><ssdm name="sub_ln241_29"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:480 %weights_l1_23_load = load i3 %weights_l1_23_addr

]]></Node>
<StgValue><ssdm name="weights_l1_23_load"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:481 %shl_ln241_23 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_23_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_23"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:482 %sub_ln241_30 = sub i42 %shl_ln241_23, i42 %sext_ln241_62

]]></Node>
<StgValue><ssdm name="sub_ln241_30"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:484 %weights_l1_24_load = load i3 %weights_l1_24_addr

]]></Node>
<StgValue><ssdm name="weights_l1_24_load"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:485 %shl_ln241_24 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_24_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_24"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:486 %sub_ln241_31 = sub i42 %shl_ln241_24, i42 %sext_ln241_64

]]></Node>
<StgValue><ssdm name="sub_ln241_31"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:488 %weights_l1_25_load = load i3 %weights_l1_25_addr

]]></Node>
<StgValue><ssdm name="weights_l1_25_load"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:489 %shl_ln241_25 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_25_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_25"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:490 %sub_ln241_32 = sub i42 %shl_ln241_25, i42 %sext_ln241_66

]]></Node>
<StgValue><ssdm name="sub_ln241_32"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:492 %weights_l1_26_load = load i3 %weights_l1_26_addr

]]></Node>
<StgValue><ssdm name="weights_l1_26_load"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:493 %shl_ln241_26 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_26_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_26"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:494 %sub_ln241_33 = sub i42 %shl_ln241_26, i42 %sext_ln241_68

]]></Node>
<StgValue><ssdm name="sub_ln241_33"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:496 %weights_l1_27_load = load i3 %weights_l1_27_addr

]]></Node>
<StgValue><ssdm name="weights_l1_27_load"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:497 %shl_ln241_27 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_27_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_27"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:498 %sub_ln241_34 = sub i42 %shl_ln241_27, i42 %sext_ln241_70

]]></Node>
<StgValue><ssdm name="sub_ln241_34"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:500 %weights_l1_28_load = load i3 %weights_l1_28_addr

]]></Node>
<StgValue><ssdm name="weights_l1_28_load"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:501 %shl_ln241_28 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_28_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_28"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:502 %sub_ln241_35 = sub i42 %shl_ln241_28, i42 %sext_ln241_72

]]></Node>
<StgValue><ssdm name="sub_ln241_35"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:504 %weights_l1_29_load = load i3 %weights_l1_29_addr

]]></Node>
<StgValue><ssdm name="weights_l1_29_load"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:505 %shl_ln241_29 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_29_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_29"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:506 %sub_ln241_36 = sub i42 %shl_ln241_29, i42 %sext_ln241_74

]]></Node>
<StgValue><ssdm name="sub_ln241_36"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:508 %weights_l1_30_load = load i3 %weights_l1_30_addr

]]></Node>
<StgValue><ssdm name="weights_l1_30_load"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:509 %shl_ln241_30 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_30_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_30"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:510 %sub_ln241_37 = sub i42 %shl_ln241_30, i42 %sext_ln241_76

]]></Node>
<StgValue><ssdm name="sub_ln241_37"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:512 %weights_l1_31_load = load i3 %weights_l1_31_addr

]]></Node>
<StgValue><ssdm name="weights_l1_31_load"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:513 %shl_ln241_31 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_31_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_31"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:514 %sub_ln241_38 = sub i42 %shl_ln241_31, i42 %sext_ln241_78

]]></Node>
<StgValue><ssdm name="sub_ln241_38"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:516 %weights_l1_32_load = load i3 %weights_l1_32_addr

]]></Node>
<StgValue><ssdm name="weights_l1_32_load"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:517 %shl_ln241_32 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_32_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_32"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:518 %sub_ln241_39 = sub i42 %shl_ln241_32, i42 %sext_ln241_80

]]></Node>
<StgValue><ssdm name="sub_ln241_39"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:520 %weights_l1_33_load = load i3 %weights_l1_33_addr

]]></Node>
<StgValue><ssdm name="weights_l1_33_load"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:521 %shl_ln241_33 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_33_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_33"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:522 %sub_ln241_40 = sub i42 %shl_ln241_33, i42 %sext_ln241_82

]]></Node>
<StgValue><ssdm name="sub_ln241_40"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:524 %weights_l1_34_load = load i3 %weights_l1_34_addr

]]></Node>
<StgValue><ssdm name="weights_l1_34_load"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:525 %shl_ln241_34 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_34_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_34"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:526 %sub_ln241_41 = sub i42 %shl_ln241_34, i42 %sext_ln241_84

]]></Node>
<StgValue><ssdm name="sub_ln241_41"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:528 %weights_l1_35_load = load i3 %weights_l1_35_addr

]]></Node>
<StgValue><ssdm name="weights_l1_35_load"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:529 %shl_ln241_35 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_35_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_35"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:530 %sub_ln241_42 = sub i42 %shl_ln241_35, i42 %sext_ln241_86

]]></Node>
<StgValue><ssdm name="sub_ln241_42"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:532 %weights_l1_36_load = load i3 %weights_l1_36_addr

]]></Node>
<StgValue><ssdm name="weights_l1_36_load"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:533 %shl_ln241_36 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_36_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_36"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:534 %sub_ln241_43 = sub i42 %shl_ln241_36, i42 %sext_ln241_88

]]></Node>
<StgValue><ssdm name="sub_ln241_43"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:536 %weights_l1_37_load = load i3 %weights_l1_37_addr

]]></Node>
<StgValue><ssdm name="weights_l1_37_load"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:537 %shl_ln241_37 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_37_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_37"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:538 %sub_ln241_44 = sub i42 %shl_ln241_37, i42 %sext_ln241_90

]]></Node>
<StgValue><ssdm name="sub_ln241_44"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:540 %weights_l1_38_load = load i3 %weights_l1_38_addr

]]></Node>
<StgValue><ssdm name="weights_l1_38_load"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:541 %shl_ln241_38 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_38_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_38"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:542 %sub_ln241_45 = sub i42 %shl_ln241_38, i42 %sext_ln241_92

]]></Node>
<StgValue><ssdm name="sub_ln241_45"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:544 %weights_l1_39_load = load i3 %weights_l1_39_addr

]]></Node>
<StgValue><ssdm name="weights_l1_39_load"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:545 %shl_ln241_39 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_39_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_39"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:546 %sub_ln241_46 = sub i42 %shl_ln241_39, i42 %sext_ln241_94

]]></Node>
<StgValue><ssdm name="sub_ln241_46"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:548 %weights_l1_40_load = load i3 %weights_l1_40_addr

]]></Node>
<StgValue><ssdm name="weights_l1_40_load"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:549 %shl_ln241_40 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_40_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_40"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:550 %sub_ln241_47 = sub i42 %shl_ln241_40, i42 %sext_ln241_96

]]></Node>
<StgValue><ssdm name="sub_ln241_47"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:552 %weights_l1_41_load = load i3 %weights_l1_41_addr

]]></Node>
<StgValue><ssdm name="weights_l1_41_load"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:553 %shl_ln241_41 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_41_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_41"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:554 %sub_ln241_48 = sub i42 %shl_ln241_41, i42 %sext_ln241_98

]]></Node>
<StgValue><ssdm name="sub_ln241_48"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:556 %weights_l1_42_load = load i3 %weights_l1_42_addr

]]></Node>
<StgValue><ssdm name="weights_l1_42_load"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:557 %shl_ln241_42 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_42_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_42"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:558 %sub_ln241_49 = sub i42 %shl_ln241_42, i42 %sext_ln241_100

]]></Node>
<StgValue><ssdm name="sub_ln241_49"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:560 %weights_l1_43_load = load i3 %weights_l1_43_addr

]]></Node>
<StgValue><ssdm name="weights_l1_43_load"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:561 %shl_ln241_43 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_43_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_43"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:562 %sub_ln241_50 = sub i42 %shl_ln241_43, i42 %sext_ln241_102

]]></Node>
<StgValue><ssdm name="sub_ln241_50"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:564 %weights_l1_44_load = load i3 %weights_l1_44_addr

]]></Node>
<StgValue><ssdm name="weights_l1_44_load"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:565 %shl_ln241_44 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_44_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_44"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:566 %sub_ln241_51 = sub i42 %shl_ln241_44, i42 %sext_ln241_104

]]></Node>
<StgValue><ssdm name="sub_ln241_51"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:568 %weights_l1_45_load = load i3 %weights_l1_45_addr

]]></Node>
<StgValue><ssdm name="weights_l1_45_load"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:569 %shl_ln241_45 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_45_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_45"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:570 %sub_ln241_52 = sub i42 %shl_ln241_45, i42 %sext_ln241_106

]]></Node>
<StgValue><ssdm name="sub_ln241_52"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:572 %weights_l1_46_load = load i3 %weights_l1_46_addr

]]></Node>
<StgValue><ssdm name="weights_l1_46_load"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:573 %shl_ln241_46 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_46_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_46"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:574 %sub_ln241_53 = sub i42 %shl_ln241_46, i42 %sext_ln241_108

]]></Node>
<StgValue><ssdm name="sub_ln241_53"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:576 %weights_l1_47_load = load i3 %weights_l1_47_addr

]]></Node>
<StgValue><ssdm name="weights_l1_47_load"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:577 %shl_ln241_47 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_47_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_47"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:578 %sub_ln241_54 = sub i42 %shl_ln241_47, i42 %sext_ln241_110

]]></Node>
<StgValue><ssdm name="sub_ln241_54"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:580 %weights_l1_48_load = load i3 %weights_l1_48_addr

]]></Node>
<StgValue><ssdm name="weights_l1_48_load"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:581 %shl_ln241_48 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_48_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_48"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:582 %sub_ln241_55 = sub i42 %shl_ln241_48, i42 %sext_ln241_112

]]></Node>
<StgValue><ssdm name="sub_ln241_55"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:584 %weights_l1_49_load = load i3 %weights_l1_49_addr

]]></Node>
<StgValue><ssdm name="weights_l1_49_load"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:585 %shl_ln241_49 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_49_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_49"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:586 %sub_ln241_56 = sub i42 %shl_ln241_49, i42 %sext_ln241_114

]]></Node>
<StgValue><ssdm name="sub_ln241_56"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:588 %weights_l1_50_load = load i3 %weights_l1_50_addr

]]></Node>
<StgValue><ssdm name="weights_l1_50_load"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:589 %shl_ln241_50 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_50_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_50"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:590 %sub_ln241_57 = sub i42 %shl_ln241_50, i42 %sext_ln241_116

]]></Node>
<StgValue><ssdm name="sub_ln241_57"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:592 %weights_l1_51_load = load i3 %weights_l1_51_addr

]]></Node>
<StgValue><ssdm name="weights_l1_51_load"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:593 %shl_ln241_51 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_51_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_51"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:594 %sub_ln241_58 = sub i42 %shl_ln241_51, i42 %sext_ln241_118

]]></Node>
<StgValue><ssdm name="sub_ln241_58"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:596 %weights_l1_52_load = load i3 %weights_l1_52_addr

]]></Node>
<StgValue><ssdm name="weights_l1_52_load"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:597 %shl_ln241_52 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_52_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_52"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:598 %sub_ln241_59 = sub i42 %shl_ln241_52, i42 %sext_ln241_120

]]></Node>
<StgValue><ssdm name="sub_ln241_59"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:600 %weights_l1_53_load = load i3 %weights_l1_53_addr

]]></Node>
<StgValue><ssdm name="weights_l1_53_load"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:601 %shl_ln241_53 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_53_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_53"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:602 %sub_ln241_60 = sub i42 %shl_ln241_53, i42 %sext_ln241_122

]]></Node>
<StgValue><ssdm name="sub_ln241_60"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:604 %weights_l1_54_load = load i3 %weights_l1_54_addr

]]></Node>
<StgValue><ssdm name="weights_l1_54_load"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:605 %shl_ln241_54 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_54_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_54"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:606 %sub_ln241_61 = sub i42 %shl_ln241_54, i42 %sext_ln241_124

]]></Node>
<StgValue><ssdm name="sub_ln241_61"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:608 %weights_l1_55_load = load i3 %weights_l1_55_addr

]]></Node>
<StgValue><ssdm name="weights_l1_55_load"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:609 %shl_ln241_55 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_55_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_55"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:610 %sub_ln241_62 = sub i42 %shl_ln241_55, i42 %sext_ln241_126

]]></Node>
<StgValue><ssdm name="sub_ln241_62"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:612 %weights_l1_56_load = load i3 %weights_l1_56_addr

]]></Node>
<StgValue><ssdm name="weights_l1_56_load"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:613 %shl_ln241_56 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_56_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_56"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:614 %sub_ln241_63 = sub i42 %shl_ln241_56, i42 %sext_ln241_128

]]></Node>
<StgValue><ssdm name="sub_ln241_63"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:616 %weights_l1_57_load = load i3 %weights_l1_57_addr

]]></Node>
<StgValue><ssdm name="weights_l1_57_load"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:617 %shl_ln241_57 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_57_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_57"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:618 %sub_ln241_64 = sub i42 %shl_ln241_57, i42 %sext_ln241_130

]]></Node>
<StgValue><ssdm name="sub_ln241_64"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:620 %weights_l1_58_load = load i3 %weights_l1_58_addr

]]></Node>
<StgValue><ssdm name="weights_l1_58_load"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:621 %shl_ln241_58 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_58_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_58"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:622 %sub_ln241_65 = sub i42 %shl_ln241_58, i42 %sext_ln241_132

]]></Node>
<StgValue><ssdm name="sub_ln241_65"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:624 %weights_l1_59_load = load i3 %weights_l1_59_addr

]]></Node>
<StgValue><ssdm name="weights_l1_59_load"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:625 %shl_ln241_59 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_59_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_59"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:626 %sub_ln241_66 = sub i42 %shl_ln241_59, i42 %sext_ln241_134

]]></Node>
<StgValue><ssdm name="sub_ln241_66"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:628 %weights_l1_60_load = load i3 %weights_l1_60_addr

]]></Node>
<StgValue><ssdm name="weights_l1_60_load"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:629 %shl_ln241_60 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_60_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_60"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:630 %sub_ln241_67 = sub i42 %shl_ln241_60, i42 %sext_ln241_136

]]></Node>
<StgValue><ssdm name="sub_ln241_67"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:632 %weights_l1_61_load = load i3 %weights_l1_61_addr

]]></Node>
<StgValue><ssdm name="weights_l1_61_load"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:633 %shl_ln241_61 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_61_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_61"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:634 %sub_ln241_68 = sub i42 %shl_ln241_61, i42 %sext_ln241_138

]]></Node>
<StgValue><ssdm name="sub_ln241_68"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:636 %weights_l1_62_load = load i3 %weights_l1_62_addr

]]></Node>
<StgValue><ssdm name="weights_l1_62_load"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:637 %shl_ln241_62 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_62_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_62"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:638 %sub_ln241_69 = sub i42 %shl_ln241_62, i42 %sext_ln241_140

]]></Node>
<StgValue><ssdm name="sub_ln241_69"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:640 %weights_l1_63_load = load i3 %weights_l1_63_addr

]]></Node>
<StgValue><ssdm name="weights_l1_63_load"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:641 %shl_ln241_63 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l1_63_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_63"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:642 %sub_ln241_70 = sub i42 %shl_ln241_63, i42 %sext_ln241_142

]]></Node>
<StgValue><ssdm name="sub_ln241_70"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:711 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_237_2.i60.split:713 %biases_l1_load = load i3 %biases_l1_addr

]]></Node>
<StgValue><ssdm name="biases_l1_load"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i60.split:714 %shl_ln248_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l1_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln248_1"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i60.split:715 %sext_ln248_2 = sext i34 %mul_ln248

]]></Node>
<StgValue><ssdm name="sext_ln248_2"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:716 %sub_ln248 = sub i42 %shl_ln248_1, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0">
<![CDATA[
_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:1 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i60.split:2 %speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln235"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:3 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:12 %sub_ln241 = sub i42 %shl_ln241_1, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:13 %trunc_ln241_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_1"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:394 %sub_ln241_8 = sub i42 %shl_ln241_2, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:395 %trunc_ln241_2 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_2"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:398 %sub_ln241_9 = sub i42 %shl_ln241_3, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:399 %trunc_ln241_3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_3"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:402 %sub_ln241_10 = sub i42 %shl_ln241_4, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:403 %trunc_ln241_4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_4"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:406 %sub_ln241_11 = sub i42 %shl_ln241_5, i42 %sext_ln241_24

]]></Node>
<StgValue><ssdm name="sub_ln241_11"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:407 %trunc_ln241_5 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_11, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_5"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:410 %sub_ln241_12 = sub i42 %shl_ln241_6, i42 %sext_ln241_26

]]></Node>
<StgValue><ssdm name="sub_ln241_12"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:411 %trunc_ln241_6 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_12, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_6"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:414 %sub_ln241_13 = sub i42 %shl_ln241_7, i42 %sext_ln241_28

]]></Node>
<StgValue><ssdm name="sub_ln241_13"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:415 %trunc_ln241_7 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_13, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_7"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:418 %sub_ln241_14 = sub i42 %shl_ln241_s, i42 %sext_ln241_30

]]></Node>
<StgValue><ssdm name="sub_ln241_14"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:419 %trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_14, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_s"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:422 %sub_ln241_15 = sub i42 %shl_ln241_8, i42 %sext_ln241_32

]]></Node>
<StgValue><ssdm name="sub_ln241_15"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:423 %trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_15, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_8"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:426 %sub_ln241_16 = sub i42 %shl_ln241_9, i42 %sext_ln241_34

]]></Node>
<StgValue><ssdm name="sub_ln241_16"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:427 %trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_16, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_9"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:430 %sub_ln241_17 = sub i42 %shl_ln241_10, i42 %sext_ln241_36

]]></Node>
<StgValue><ssdm name="sub_ln241_17"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:431 %trunc_ln241_10 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_17, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_10"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:434 %sub_ln241_18 = sub i42 %shl_ln241_11, i42 %sext_ln241_38

]]></Node>
<StgValue><ssdm name="sub_ln241_18"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:435 %trunc_ln241_11 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_18, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_11"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:438 %sub_ln241_19 = sub i42 %shl_ln241_12, i42 %sext_ln241_40

]]></Node>
<StgValue><ssdm name="sub_ln241_19"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:439 %trunc_ln241_12 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_19, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_12"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:442 %sub_ln241_20 = sub i42 %shl_ln241_13, i42 %sext_ln241_42

]]></Node>
<StgValue><ssdm name="sub_ln241_20"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:443 %trunc_ln241_13 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_20, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_13"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:446 %sub_ln241_21 = sub i42 %shl_ln241_14, i42 %sext_ln241_44

]]></Node>
<StgValue><ssdm name="sub_ln241_21"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:447 %trunc_ln241_14 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_21, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_14"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:450 %sub_ln241_22 = sub i42 %shl_ln241_15, i42 %sext_ln241_46

]]></Node>
<StgValue><ssdm name="sub_ln241_22"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:451 %trunc_ln241_15 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_22, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_15"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:454 %sub_ln241_23 = sub i42 %shl_ln241_16, i42 %sext_ln241_48

]]></Node>
<StgValue><ssdm name="sub_ln241_23"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:455 %trunc_ln241_16 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_23, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_16"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:458 %sub_ln241_24 = sub i42 %shl_ln241_17, i42 %sext_ln241_50

]]></Node>
<StgValue><ssdm name="sub_ln241_24"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:459 %trunc_ln241_17 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_24, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_17"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:462 %sub_ln241_25 = sub i42 %shl_ln241_18, i42 %sext_ln241_52

]]></Node>
<StgValue><ssdm name="sub_ln241_25"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:463 %trunc_ln241_18 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_25, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_18"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:466 %sub_ln241_26 = sub i42 %shl_ln241_19, i42 %sext_ln241_54

]]></Node>
<StgValue><ssdm name="sub_ln241_26"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:467 %trunc_ln241_19 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_26, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_19"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:470 %sub_ln241_27 = sub i42 %shl_ln241_20, i42 %sext_ln241_56

]]></Node>
<StgValue><ssdm name="sub_ln241_27"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:471 %trunc_ln241_20 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_27, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_20"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:474 %sub_ln241_28 = sub i42 %shl_ln241_21, i42 %sext_ln241_58

]]></Node>
<StgValue><ssdm name="sub_ln241_28"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:475 %trunc_ln241_21 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_28, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_21"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:478 %sub_ln241_29 = sub i42 %shl_ln241_22, i42 %sext_ln241_60

]]></Node>
<StgValue><ssdm name="sub_ln241_29"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:479 %trunc_ln241_22 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_29, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_22"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:482 %sub_ln241_30 = sub i42 %shl_ln241_23, i42 %sext_ln241_62

]]></Node>
<StgValue><ssdm name="sub_ln241_30"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:483 %trunc_ln241_23 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_30, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_23"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:486 %sub_ln241_31 = sub i42 %shl_ln241_24, i42 %sext_ln241_64

]]></Node>
<StgValue><ssdm name="sub_ln241_31"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:487 %trunc_ln241_24 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_31, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_24"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:490 %sub_ln241_32 = sub i42 %shl_ln241_25, i42 %sext_ln241_66

]]></Node>
<StgValue><ssdm name="sub_ln241_32"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:491 %trunc_ln241_25 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_32, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_25"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:494 %sub_ln241_33 = sub i42 %shl_ln241_26, i42 %sext_ln241_68

]]></Node>
<StgValue><ssdm name="sub_ln241_33"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:495 %trunc_ln241_26 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_33, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_26"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:498 %sub_ln241_34 = sub i42 %shl_ln241_27, i42 %sext_ln241_70

]]></Node>
<StgValue><ssdm name="sub_ln241_34"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:499 %trunc_ln241_27 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_34, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_27"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:502 %sub_ln241_35 = sub i42 %shl_ln241_28, i42 %sext_ln241_72

]]></Node>
<StgValue><ssdm name="sub_ln241_35"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:503 %trunc_ln241_28 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_35, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_28"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:506 %sub_ln241_36 = sub i42 %shl_ln241_29, i42 %sext_ln241_74

]]></Node>
<StgValue><ssdm name="sub_ln241_36"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:507 %trunc_ln241_29 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_36, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_29"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:510 %sub_ln241_37 = sub i42 %shl_ln241_30, i42 %sext_ln241_76

]]></Node>
<StgValue><ssdm name="sub_ln241_37"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:511 %trunc_ln241_30 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_37, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_30"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:514 %sub_ln241_38 = sub i42 %shl_ln241_31, i42 %sext_ln241_78

]]></Node>
<StgValue><ssdm name="sub_ln241_38"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:515 %trunc_ln241_31 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_38, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_31"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:518 %sub_ln241_39 = sub i42 %shl_ln241_32, i42 %sext_ln241_80

]]></Node>
<StgValue><ssdm name="sub_ln241_39"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:519 %trunc_ln241_32 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_39, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_32"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:522 %sub_ln241_40 = sub i42 %shl_ln241_33, i42 %sext_ln241_82

]]></Node>
<StgValue><ssdm name="sub_ln241_40"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:523 %trunc_ln241_33 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_40, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_33"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:526 %sub_ln241_41 = sub i42 %shl_ln241_34, i42 %sext_ln241_84

]]></Node>
<StgValue><ssdm name="sub_ln241_41"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:527 %trunc_ln241_34 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_41, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_34"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:530 %sub_ln241_42 = sub i42 %shl_ln241_35, i42 %sext_ln241_86

]]></Node>
<StgValue><ssdm name="sub_ln241_42"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:531 %trunc_ln241_35 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_42, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_35"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:534 %sub_ln241_43 = sub i42 %shl_ln241_36, i42 %sext_ln241_88

]]></Node>
<StgValue><ssdm name="sub_ln241_43"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:535 %trunc_ln241_36 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_43, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_36"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:538 %sub_ln241_44 = sub i42 %shl_ln241_37, i42 %sext_ln241_90

]]></Node>
<StgValue><ssdm name="sub_ln241_44"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:539 %trunc_ln241_37 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_44, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_37"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:542 %sub_ln241_45 = sub i42 %shl_ln241_38, i42 %sext_ln241_92

]]></Node>
<StgValue><ssdm name="sub_ln241_45"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:543 %trunc_ln241_38 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_45, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_38"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:546 %sub_ln241_46 = sub i42 %shl_ln241_39, i42 %sext_ln241_94

]]></Node>
<StgValue><ssdm name="sub_ln241_46"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:547 %trunc_ln241_39 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_46, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_39"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:550 %sub_ln241_47 = sub i42 %shl_ln241_40, i42 %sext_ln241_96

]]></Node>
<StgValue><ssdm name="sub_ln241_47"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:551 %trunc_ln241_40 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_47, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_40"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:554 %sub_ln241_48 = sub i42 %shl_ln241_41, i42 %sext_ln241_98

]]></Node>
<StgValue><ssdm name="sub_ln241_48"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:555 %trunc_ln241_41 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_48, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_41"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:558 %sub_ln241_49 = sub i42 %shl_ln241_42, i42 %sext_ln241_100

]]></Node>
<StgValue><ssdm name="sub_ln241_49"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:559 %trunc_ln241_42 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_49, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_42"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:562 %sub_ln241_50 = sub i42 %shl_ln241_43, i42 %sext_ln241_102

]]></Node>
<StgValue><ssdm name="sub_ln241_50"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:563 %trunc_ln241_43 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_50, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_43"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:566 %sub_ln241_51 = sub i42 %shl_ln241_44, i42 %sext_ln241_104

]]></Node>
<StgValue><ssdm name="sub_ln241_51"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:567 %trunc_ln241_44 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_51, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_44"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:570 %sub_ln241_52 = sub i42 %shl_ln241_45, i42 %sext_ln241_106

]]></Node>
<StgValue><ssdm name="sub_ln241_52"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:571 %trunc_ln241_45 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_52, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_45"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:574 %sub_ln241_53 = sub i42 %shl_ln241_46, i42 %sext_ln241_108

]]></Node>
<StgValue><ssdm name="sub_ln241_53"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:575 %trunc_ln241_46 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_53, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_46"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:578 %sub_ln241_54 = sub i42 %shl_ln241_47, i42 %sext_ln241_110

]]></Node>
<StgValue><ssdm name="sub_ln241_54"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:579 %trunc_ln241_47 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_54, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_47"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:582 %sub_ln241_55 = sub i42 %shl_ln241_48, i42 %sext_ln241_112

]]></Node>
<StgValue><ssdm name="sub_ln241_55"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:583 %trunc_ln241_48 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_55, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_48"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:586 %sub_ln241_56 = sub i42 %shl_ln241_49, i42 %sext_ln241_114

]]></Node>
<StgValue><ssdm name="sub_ln241_56"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:587 %trunc_ln241_49 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_56, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_49"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:590 %sub_ln241_57 = sub i42 %shl_ln241_50, i42 %sext_ln241_116

]]></Node>
<StgValue><ssdm name="sub_ln241_57"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:591 %trunc_ln241_50 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_57, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_50"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:594 %sub_ln241_58 = sub i42 %shl_ln241_51, i42 %sext_ln241_118

]]></Node>
<StgValue><ssdm name="sub_ln241_58"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:595 %trunc_ln241_51 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_58, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_51"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:598 %sub_ln241_59 = sub i42 %shl_ln241_52, i42 %sext_ln241_120

]]></Node>
<StgValue><ssdm name="sub_ln241_59"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:599 %trunc_ln241_52 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_59, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_52"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:602 %sub_ln241_60 = sub i42 %shl_ln241_53, i42 %sext_ln241_122

]]></Node>
<StgValue><ssdm name="sub_ln241_60"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:603 %trunc_ln241_53 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_60, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_53"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:606 %sub_ln241_61 = sub i42 %shl_ln241_54, i42 %sext_ln241_124

]]></Node>
<StgValue><ssdm name="sub_ln241_61"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:607 %trunc_ln241_54 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_61, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_54"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:610 %sub_ln241_62 = sub i42 %shl_ln241_55, i42 %sext_ln241_126

]]></Node>
<StgValue><ssdm name="sub_ln241_62"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:611 %trunc_ln241_55 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_62, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_55"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:614 %sub_ln241_63 = sub i42 %shl_ln241_56, i42 %sext_ln241_128

]]></Node>
<StgValue><ssdm name="sub_ln241_63"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:615 %trunc_ln241_56 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_63, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_56"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:618 %sub_ln241_64 = sub i42 %shl_ln241_57, i42 %sext_ln241_130

]]></Node>
<StgValue><ssdm name="sub_ln241_64"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:619 %trunc_ln241_57 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_64, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_57"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:622 %sub_ln241_65 = sub i42 %shl_ln241_58, i42 %sext_ln241_132

]]></Node>
<StgValue><ssdm name="sub_ln241_65"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:623 %trunc_ln241_58 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_65, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_58"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:626 %sub_ln241_66 = sub i42 %shl_ln241_59, i42 %sext_ln241_134

]]></Node>
<StgValue><ssdm name="sub_ln241_66"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:627 %trunc_ln241_59 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_66, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_59"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:630 %sub_ln241_67 = sub i42 %shl_ln241_60, i42 %sext_ln241_136

]]></Node>
<StgValue><ssdm name="sub_ln241_67"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:631 %trunc_ln241_60 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_67, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_60"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:634 %sub_ln241_68 = sub i42 %shl_ln241_61, i42 %sext_ln241_138

]]></Node>
<StgValue><ssdm name="sub_ln241_68"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:635 %trunc_ln241_61 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_68, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_61"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:638 %sub_ln241_69 = sub i42 %shl_ln241_62, i42 %sext_ln241_140

]]></Node>
<StgValue><ssdm name="sub_ln241_69"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:639 %trunc_ln241_62 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_69, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_62"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:642 %sub_ln241_70 = sub i42 %shl_ln241_63, i42 %sext_ln241_142

]]></Node>
<StgValue><ssdm name="sub_ln241_70"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:643 %trunc_ln241_63 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_70, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_63"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:644 %store_ln241 = store i25 %trunc_ln241_1, i3 %weights_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:645 %store_ln241 = store i25 %trunc_ln241_2, i3 %weights_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:646 %store_ln241 = store i25 %trunc_ln241_3, i3 %weights_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:647 %store_ln241 = store i25 %trunc_ln241_4, i3 %weights_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:648 %store_ln241 = store i25 %trunc_ln241_5, i3 %weights_l1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:649 %store_ln241 = store i25 %trunc_ln241_6, i3 %weights_l1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:650 %store_ln241 = store i25 %trunc_ln241_7, i3 %weights_l1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:651 %store_ln241 = store i25 %trunc_ln241_s, i3 %weights_l1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:652 %store_ln241 = store i25 %trunc_ln241_8, i3 %weights_l1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:653 %store_ln241 = store i25 %trunc_ln241_9, i3 %weights_l1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:654 %store_ln241 = store i25 %trunc_ln241_10, i3 %weights_l1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:655 %store_ln241 = store i25 %trunc_ln241_11, i3 %weights_l1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:656 %store_ln241 = store i25 %trunc_ln241_12, i3 %weights_l1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:657 %store_ln241 = store i25 %trunc_ln241_13, i3 %weights_l1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:658 %store_ln241 = store i25 %trunc_ln241_14, i3 %weights_l1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:659 %store_ln241 = store i25 %trunc_ln241_15, i3 %weights_l1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:660 %store_ln241 = store i25 %trunc_ln241_16, i3 %weights_l1_16_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:661 %store_ln241 = store i25 %trunc_ln241_17, i3 %weights_l1_17_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:662 %store_ln241 = store i25 %trunc_ln241_18, i3 %weights_l1_18_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:663 %store_ln241 = store i25 %trunc_ln241_19, i3 %weights_l1_19_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:664 %store_ln241 = store i25 %trunc_ln241_20, i3 %weights_l1_20_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:665 %store_ln241 = store i25 %trunc_ln241_21, i3 %weights_l1_21_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:666 %store_ln241 = store i25 %trunc_ln241_22, i3 %weights_l1_22_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:667 %store_ln241 = store i25 %trunc_ln241_23, i3 %weights_l1_23_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:668 %store_ln241 = store i25 %trunc_ln241_24, i3 %weights_l1_24_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:669 %store_ln241 = store i25 %trunc_ln241_25, i3 %weights_l1_25_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:670 %store_ln241 = store i25 %trunc_ln241_26, i3 %weights_l1_26_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:671 %store_ln241 = store i25 %trunc_ln241_27, i3 %weights_l1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:672 %store_ln241 = store i25 %trunc_ln241_28, i3 %weights_l1_28_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:673 %store_ln241 = store i25 %trunc_ln241_29, i3 %weights_l1_29_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:674 %store_ln241 = store i25 %trunc_ln241_30, i3 %weights_l1_30_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:675 %store_ln241 = store i25 %trunc_ln241_31, i3 %weights_l1_31_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:676 %store_ln241 = store i25 %trunc_ln241_32, i3 %weights_l1_32_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:677 %store_ln241 = store i25 %trunc_ln241_33, i3 %weights_l1_33_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:678 %store_ln241 = store i25 %trunc_ln241_34, i3 %weights_l1_34_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:679 %store_ln241 = store i25 %trunc_ln241_35, i3 %weights_l1_35_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:680 %store_ln241 = store i25 %trunc_ln241_36, i3 %weights_l1_36_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:681 %store_ln241 = store i25 %trunc_ln241_37, i3 %weights_l1_37_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:682 %store_ln241 = store i25 %trunc_ln241_38, i3 %weights_l1_38_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:683 %store_ln241 = store i25 %trunc_ln241_39, i3 %weights_l1_39_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:684 %store_ln241 = store i25 %trunc_ln241_40, i3 %weights_l1_40_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:685 %store_ln241 = store i25 %trunc_ln241_41, i3 %weights_l1_41_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:686 %store_ln241 = store i25 %trunc_ln241_42, i3 %weights_l1_42_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:687 %store_ln241 = store i25 %trunc_ln241_43, i3 %weights_l1_43_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:688 %store_ln241 = store i25 %trunc_ln241_44, i3 %weights_l1_44_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:689 %store_ln241 = store i25 %trunc_ln241_45, i3 %weights_l1_45_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:690 %store_ln241 = store i25 %trunc_ln241_46, i3 %weights_l1_46_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:691 %store_ln241 = store i25 %trunc_ln241_47, i3 %weights_l1_47_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:692 %store_ln241 = store i25 %trunc_ln241_48, i3 %weights_l1_48_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:693 %store_ln241 = store i25 %trunc_ln241_49, i3 %weights_l1_49_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:694 %store_ln241 = store i25 %trunc_ln241_50, i3 %weights_l1_50_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:695 %store_ln241 = store i25 %trunc_ln241_51, i3 %weights_l1_51_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:696 %store_ln241 = store i25 %trunc_ln241_52, i3 %weights_l1_52_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:697 %store_ln241 = store i25 %trunc_ln241_53, i3 %weights_l1_53_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:698 %store_ln241 = store i25 %trunc_ln241_54, i3 %weights_l1_54_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:699 %store_ln241 = store i25 %trunc_ln241_55, i3 %weights_l1_55_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:700 %store_ln241 = store i25 %trunc_ln241_56, i3 %weights_l1_56_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:701 %store_ln241 = store i25 %trunc_ln241_57, i3 %weights_l1_57_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:702 %store_ln241 = store i25 %trunc_ln241_58, i3 %weights_l1_58_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:703 %store_ln241 = store i25 %trunc_ln241_59, i3 %weights_l1_59_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:704 %store_ln241 = store i25 %trunc_ln241_60, i3 %weights_l1_60_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:705 %store_ln241 = store i25 %trunc_ln241_61, i3 %weights_l1_61_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:706 %store_ln241 = store i25 %trunc_ln241_62, i3 %weights_l1_62_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:707 %store_ln241 = store i25 %trunc_ln241_63, i3 %weights_l1_63_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i60.split:716 %sub_ln248 = sub i42 %shl_ln248_1, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i60.split:717 %trunc_ln248_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:718 %store_ln248 = store i25 %trunc_ln248_1, i3 %biases_l1_addr

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i60.split:720 %br_ln235 = br void %VITIS_LOOP_237_2.i60

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
