--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml led_module.twx led_module.ncd -o led_module.twr
led_module.pcf -ucf pininig.ucf

Design file:              led_module.ncd
Physical constraint file: led_module.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        10.065(R)|      SLOW  |         4.502(R)|      FAST  |clock_BUFGP       |   0.000|
led<1>      |        10.352(R)|      SLOW  |         4.926(R)|      FAST  |clock_BUFGP       |   0.000|
led<2>      |         9.960(R)|      SLOW  |         4.468(R)|      FAST  |clock_BUFGP       |   0.000|
led<3>      |        10.424(R)|      SLOW  |         5.008(R)|      FAST  |clock_BUFGP       |   0.000|
led<4>      |        10.689(R)|      SLOW  |         4.954(R)|      FAST  |clock_BUFGP       |   0.000|
led<5>      |        10.334(R)|      SLOW  |         4.812(R)|      FAST  |clock_BUFGP       |   0.000|
led<6>      |        10.563(R)|      SLOW  |         4.889(R)|      FAST  |clock_BUFGP       |   0.000|
led<7>      |         9.793(R)|      SLOW  |         4.549(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.431|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 09 01:41:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



