

================================================================
== Vivado HLS Report for 'flattening_layer'
================================================================
* Date:           Thu Apr 13 22:45:22 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.834|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  421|  421|  421|  421|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  420|  420|        42|          -|          -|    10|    no    |
        | + Loop 1.1      |   40|   40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      76|    227|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_228_p2   |     +    |      0|  0|  15|           8|           1|
    |add_ln17_fu_174_p2     |     +    |      0|  0|  15|           8|           3|
    |add_ln203_2_fu_213_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln203_fu_184_p2    |     +    |      0|  0|  15|           7|           7|
    |c_fu_203_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_138_p2            |     +    |      0|  0|  13|           4|           1|
    |index_fu_144_p2        |     +    |      0|  0|  15|           8|           5|
    |r_fu_168_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_132_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln13_fu_162_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln14_fu_197_p2    |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 140|          60|          40|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  33|          6|    1|          6|
    |c_0_reg_121      |   9|          2|    3|          6|
    |f_0_reg_77       |   9|          2|    4|          8|
    |index_0_reg_65   |   9|          2|    8|         16|
    |index_1_reg_88   |   9|          2|    8|         16|
    |index_2_reg_110  |   9|          2|    8|         16|
    |r_0_reg_99       |   9|          2|    3|          6|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  87|         18|   35|         74|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln17_reg_260    |  8|   0|    8|          0|
    |ap_CS_fsm           |  5|   0|    5|          0|
    |c_0_reg_121         |  3|   0|    3|          0|
    |c_reg_273           |  3|   0|    3|          0|
    |f_0_reg_77          |  4|   0|    4|          0|
    |f_reg_237           |  4|   0|    4|          0|
    |index_0_reg_65      |  8|   0|    8|          0|
    |index_1_reg_88      |  8|   0|    8|          0|
    |index_2_reg_110     |  8|   0|    8|          0|
    |index_reg_242       |  8|   0|    8|          0|
    |r_0_reg_99          |  3|   0|    3|          0|
    |r_reg_255           |  3|   0|    3|          0|
    |tmp_9_cast_reg_265  |  7|   0|    9|          2|
    |zext_ln13_reg_247   |  4|   0|    7|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 76|   0|   81|          5|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_done                   | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | flattening_layer | return value |
|pool_features_V_address0  | out |    8|  ap_memory |  pool_features_V |     array    |
|pool_features_V_ce0       | out |    1|  ap_memory |  pool_features_V |     array    |
|pool_features_V_q0        |  in |   13|  ap_memory |  pool_features_V |     array    |
|flat_array_V_address0     | out |    8|  ap_memory |   flat_array_V   |     array    |
|flat_array_V_ce0          | out |    1|  ap_memory |   flat_array_V   |     array    |
|flat_array_V_we0          | out |    1|  ap_memory |   flat_array_V   |     array    |
|flat_array_V_d0           | out |   13|  ap_memory |   flat_array_V   |     array    |
+--------------------------+-----+-----+------------+------------------+--------------+

