// Seed: 3580909555
module module_0;
  logic [7:0] id_2;
  assign module_1.id_1 = 0;
  assign id_2[1] = id_1 - 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
    , id_16,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4
    , id_17,
    output wor id_5,
    output tri1 id_6,
    output uwire id_7,
    input supply1 id_8
    , id_18,
    output wor id_9,
    output tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14
);
  uwire id_19 = id_2;
  wire  id_20;
  tri   id_21 = 1;
  xor primCall (
      id_0,
      id_1,
      id_11,
      id_12,
      id_13,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_3,
      id_8
  );
  supply1 id_22 = id_13;
  module_0 modCall_1 ();
  assign #1 id_17[1+:1] = 1;
endmodule
