<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element ISP1362_IF_0
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element altpll_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "134231216";
         type = "long";
      }
   }
   element sram_bridge_0.avalon_slave_0
   {
      datum baseAddress
      {
         value = "201326592";
         type = "long";
      }
   }
   element altpll_0.c0
   {
      datum _clockDomain
      {
         value = "altpll_sys";
         type = "String";
      }
   }
   element c0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element c0_001
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element altpll_0.c1
   {
      datum _clockDomain
      {
         value = "altpll_sdram";
         type = "String";
      }
   }
   element altpll_0.c2
   {
      datum _clockDomain
      {
         value = "altpll_io";
         type = "String";
      }
   }
   element cfi_flash_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tse_mac.control_port
   {
      datum baseAddress
      {
         value = "134230016";
         type = "long";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sgdma_rx.csr
   {
      datum baseAddress
      {
         value = "134231104";
         type = "long";
      }
   }
   element sgdma_tx.csr
   {
      datum baseAddress
      {
         value = "134231040";
         type = "long";
      }
   }
   element ISP1362_IF_0.dc_clock_reset
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element descriptor_memory
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element eep_i2c_scl
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element eep_i2c_sda
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element func_sel
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "134227968";
         type = "long";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element lcd_0
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_tx.m_read
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element mm_clock_crossing_bridge_0
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element onchip_memory2_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_tx.out
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element altpll_0.pll_slave
   {
      datum baseAddress
      {
         value = "134231200";
         type = "long";
      }
   }
   element timer.s1
   {
      datum baseAddress
      {
         value = "134231168";
         type = "long";
      }
   }
   element sdram_0.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element descriptor_memory.s1
   {
      datum baseAddress
      {
         value = "134221824";
         type = "long";
      }
   }
   element sd_clk
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sd_cmd
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sd_dat
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sd_wp_n
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sdram_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=/home/alex/socp-test/next/hwtest/simple}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_rx
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_tx
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element spi_0
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element spi_1
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sram_bridge_0
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sysid_qsys_0
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element test_runner_0
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tri_state_bridge_flash_bridge_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tri_state_bridge_flash_pinSharer_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tse_mac
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element uart_0
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element usb
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="auto" />
 <parameter name="deviceFamily" value="CYCLONEIVE" />
 <parameter name="deviceSpeedGrade" value="" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="de2115sys.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1333996182316" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="altpll_0_c1" internal="altpll_0.c1" type="clock" dir="start">
  <port name="altpll_sdram" internal="c1" />
 </interface>
 <interface
   name="altpll_0_phasedone_conduit"
   internal="altpll_0.phasedone_conduit"
   type="conduit"
   dir="end">
  <port name="phasedone_from_the_altpll_0" internal="phasedone" />
 </interface>
 <interface
   name="clk_0_clk_in_reset"
   internal="clk_0.clk_in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="reset_n" />
 </interface>
 <interface name="sdram_0_wire" internal="sdram_0.wire" type="conduit" dir="end">
  <port name="zs_addr_from_the_sdram_0" internal="zs_addr" />
  <port name="zs_ba_from_the_sdram_0" internal="zs_ba" />
  <port name="zs_cas_n_from_the_sdram_0" internal="zs_cas_n" />
  <port name="zs_cke_from_the_sdram_0" internal="zs_cke" />
  <port name="zs_cs_n_from_the_sdram_0" internal="zs_cs_n" />
  <port name="zs_dq_to_and_from_the_sdram_0" internal="zs_dq" />
  <port name="zs_dqm_from_the_sdram_0" internal="zs_dqm" />
  <port name="zs_ras_n_from_the_sdram_0" internal="zs_ras_n" />
  <port name="zs_we_n_from_the_sdram_0" internal="zs_we_n" />
 </interface>
 <interface
   name="tri_state_bridge_flash_bridge_0_out"
   internal="tri_state_bridge_flash_bridge_0.out"
   type="conduit"
   dir="end">
  <port
     name="address_to_the_cfi_flash_0"
     internal="address_to_the_cfi_flash_0" />
  <port
     name="write_n_to_the_cfi_flash_0"
     internal="write_n_to_the_cfi_flash_0" />
  <port
     name="data_to_and_from_the_cfi_flash_0"
     internal="data_to_and_from_the_cfi_flash_0" />
  <port name="read_n_to_the_cfi_flash_0" internal="read_n_to_the_cfi_flash_0" />
  <port
     name="select_n_to_the_cfi_flash_0"
     internal="select_n_to_the_cfi_flash_0" />
 </interface>
 <interface name="c0_out_clk" internal="c0.out_clk" type="clock" dir="start">
  <port name="c0_out_clk_out" internal="out_clk" />
 </interface>
 <interface
   name="altpll_0_areset_conduit"
   internal="altpll_0.areset_conduit"
   type="conduit"
   dir="end">
  <port name="areset_to_the_altpll_0" internal="areset" />
 </interface>
 <interface
   name="altpll_0_locked_conduit"
   internal="altpll_0.locked_conduit"
   type="conduit"
   dir="end">
  <port name="locked_from_the_altpll_0" internal="locked" />
 </interface>
 <interface name="clk_0_clk_in" internal="clk_0.clk_in" type="clock" dir="end">
  <port name="clk_0" internal="in_clk" />
 </interface>
 <interface
   name="usb_conduit_end"
   internal="usb.conduit_end"
   type="conduit"
   dir="end">
  <port name="USB_DATA_to_and_from_the_usb" internal="USB_DATA" />
  <port name="USB_ADDR_from_the_usb" internal="USB_ADDR" />
  <port name="USB_RD_N_from_the_usb" internal="USB_RD_N" />
  <port name="USB_WR_N_from_the_usb" internal="USB_WR_N" />
  <port name="USB_CS_N_from_the_usb" internal="USB_CS_N" />
  <port name="USB_RST_N_from_the_usb" internal="USB_RST_N" />
  <port name="USB_INT0_to_the_usb" internal="USB_INT0" />
  <port name="USB_INT1_to_the_usb" internal="USB_INT1" />
 </interface>
 <interface
   name="ISP1362_IF_0_conduit_end"
   internal="ISP1362_IF_0.conduit_end"
   type="conduit"
   dir="end">
  <port name="USB_DATA_to_and_from_the_ISP1362_IF_0" internal="USB_DATA" />
  <port name="USB_ADDR_from_the_ISP1362_IF_0" internal="USB_ADDR" />
  <port name="USB_RD_N_from_the_ISP1362_IF_0" internal="USB_RD_N" />
  <port name="USB_WR_N_from_the_ISP1362_IF_0" internal="USB_WR_N" />
  <port name="USB_CS_N_from_the_ISP1362_IF_0" internal="USB_CS_N" />
  <port name="USB_RST_N_from_the_ISP1362_IF_0" internal="USB_RST_N" />
  <port name="USB_INT0_to_the_ISP1362_IF_0" internal="USB_INT0" />
  <port name="USB_INT1_to_the_ISP1362_IF_0" internal="USB_INT1" />
 </interface>
 <interface
   name="c0_001_out_clk"
   internal="c0_001.out_clk"
   type="clock"
   dir="start">
  <port name="altpll_sys" internal="out_clk" />
 </interface>
 <interface
   name="tse_mac_conduit_connection"
   internal="tse_mac.conduit_connection"
   type="conduit"
   dir="end">
  <port name="tx_clk_to_the_tse_mac" internal="tx_clk" />
  <port name="rx_clk_to_the_tse_mac" internal="rx_clk" />
  <port name="set_10_to_the_tse_mac" internal="set_10" />
  <port name="set_1000_to_the_tse_mac" internal="set_1000" />
  <port name="ena_10_from_the_tse_mac" internal="ena_10" />
  <port name="eth_mode_from_the_tse_mac" internal="eth_mode" />
  <port name="mdio_out_from_the_tse_mac" internal="mdio_out" />
  <port name="mdio_oen_from_the_tse_mac" internal="mdio_oen" />
  <port name="mdio_in_to_the_tse_mac" internal="mdio_in" />
  <port name="mdc_from_the_tse_mac" internal="mdc" />
 </interface>
 <interface
   name="lcd_external"
   internal="lcd_0.external"
   type="conduit"
   dir="end" />
 <interface
   name="sd_clk_external_connection"
   internal="sd_clk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_cmd_external_connection"
   internal="sd_cmd.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_dat_external_connection"
   internal="sd_dat.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_wp_n_external_connection"
   internal="sd_wp_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eep_i2c_scl_external_connection"
   internal="eep_i2c_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eep_i2c_sda_external_connection"
   internal="eep_i2c_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="spi_0_external"
   internal="spi_0.external"
   type="conduit"
   dir="end" />
 <interface
   name="sram_conduit"
   internal="sram_bridge_0.avalon_mm_master_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="func_sel_external_connection"
   internal="func_sel.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="test_runner_conduit"
   internal="test_runner_0.test_runner_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="spi_1_external"
   internal="spi_1.external"
   type="conduit"
   dir="end" />
 <interface
   name="uart_0_external"
   internal="uart_0.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="11.1" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="11.1"
   enabled="1"
   name="sdram_0">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="columnWidth" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="" />
  <parameter name="model" value="custom" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="11.1"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module kind="altera_avalon_timer" version="11.1" enabled="1" name="timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
 </module>
 <module kind="altpll" version="11.1" enabled="1" name="altpll_0">
  <parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter>
  <parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter>
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK1_PHASE_SHIFT" value="-1806" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="HIDDEN_CONSTANTS">CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1806 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED</parameter>
  <parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -65.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1327181352942656.mif PT#ACTIVECLK_CHECK 0</parameter>
  <parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used</parameter>
  <parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1</parameter>
  <parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter>
  <parameter name="HIDDEN_IF_PORTS">IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}</parameter>
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module
   kind="triple_speed_ethernet"
   version="11.1"
   enabled="1"
   name="tse_mac">
  <parameter name="atlanticSinkClockRate" value="0" />
  <parameter name="atlanticSinkClockSource" value="unassigned" />
  <parameter name="atlanticSourceClockRate" value="0" />
  <parameter name="atlanticSourceClockSource" value="unassigned" />
  <parameter name="avalonSlaveClockRate" value="0" />
  <parameter name="avalonSlaveClockSource" value="unassigned" />
  <parameter name="avalonStNeighbours">unassigned=unassigned</parameter>
  <parameter name="channel_count" value="1" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="core_version" value="2817" />
  <parameter name="crc32check16bit" value="0" />
  <parameter name="crc32dwidth" value="8" />
  <parameter name="crc32gendelay" value="6" />
  <parameter name="crc32s1l2_extern" value="false" />
  <parameter name="cust_version" value="0" />
  <parameter name="dataBitsPerSymbol" value="8" />
  <parameter name="dev_version" value="2817" />
  <parameter name="deviceFamily" value="CYCLONEIVE" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="eg_addr" value="11" />
  <parameter name="ena_hash" value="false" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="enable_fifoless" value="false" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_mac_txaddr_set" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_maclite" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="enable_multi_channel" value="false" />
  <parameter name="enable_pkt_class" value="true" />
  <parameter name="enable_pma" value="false" />
  <parameter name="enable_reg_sharing" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="export_calblkclk" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="gigeAdvanceMode" value="true" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="ifPCSuseEmbeddedSerdes" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="insert_ta" value="true" />
  <parameter name="maclite_gige" value="false" />
  <parameter name="max_channels" value="1" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="ramType" value="AUTO" />
  <parameter name="reset_level" value="1" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="timingAdapterName" value="timingAdapter" />
  <parameter name="toolContext" value="SOPC_BUILDER" />
  <parameter name="transceiver_type" value="GXB" />
  <parameter name="uiHostClockFrequency" value="0" />
  <parameter name="uiMDIOFreq" value="0.0 MHz" />
  <parameter name="useLvds" value="false" />
  <parameter name="useMAC" value="true" />
  <parameter name="useMDIO" value="true" />
  <parameter name="usePCS" value="false" />
  <parameter name="use_sync_reset" value="true" />
 </module>
 <module kind="altera_avalon_sgdma" version="11.1" enabled="1" name="sgdma_tx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="1" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="11.1"
   enabled="1"
   name="descriptor_memory">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">linuxsys_descriptor_memory</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module kind="altera_avalon_sgdma" version="11.1" enabled="1" name="sgdma_rx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module kind="altera_nios2_qsys" version="11.1" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="true" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="cfi_flash_0.uas" />
  <parameter name="mmu_TLBMissExcSlave" value="onchip_memory2_0.s1" />
  <parameter name="exceptionSlave" value="sdram_0.s1" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="10" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="8192" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="1" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="28" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="28" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram_0.s1' start='0x0' end='0x8000000' /><slave name='descriptor_memory.s1' start='0x8001000' end='0x8002000' /><slave name='cpu.jtag_debug_module' start='0x8002800' end='0x8003000' /><slave name='cfi_flash_0.uas' start='0xA000000' end='0xA800000' /><slave name='lcd_0.control_slave' start='0xB000010' end='0xB000020' /><slave name='eep_i2c_scl.s1' start='0xB0000C0' end='0xB0000D0' /><slave name='eep_i2c_sda.s1' start='0xB0000D0' end='0xB0000E0' /><slave name='func_sel.s1' start='0xB0000E0' end='0xB0000F0' /><slave name='sd_clk.s1' start='0xB000100' end='0xB000110' /><slave name='sd_cmd.s1' start='0xB000110' end='0xB000120' /><slave name='sd_dat.s1' start='0xB000120' end='0xB000130' /><slave name='sd_wp_n.s1' start='0xB000130' end='0xB000140' /><slave name='sysid_qsys_0.control_slave' start='0xBA00000' end='0xBA00008' /><slave name='spi_0.spi_control_port' start='0xBA10000' end='0xBA10020' /><slave name='spi_1.spi_control_port' start='0xBA20000' end='0xBA20020' /><slave name='sram_bridge_0.avalon_slave_0' start='0xC000000' end='0xC200000' /><slave name='test_runner_0.avalon_slave_0' start='0xD000000' end='0xD000100' /><slave name='uart_0.s1' start='0xD100000' end='0xD100020' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram_0.s1' start='0x0' end='0x8000000' /><slave name='descriptor_memory.s1' start='0x8001000' end='0x8002000' /><slave name='cpu.jtag_debug_module' start='0x8002800' end='0x8003000' /><slave name='tse_mac.control_port' start='0x8003000' end='0x8003400' /><slave name='sgdma_tx.csr' start='0x8003400' end='0x8003440' /><slave name='sgdma_rx.csr' start='0x8003440' end='0x8003480' /><slave name='timer.s1' start='0x8003480' end='0x80034A0' /><slave name='altpll_0.pll_slave' start='0x80034A0' end='0x80034B0' /><slave name='jtag_uart.avalon_jtag_slave' start='0x80034B0' end='0x80034B8' /><slave name='ISP1362_IF_0.hc' start='0x8221000' end='0x8221008' /><slave name='ISP1362_IF_0.dc' start='0x8221008' end='0x8221010' /><slave name='usb.hc' start='0x82224D8' end='0x82224E0' /><slave name='usb.dc' start='0x82224E0' end='0x82224E8' /><slave name='cfi_flash_0.uas' start='0xA000000' end='0xA800000' /><slave name='lcd_0.control_slave' start='0xB000010' end='0xB000020' /><slave name='eep_i2c_scl.s1' start='0xB0000C0' end='0xB0000D0' /><slave name='eep_i2c_sda.s1' start='0xB0000D0' end='0xB0000E0' /><slave name='func_sel.s1' start='0xB0000E0' end='0xB0000F0' /><slave name='sd_clk.s1' start='0xB000100' end='0xB000110' /><slave name='sd_cmd.s1' start='0xB000110' end='0xB000120' /><slave name='sd_dat.s1' start='0xB000120' end='0xB000130' /><slave name='sd_wp_n.s1' start='0xB000130' end='0xB000140' /><slave name='sysid_qsys_0.control_slave' start='0xBA00000' end='0xBA00008' /><slave name='spi_0.spi_control_port' start='0xBA10000' end='0xBA10020' /><slave name='spi_1.spi_control_port' start='0xBA20000' end='0xBA20020' /><slave name='sram_bridge_0.avalon_slave_0' start='0xC000000' end='0xC200000' /><slave name='test_runner_0.avalon_slave_0' start='0xD000000' end='0xD000100' /><slave name='uart_0.s1' start='0xD100000' end='0xD100020' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="internalIrqMaskSystemInfo" value="4095" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s2' start='0x9000000' end='0x9000200' /></address-map>]]></parameter>
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s1' start='0x9000000' end='0x9000200' /></address-map>]]></parameter>
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module kind="altera_clock_bridge" version="11.1" enabled="1" name="c0">
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="11.1"
   enabled="1"
   name="onchip_memory2_0">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">linuxsys_onchip_memory2_0</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_memory2_0" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="512" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module kind="ISP1362_IF" version="1.0" enabled="1" name="ISP1362_IF_0">
  <parameter name="AUTO_HC_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DC_CLOCK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="ISP1362_IF" version="1.0" enabled="1" name="usb">
  <parameter name="AUTO_HC_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DC_CLOCK_CLOCK_RATE" value="100000000" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="11.1"
   enabled="1"
   name="tri_state_bridge_flash_bridge_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="tri_state_bridge_flash_pinSharer_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="data_to_and_from_the_cfi_flash_0" width="8" type="Bidirectional" output_name="data_to_and_from_the_cfi_flash_0" output_enable_name="data_to_and_from_the_cfi_flash_0_outen" input_name="data_to_and_from_the_cfi_flash_0_in" /><pin role="write_n_to_the_cfi_flash_0" width="1" type="Output" output_name="write_n_to_the_cfi_flash_0" output_enable_name="" input_name="" /><pin role="select_n_to_the_cfi_flash_0" width="1" type="Output" output_name="select_n_to_the_cfi_flash_0" output_enable_name="" input_name="" /><pin role="read_n_to_the_cfi_flash_0" width="1" type="Output" output_name="read_n_to_the_cfi_flash_0" output_enable_name="" input_name="" /><pin role="address_to_the_cfi_flash_0" width="23" type="Output" output_name="address_to_the_cfi_flash_0" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_tristate_conduit_pin_sharer"
   version="11.1"
   enabled="1"
   name="tri_state_bridge_flash_pinSharer_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="cfi_flash_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="23" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="8" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="MODULE_ORIGIN_LIST">cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">address,read_n,write_n,data,chipselect_n</parameter>
  <parameter name="SHARED_SIGNAL_LIST">address_to_the_cfi_flash_0,read_n_to_the_cfi_flash_0,write_n_to_the_cfi_flash_0,data_to_and_from_the_cfi_flash_0,select_n_to_the_cfi_flash_0</parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS"><![CDATA[<info><slave name="tcs0"><master name="cfi_flash_0.tcm"><port role="write_n_out" direction="output" width="1" /><port role="read_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="23" /><port role="data_out" direction="output" width="8" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="8" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="11.1"
   enabled="1"
   name="cfi_flash_0">
  <parameter name="TCM_ADDRESS_W" value="23" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="TCM_SETUP_WAIT" value="60" />
  <parameter name="TCM_DATA_HOLD" value="60" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,"ns",8388608u,8,0,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module kind="altera_clock_bridge" version="11.1" enabled="1" name="c0_001">
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_avalon_lcd_16207"
   version="11.1"
   enabled="1"
   name="lcd_0" />
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.1"
   enabled="1"
   name="mm_clock_crossing_bridge_0">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="32" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module kind="altera_avalon_pio" version="11.1" enabled="1" name="sd_clk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module kind="altera_avalon_pio" version="11.1" enabled="1" name="sd_cmd">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module kind="altera_avalon_pio" version="11.1" enabled="1" name="sd_dat">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module kind="altera_avalon_pio" version="11.1" enabled="1" name="sd_wp_n">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.1"
   enabled="1"
   name="eep_i2c_scl">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.1"
   enabled="1"
   name="eep_i2c_sda">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="11.1"
   enabled="1"
   name="sysid_qsys_0">
  <parameter name="id" value="-1412567296" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
 </module>
 <module kind="altera_avalon_spi" version="11.1" enabled="1" name="spi_0">
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="10000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module kind="sram_bridge_16" version="1.0" enabled="1" name="sram_bridge_0">
  <parameter name="ADDR_WIDTH" value="20" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="altera_avalon_pio" version="11.1" enabled="1" name="func_sel">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module kind="test_runner" version="1.0" enabled="1" name="test_runner_0">
  <parameter name="ADDR_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="8" />
  <parameter name="NREGS" value="128" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="altera_avalon_spi" version="11.1" enabled="1" name="spi_1">
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="10000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module kind="altera_avalon_uart" version="11.1" enabled="1" name="uart_0">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="true" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08002800" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08002800" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection kind="avalon" version="11.1" start="cpu.data_master" end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x080034b0" />
 </connection>
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="avalon" version="11.1" start="cpu.data_master" end="timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08003480" />
 </connection>
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="timer.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="altpll_0.pll_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x080034a0" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="timer.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="sdram_0.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="11.1"
   start="clk_0.clk"
   end="altpll_0.inclk_interface" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="cpu.clk" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="sgdma_tx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08003400" />
 </connection>
 <connection
   kind="interrupt"
   version="11.1"
   start="cpu.d_irq"
   end="sgdma_tx.csr_irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="sgdma_tx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="sgdma_tx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="sgdma_rx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08003440" />
 </connection>
 <connection
   kind="interrupt"
   version="11.1"
   start="cpu.d_irq"
   end="sgdma_rx.csr_irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="sgdma_rx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="sgdma_rx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08001000" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="11.1"
   start="tse_mac.receive"
   end="sgdma_rx.in" />
 <connection
   kind="avalon_streaming"
   version="11.1"
   start="sgdma_tx.out"
   end="tse_mac.transmit" />
 <connection
   kind="avalon"
   version="11.1"
   start="sgdma_rx.m_write"
   end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection kind="avalon" version="11.1" start="sgdma_tx.m_read" end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="descriptor_memory.clk1" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="sgdma_rx.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="sgdma_tx.clk" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="tse_mac.receive_clock_connection" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="tse_mac.transmit_clock_connection" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="tse_mac.control_port_clock_connection" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="tse_mac.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08003000" />
 </connection>
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sdram_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="sdram_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection kind="reset" version="11.1" start="clk_0.clk_reset" end="timer.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="timer.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="altpll_0.inclk_interface_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="altpll_0.inclk_interface_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="sgdma_rx.reset" />
 <connection kind="reset" version="11.1" start="clk_0.clk_reset" end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="c0.in_clk" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="onchip_memory2_0.clk1" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="onchip_memory2_0.clk2" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="onchip_memory2_0.reset1" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="onchip_memory2_0.reset2" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.tightly_coupled_instruction_master_0"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.tightly_coupled_data_master_0"
   end="onchip_memory2_0.s2">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="ISP1362_IF_0.hc_clock" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="ISP1362_IF_0.dc_clock" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="ISP1362_IF_0.hc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="ISP1362_IF_0.dc_clock_reset" />
 <connection
   kind="interrupt"
   version="11.1"
   start="cpu.d_irq"
   end="ISP1362_IF_0.hc_irq">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection
   kind="interrupt"
   version="11.1"
   start="cpu.d_irq"
   end="ISP1362_IF_0.dc_irq">
  <parameter name="irqNumber" value="10" />
 </connection>
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="usb.hc_irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="usb.dc_irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="usb.hc_clock" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="usb.dc_clock" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="usb.hc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="usb.dc_clock_reset" />
 <connection kind="avalon" version="11.1" start="cpu.data_master" end="usb.hc">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x082224d8" />
 </connection>
 <connection kind="avalon" version="11.1" start="cpu.data_master" end="usb.dc">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x082224e0" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="ISP1362_IF_0.hc">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08221000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="ISP1362_IF_0.dc">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08221008" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="tri_state_bridge_flash_bridge_0.clk" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="tri_state_bridge_flash_pinSharer_0.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="cfi_flash_0.clk" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="cfi_flash_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="cfi_flash_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a000000" />
 </connection>
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="onchip_memory2_0.reset1" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="onchip_memory2_0.reset2" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="ISP1362_IF_0.hc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="ISP1362_IF_0.dc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="usb.hc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="usb.dc_clock_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="tri_state_bridge_flash_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="tri_state_bridge_flash_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="tri_state_bridge_flash_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="cpu.jtag_debug_module_reset"
   end="tri_state_bridge_flash_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="cfi_flash_0.reset" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="c0_001.in_clk" />
 <connection
   kind="tristate_conduit"
   version="11.1"
   start="cfi_flash_0.tcm"
   end="tri_state_bridge_flash_pinSharer_0.tcs0" />
 <connection
   kind="tristate_conduit"
   version="11.1"
   start="tri_state_bridge_flash_pinSharer_0.tcm"
   end="tri_state_bridge_flash_bridge_0.tcs" />
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="lcd_0.clk" />
 <connection kind="reset" version="11.1" start="clk_0.clk_reset" end="lcd_0.reset" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="mm_clock_crossing_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0b000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="mm_clock_crossing_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0b000000" />
 </connection>
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="mm_clock_crossing_bridge_0.m0_reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="mm_clock_crossing_bridge_0.s0_reset" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c2"
   end="mm_clock_crossing_bridge_0.m0_clk" />
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="mm_clock_crossing_bridge_0.s0_clk" />
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="lcd_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0010" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="sd_clk.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="sd_cmd.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="sd_dat.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="sd_wp_n.clk" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sd_clk.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sd_cmd.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sd_dat.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sd_wp_n.reset" />
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="sd_clk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="sd_cmd.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0110" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="sd_dat.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0120" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="sd_wp_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0130" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="eep_i2c_sda.clk" />
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="eep_i2c_scl.clk" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="eep_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="eep_i2c_sda.reset" />
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="eep_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00c0" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="eep_i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00d0" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="sysid_qsys_0.clk" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sysid_qsys_0.reset" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="sysid_qsys_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba00000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="sysid_qsys_0.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba00000" />
 </connection>
 <connection kind="reset" version="11.1" start="clk_0.clk_reset" end="spi_0.reset" />
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="spi_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="spi_0.clk" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="spi_0.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba10000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="spi_0.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba10000" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="sram_bridge_0.clock_sink" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="sram_bridge_0.reset_sink" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="sram_bridge_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="sram_bridge_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c000000" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c2" end="func_sel.clk" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="func_sel.reset" />
 <connection
   kind="avalon"
   version="11.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="func_sel.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00e0" />
 </connection>
 <connection
   kind="clock"
   version="11.1"
   start="altpll_0.c0"
   end="test_runner_0.clock_sink" />
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="test_runner_0.reset_sink" />
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="test_runner_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="test_runner_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d000000" />
 </connection>
 <connection
   kind="interrupt"
   version="11.1"
   start="cpu.d_irq"
   end="test_runner_0.interrupt_sender">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="spi_1.clk" />
 <connection kind="reset" version="11.1" start="clk_0.clk_reset" end="spi_1.reset" />
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="spi_1.irq">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.data_master"
   end="spi_1.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba20000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="spi_1.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0ba20000" />
 </connection>
 <connection
   kind="reset"
   version="11.1"
   start="clk_0.clk_reset"
   end="uart_0.reset" />
 <connection kind="clock" version="11.1" start="altpll_0.c0" end="uart_0.clk" />
 <connection kind="avalon" version="11.1" start="cpu.data_master" end="uart_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d100000" />
 </connection>
 <connection
   kind="avalon"
   version="11.1"
   start="cpu.instruction_master"
   end="uart_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d100000" />
 </connection>
 <connection kind="interrupt" version="11.1" start="cpu.d_irq" end="uart_0.irq">
  <parameter name="irqNumber" value="11" />
 </connection>
</system>
