// Seed: 1322410544
module module_0;
  id_1 :
  assert property (@(negedge id_1) id_1)
  else begin : LABEL_0
    id_1 <= 1;
  end
  wire id_2;
  wire id_3;
  wire  [  1 'b0 :  1 'b0 ]  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply1 id_1
);
  parameter id_3 = 1;
  module_0 modCall_1 ();
  assign {id_1 == "", id_3} = id_1;
  wire id_4;
  wire id_5;
  ;
endmodule
