#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd0976290 .scope module, "cpu_tb" "cpu_tb" 2 4;
 .timescale -6 -11;
v0x7fffd09af100_0 .var "clk", 0 0;
v0x7fffd09af1c0_0 .var "in1", 7 0;
v0x7fffd09af280_0 .var "in2", 7 0;
v0x7fffd09af320_0 .var "intr1", 0 0;
v0x7fffd09af3c0_0 .var "intr2", 0 0;
v0x7fffd09af4b0_0 .net "out1", 7 0, v0x7fffd09a65c0_0;  1 drivers
v0x7fffd09af570_0 .net "out2", 7 0, v0x7fffd09a6d10_0;  1 drivers
v0x7fffd09af630_0 .net "out3", 7 0, v0x7fffd09a7450_0;  1 drivers
v0x7fffd09af6f0_0 .net "out4", 7 0, v0x7fffd09a7bc0_0;  1 drivers
v0x7fffd09af7b0_0 .var "reset", 0 0;
S_0x7fffd0975b20 .scope module, "micpu" "cpu" 2 32, 3 1 0, S_0x7fffd0976290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 8 "in2"
    .port_info 6 /OUTPUT 8 "out1"
    .port_info 7 /OUTPUT 8 "out2"
    .port_info 8 /OUTPUT 8 "out3"
    .port_info 9 /OUTPUT 8 "out4"
v0x7fffd09ad930_0 .net "clk", 0 0, v0x7fffd09af100_0;  1 drivers
v0x7fffd09adb00_0 .net "in1", 7 0, v0x7fffd09af1c0_0;  1 drivers
v0x7fffd09adc10_0 .net "in2", 7 0, v0x7fffd09af280_0;  1 drivers
v0x7fffd09add00_0 .net "intr1", 0 0, v0x7fffd09af320_0;  1 drivers
v0x7fffd09addf0_0 .net "intr2", 0 0, v0x7fffd09af3c0_0;  1 drivers
v0x7fffd09adf30_0 .net "op_alu", 2 0, v0x7fffd09aca10_0;  1 drivers
v0x7fffd09adff0_0 .net "opcode", 15 0, L_0x7fffd09bffe0;  1 drivers
v0x7fffd09ae100_0 .net "out1", 7 0, v0x7fffd09a65c0_0;  alias, 1 drivers
v0x7fffd09ae210_0 .net "out2", 7 0, v0x7fffd09a6d10_0;  alias, 1 drivers
v0x7fffd09ae2d0_0 .net "out3", 7 0, v0x7fffd09a7450_0;  alias, 1 drivers
v0x7fffd09ae3e0_0 .net "out4", 7 0, v0x7fffd09a7bc0_0;  alias, 1 drivers
v0x7fffd09ae4f0_0 .net "pop", 0 0, v0x7fffd09acba0_0;  1 drivers
v0x7fffd09ae590_0 .net "push", 0 0, v0x7fffd09acce0_0;  1 drivers
v0x7fffd09ae680_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  1 drivers
v0x7fffd09ae720_0 .net "s_in", 1 0, v0x7fffd09acd80_0;  1 drivers
v0x7fffd09ae7e0_0 .net "s_inc", 0 0, v0x7fffd09ace70_0;  1 drivers
v0x7fffd09ae880_0 .net "s_inm", 1 0, v0x7fffd09acf60_0;  1 drivers
v0x7fffd09aea50_0 .net "s_out", 1 0, v0x7fffd09ad000_0;  1 drivers
v0x7fffd09aeb10_0 .net "s_stack", 0 0, v0x7fffd09ad0f0_0;  1 drivers
v0x7fffd09aebb0_0 .net "timer_e", 0 0, v0x7fffd09ad1e0_0;  1 drivers
v0x7fffd09aec50_0 .net "we3", 0 0, v0x7fffd09ad2d0_0;  1 drivers
v0x7fffd09aecf0_0 .net "we4", 0 0, v0x7fffd09ad3c0_0;  1 drivers
v0x7fffd09aed90_0 .net "we_out", 0 0, v0x7fffd09ad4b0_0;  1 drivers
v0x7fffd09aee80_0 .net "wez", 0 0, v0x7fffd09ad550_0;  1 drivers
v0x7fffd09aef20_0 .net "z", 0 0, v0x7fffd099f910_0;  1 drivers
S_0x7fffd0959600 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffd0975b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 1 "s_intr1"
    .port_info 11 /INPUT 1 "s_intr2"
    .port_info 12 /INPUT 1 "timer_e"
    .port_info 13 /INPUT 2 "s_inm"
    .port_info 14 /INPUT 2 "s_in"
    .port_info 15 /INPUT 2 "s_out"
    .port_info 16 /INPUT 3 "op_alu"
    .port_info 17 /INPUT 8 "in1"
    .port_info 18 /INPUT 8 "in2"
    .port_info 19 /OUTPUT 1 "z"
    .port_info 20 /OUTPUT 16 "opcode"
    .port_info 21 /OUTPUT 8 "out1"
    .port_info 22 /OUTPUT 8 "out2"
    .port_info 23 /OUTPUT 8 "out3"
    .port_info 24 /OUTPUT 8 "out4"
L_0x7fffd09af850 .functor OR 1, v0x7fffd09acce0_0, L_0x7fffd09c3530, C4<0>, C4<0>;
L_0x7fffd09c2f00 .functor AND 1, L_0x7fffd09c20d0, v0x7fffd09ad4b0_0, C4<1>, C4<1>;
L_0x7fffd09c2f70 .functor AND 1, L_0x7fffd09c24c0, v0x7fffd09ad4b0_0, C4<1>, C4<1>;
L_0x7fffd09c3030 .functor AND 1, L_0x7fffd09c2850, v0x7fffd09ad4b0_0, C4<1>, C4<1>;
L_0x7fffd09c30a0 .functor AND 1, L_0x7fffd09c2c50, v0x7fffd09ad4b0_0, C4<1>, C4<1>;
L_0x7fffd09c3530 .functor OR 1, v0x7fffd09af320_0, L_0x7fffd09c3b20, C4<0>, C4<0>;
L_0x7fb8f1ba0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c3700 .functor AND 1, v0x7fffd09af320_0, L_0x7fb8f1ba0450, C4<1>, C4<1>;
L_0x7fffd09c3770 .functor NOT 1, L_0x7fffd09c3700, C4<0>, C4<0>, C4<0>;
L_0x7fb8f1ba0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c3940 .functor AND 1, L_0x7fffd09c3b20, L_0x7fb8f1ba0498, C4<1>, C4<1>;
L_0x7fffd09c39b0 .functor OR 1, L_0x7fffd09c3770, L_0x7fffd09c3940, C4<0>, C4<0>;
L_0x7fffd09c3b20 .functor OR 1, v0x7fffd09af3c0_0, v0x7fffd099df80_0, C4<0>, C4<0>;
L_0x7fb8f1ba00a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a8cc0_0 .net *"_s11", 9 0, L_0x7fb8f1ba00a8;  1 drivers
v0x7fffd09a8dc0_0 .net/2u *"_s36", 0 0, L_0x7fb8f1ba0450;  1 drivers
v0x7fffd09a8ea0_0 .net *"_s38", 0 0, L_0x7fffd09c3700;  1 drivers
v0x7fffd09a8f60_0 .net/2u *"_s42", 0 0, L_0x7fb8f1ba0498;  1 drivers
v0x7fffd09a9040_0 .net *"_s7", 5 0, L_0x7fffd09bfeb0;  1 drivers
v0x7fffd09a9170_0 .net "base_umbral", 6 0, L_0x7fffd09c3b90;  1 drivers
v0x7fffd09a9230_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd09a92d0_0 .net "d0", 0 0, L_0x7fffd09c20d0;  1 drivers
v0x7fffd09a93a0_0 .net "d1", 0 0, L_0x7fffd09c24c0;  1 drivers
v0x7fffd09a9470_0 .net "d2", 0 0, L_0x7fffd09c2850;  1 drivers
v0x7fffd09a9540_0 .net "d3", 0 0, L_0x7fffd09c2c50;  1 drivers
v0x7fffd09a9610_0 .net "entrada_ffz", 0 0, L_0x7fffd09c1220;  1 drivers
v0x7fffd09a96b0_0 .net "entrada_io", 7 0, v0x7fffd09a03a0_0;  1 drivers
v0x7fffd09a97a0_0 .net "in1", 7 0, v0x7fffd09af1c0_0;  alias, 1 drivers
v0x7fffd09a9840_0 .net "in2", 7 0, v0x7fffd09af280_0;  alias, 1 drivers
v0x7fffd09a98e0_0 .net "op_alu", 2 0, v0x7fffd09aca10_0;  alias, 1 drivers
v0x7fffd09a99b0_0 .net "opcode", 15 0, L_0x7fffd09bffe0;  alias, 1 drivers
v0x7fffd09a9b60_0 .net "or_push", 0 0, L_0x7fffd09af850;  1 drivers
v0x7fffd09a9c30_0 .net "out1", 7 0, v0x7fffd09a65c0_0;  alias, 1 drivers
v0x7fffd09a9d00_0 .net "out2", 7 0, v0x7fffd09a6d10_0;  alias, 1 drivers
v0x7fffd09a9dd0_0 .net "out3", 7 0, v0x7fffd09a7450_0;  alias, 1 drivers
v0x7fffd09a9ea0_0 .net "out4", 7 0, v0x7fffd09a7bc0_0;  alias, 1 drivers
v0x7fffd09a9f70_0 .net "out_timer", 0 0, v0x7fffd099df80_0;  1 drivers
v0x7fffd09aa040_0 .net "popsignal", 0 0, v0x7fffd09acba0_0;  alias, 1 drivers
v0x7fffd09aa110_0 .net "pushsignal", 0 0, v0x7fffd09acce0_0;  alias, 1 drivers
v0x7fffd09aa1b0_0 .net "rd1", 7 0, L_0x7fffd09c0580;  1 drivers
v0x7fffd09aa250_0 .net "rd2", 7 0, L_0x7fffd09c0c80;  1 drivers
v0x7fffd09aa2f0_0 .net "rege1", 0 0, L_0x7fffd09c2f00;  1 drivers
v0x7fffd09aa3c0_0 .net "rege2", 0 0, L_0x7fffd09c2f70;  1 drivers
v0x7fffd09aa490_0 .net "rege3", 0 0, L_0x7fffd09c3030;  1 drivers
v0x7fffd09aa560_0 .net "rege4", 0 0, L_0x7fffd09c30a0;  1 drivers
v0x7fffd09aa630_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
v0x7fffd09aa7e0_0 .net "s_in", 1 0, v0x7fffd09acd80_0;  alias, 1 drivers
v0x7fffd09aa8b0_0 .net "s_inc", 0 0, v0x7fffd09ace70_0;  alias, 1 drivers
v0x7fffd09aa980_0 .net "s_inm", 1 0, v0x7fffd09acf60_0;  alias, 1 drivers
v0x7fffd09aaa50_0 .net "s_intr", 0 0, L_0x7fffd09c39b0;  1 drivers
v0x7fffd09aab20_0 .net "s_intr1", 0 0, v0x7fffd09af320_0;  alias, 1 drivers
v0x7fffd09aabc0_0 .net "s_intr2", 0 0, v0x7fffd09af3c0_0;  alias, 1 drivers
v0x7fffd09aac60_0 .net "s_out", 1 0, v0x7fffd09ad000_0;  alias, 1 drivers
v0x7fffd09aad30_0 .net "s_pc", 0 0, L_0x7fffd09c3530;  1 drivers
v0x7fffd09aae00_0 .net "s_stack", 0 0, v0x7fffd09ad0f0_0;  alias, 1 drivers
v0x7fffd09aaed0_0 .net "salida_alu", 7 0, v0x7fffd09a89a0_0;  1 drivers
v0x7fffd09aafc0_0 .net "salida_contador_programa", 9 0, v0x7fffd099d4f0_0;  1 drivers
v0x7fffd09a1880_0 .array/port v0x7fffd09a1880, 0;
v0x7fffd09ab060_0 .net "salida_int1_reg", 9 0, v0x7fffd09a1880_0;  1 drivers
v0x7fffd09a1c40_0 .array/port v0x7fffd09a1c40, 0;
v0x7fffd09ab150_0 .net "salida_int2_reg", 9 0, v0x7fffd09a1c40_0;  1 drivers
v0x7fffd09ab240_0 .net "salida_memoria_datos", 7 0, L_0x7fffd09c1a60;  1 drivers
v0x7fffd09ab330_0 .net "salida_memoria_programa", 15 0, L_0x7fffd09afbc0;  1 drivers
v0x7fffd09ab3d0_0 .net "salida_mux_inc", 9 0, L_0x7fffd09af950;  1 drivers
v0x7fffd09ab4c0_0 .net "salida_mux_inm", 7 0, v0x7fffd09a14d0_0;  1 drivers
v0x7fffd09ab5b0_0 .net "salida_mux_intr", 9 0, L_0x7fffd09c3200;  1 drivers
v0x7fffd09ab6a0_0 .net "salida_mux_out", 7 0, v0x7fffd09a5360_0;  1 drivers
v0x7fffd09ab760_0 .net "salida_mux_pc", 9 0, L_0x7fffd09c3160;  1 drivers
v0x7fffd09ab870_0 .net "salida_mux_stack", 9 0, L_0x7fffd09c1440;  1 drivers
v0x7fffd09ab930_0 .net "salida_pila", 9 0, v0x7fffd09a5ac0_0;  1 drivers
v0x7fffd09aba40_0 .net "salida_sumador", 9 0, L_0x7fffd09afb20;  1 drivers
v0x7fffd09abb50_0 .net "temp1", 0 0, L_0x7fffd09c3770;  1 drivers
v0x7fffd09abc10_0 .net "temp2", 0 0, L_0x7fffd09c3940;  1 drivers
v0x7fffd09abcd0_0 .net "timer_e", 0 0, v0x7fffd09ad1e0_0;  alias, 1 drivers
v0x7fffd09abd70_0 .net "timer_to_intr2", 0 0, L_0x7fffd09c3b20;  1 drivers
v0x7fffd09abe10_0 .net "we3", 0 0, v0x7fffd09ad2d0_0;  alias, 1 drivers
v0x7fffd09abeb0_0 .net "we4", 0 0, v0x7fffd09ad3c0_0;  alias, 1 drivers
v0x7fffd09abf50_0 .net "we_out", 0 0, v0x7fffd09ad4b0_0;  alias, 1 drivers
v0x7fffd09abff0_0 .net "wez", 0 0, v0x7fffd09ad550_0;  alias, 1 drivers
v0x7fffd09ac090_0 .net "z", 0 0, v0x7fffd099f910_0;  alias, 1 drivers
L_0x7fffd09afa30 .part L_0x7fffd09afbc0, 0, 10;
L_0x7fffd09bfeb0 .part L_0x7fffd09afbc0, 10, 6;
L_0x7fffd09bffe0 .concat [ 6 10 0 0], L_0x7fffd09bfeb0, L_0x7fb8f1ba00a8;
L_0x7fffd09c0e60 .part L_0x7fffd09afbc0, 8, 4;
L_0x7fffd09c0f00 .part L_0x7fffd09afbc0, 4, 4;
L_0x7fffd09c0fa0 .part L_0x7fffd09afbc0, 0, 4;
L_0x7fffd09c1290 .part L_0x7fffd09afbc0, 4, 8;
L_0x7fffd09c1c30 .part L_0x7fffd09afbc0, 0, 12;
L_0x7fffd09c1d20 .part L_0x7fffd09afbc0, 2, 8;
L_0x7fffd09c2e00 .part L_0x7fffd09afbc0, 0, 2;
L_0x7fffd09c3b90 .part L_0x7fffd09afbc0, 0, 7;
S_0x7fffd0961b90 .scope module, "banco_registros" "regfile" 4 36, 5 4 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffd0969580_0 .net *"_s0", 31 0, L_0x7fffd09c00d0;  1 drivers
v0x7fffd09638d0_0 .net *"_s10", 5 0, L_0x7fffd09c03f0;  1 drivers
L_0x7fb8f1ba0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0963970_0 .net *"_s13", 1 0, L_0x7fb8f1ba0180;  1 drivers
L_0x7fb8f1ba01c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd097a0d0_0 .net/2u *"_s14", 7 0, L_0x7fb8f1ba01c8;  1 drivers
v0x7fffd099bdb0_0 .net *"_s18", 31 0, L_0x7fffd09c0750;  1 drivers
L_0x7fb8f1ba0210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd099bee0_0 .net *"_s21", 27 0, L_0x7fb8f1ba0210;  1 drivers
L_0x7fb8f1ba0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd099bfc0_0 .net/2u *"_s22", 31 0, L_0x7fb8f1ba0258;  1 drivers
v0x7fffd099c0a0_0 .net *"_s24", 0 0, L_0x7fffd09c0910;  1 drivers
v0x7fffd099c160_0 .net *"_s26", 7 0, L_0x7fffd09c0a00;  1 drivers
v0x7fffd099c240_0 .net *"_s28", 5 0, L_0x7fffd09c0af0;  1 drivers
L_0x7fb8f1ba00f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd099c320_0 .net *"_s3", 27 0, L_0x7fb8f1ba00f0;  1 drivers
L_0x7fb8f1ba02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd099c400_0 .net *"_s31", 1 0, L_0x7fb8f1ba02a0;  1 drivers
L_0x7fb8f1ba02e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd099c4e0_0 .net/2u *"_s32", 7 0, L_0x7fb8f1ba02e8;  1 drivers
L_0x7fb8f1ba0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd099c5c0_0 .net/2u *"_s4", 31 0, L_0x7fb8f1ba0138;  1 drivers
v0x7fffd099c6a0_0 .net *"_s6", 0 0, L_0x7fffd09c0210;  1 drivers
v0x7fffd099c760_0 .net *"_s8", 7 0, L_0x7fffd09c0350;  1 drivers
v0x7fffd099c840_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd099c900_0 .net "ra1", 3 0, L_0x7fffd09c0e60;  1 drivers
v0x7fffd099c9e0_0 .net "ra2", 3 0, L_0x7fffd09c0f00;  1 drivers
v0x7fffd099cac0_0 .net "rd1", 7 0, L_0x7fffd09c0580;  alias, 1 drivers
v0x7fffd099cba0_0 .net "rd2", 7 0, L_0x7fffd09c0c80;  alias, 1 drivers
v0x7fffd099cc80 .array "regb", 15 0, 7 0;
v0x7fffd099cd40_0 .net "wa3", 3 0, L_0x7fffd09c0fa0;  1 drivers
v0x7fffd099ce20_0 .net "wd3", 7 0, v0x7fffd09a14d0_0;  alias, 1 drivers
v0x7fffd099cf00_0 .net "we3", 0 0, v0x7fffd09ad2d0_0;  alias, 1 drivers
E_0x7fffd08e4fe0 .event posedge, v0x7fffd099c840_0;
L_0x7fffd09c00d0 .concat [ 4 28 0 0], L_0x7fffd09c0e60, L_0x7fb8f1ba00f0;
L_0x7fffd09c0210 .cmp/ne 32, L_0x7fffd09c00d0, L_0x7fb8f1ba0138;
L_0x7fffd09c0350 .array/port v0x7fffd099cc80, L_0x7fffd09c03f0;
L_0x7fffd09c03f0 .concat [ 4 2 0 0], L_0x7fffd09c0e60, L_0x7fb8f1ba0180;
L_0x7fffd09c0580 .functor MUXZ 8, L_0x7fb8f1ba01c8, L_0x7fffd09c0350, L_0x7fffd09c0210, C4<>;
L_0x7fffd09c0750 .concat [ 4 28 0 0], L_0x7fffd09c0f00, L_0x7fb8f1ba0210;
L_0x7fffd09c0910 .cmp/ne 32, L_0x7fffd09c0750, L_0x7fb8f1ba0258;
L_0x7fffd09c0a00 .array/port v0x7fffd099cc80, L_0x7fffd09c0af0;
L_0x7fffd09c0af0 .concat [ 4 2 0 0], L_0x7fffd09c0f00, L_0x7fb8f1ba02a0;
L_0x7fffd09c0c80 .functor MUXZ 8, L_0x7fb8f1ba02e8, L_0x7fffd09c0a00, L_0x7fffd09c0910, C4<>;
S_0x7fffd099d0c0 .scope module, "contador_programa" "registro" 4 28, 5 38 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffd099d2b0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffd099d370_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd099d430_0 .net "d", 9 0, L_0x7fffd09c3160;  alias, 1 drivers
v0x7fffd099d4f0_0 .var "q", 9 0;
v0x7fffd099d5b0_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
E_0x7fffd08e51e0 .event posedge, v0x7fffd099d5b0_0, v0x7fffd099c840_0;
S_0x7fffd099d6f0 .scope module, "custom_timer" "timer" 4 98, 5 197 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "timer_e"
    .port_info 3 /INPUT 7 "b_u"
    .port_info 4 /OUTPUT 1 "out_timer"
v0x7fffd099d9b0_0 .net *"_s4", 2 0, L_0x7fffd09c3c30;  1 drivers
v0x7fffd099dab0_0 .net "b_u", 6 0, L_0x7fffd09c3b90;  alias, 1 drivers
v0x7fffd099db90_0 .var "base_umbral", 6 0;
v0x7fffd099dc80_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd099dd70_0 .var "counter", 15 0;
v0x7fffd099dea0_0 .var "divisor", 27 0;
v0x7fffd099df80_0 .var "out_timer", 0 0;
v0x7fffd099e040_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
v0x7fffd099e0e0_0 .net "timer_e", 0 0, v0x7fffd09ad1e0_0;  alias, 1 drivers
v0x7fffd099e180_0 .var "umbral_aux", 5 0;
E_0x7fffd09852d0 .event edge, L_0x7fffd09c3c30;
E_0x7fffd09850e0 .event edge, v0x7fffd099e0e0_0;
L_0x7fffd09c3c30 .part v0x7fffd099db90_0, 4, 3;
S_0x7fffd099e300 .scope module, "deco_out" "decoder24" 4 64, 5 168 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffd09c1e60 .functor NOT 1, L_0x7fffd09c1dc0, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c2010 .functor NOT 1, L_0x7fffd09c1f20, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c20d0 .functor AND 1, L_0x7fffd09c1e60, L_0x7fffd09c2010, C4<1>, C4<1>;
L_0x7fffd09c22d0 .functor NOT 1, L_0x7fffd09c2230, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c24c0 .functor AND 1, L_0x7fffd09c22d0, L_0x7fffd09c2390, C4<1>, C4<1>;
L_0x7fffd09c2750 .functor NOT 1, L_0x7fffd09c2670, C4<0>, C4<0>, C4<0>;
L_0x7fffd09c2850 .functor AND 1, L_0x7fffd09c25d0, L_0x7fffd09c2750, C4<1>, C4<1>;
L_0x7fffd09c2c50 .functor AND 1, L_0x7fffd09c29b0, L_0x7fffd09c2a50, C4<1>, C4<1>;
v0x7fffd099e500_0 .net *"_s1", 0 0, L_0x7fffd09c1dc0;  1 drivers
v0x7fffd099e600_0 .net *"_s11", 0 0, L_0x7fffd09c2230;  1 drivers
v0x7fffd099e6e0_0 .net *"_s12", 0 0, L_0x7fffd09c22d0;  1 drivers
v0x7fffd099e7d0_0 .net *"_s15", 0 0, L_0x7fffd09c2390;  1 drivers
v0x7fffd099e8b0_0 .net *"_s19", 0 0, L_0x7fffd09c25d0;  1 drivers
v0x7fffd099e9e0_0 .net *"_s2", 0 0, L_0x7fffd09c1e60;  1 drivers
v0x7fffd099eac0_0 .net *"_s21", 0 0, L_0x7fffd09c2670;  1 drivers
v0x7fffd099eba0_0 .net *"_s22", 0 0, L_0x7fffd09c2750;  1 drivers
v0x7fffd099ec80_0 .net *"_s27", 0 0, L_0x7fffd09c29b0;  1 drivers
v0x7fffd099ed60_0 .net *"_s29", 0 0, L_0x7fffd09c2a50;  1 drivers
v0x7fffd099ee40_0 .net *"_s5", 0 0, L_0x7fffd09c1f20;  1 drivers
v0x7fffd099ef20_0 .net *"_s6", 0 0, L_0x7fffd09c2010;  1 drivers
v0x7fffd099f000_0 .net "d0", 0 0, L_0x7fffd09c20d0;  alias, 1 drivers
v0x7fffd099f0c0_0 .net "d1", 0 0, L_0x7fffd09c24c0;  alias, 1 drivers
v0x7fffd099f180_0 .net "d2", 0 0, L_0x7fffd09c2850;  alias, 1 drivers
v0x7fffd099f240_0 .net "d3", 0 0, L_0x7fffd09c2c50;  alias, 1 drivers
v0x7fffd099f300_0 .net "in", 1 0, L_0x7fffd09c2e00;  1 drivers
L_0x7fffd09c1dc0 .part L_0x7fffd09c2e00, 1, 1;
L_0x7fffd09c1f20 .part L_0x7fffd09c2e00, 0, 1;
L_0x7fffd09c2230 .part L_0x7fffd09c2e00, 1, 1;
L_0x7fffd09c2390 .part L_0x7fffd09c2e00, 0, 1;
L_0x7fffd09c25d0 .part L_0x7fffd09c2e00, 1, 1;
L_0x7fffd09c2670 .part L_0x7fffd09c2e00, 0, 1;
L_0x7fffd09c29b0 .part L_0x7fffd09c2e00, 1, 1;
L_0x7fffd09c2a50 .part L_0x7fffd09c2e00, 0, 1;
S_0x7fffd099f480 .scope module, "ffz" "ffd" 4 43, 5 92 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffd099f6d0_0 .net "carga", 0 0, v0x7fffd09ad550_0;  alias, 1 drivers
v0x7fffd099f7b0_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd099f870_0 .net "d", 0 0, L_0x7fffd09c1220;  alias, 1 drivers
v0x7fffd099f910_0 .var "q", 0 0;
v0x7fffd099f9b0_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
S_0x7fffd099fb90 .scope module, "in" "mux4" 4 59, 5 74 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd099fd60 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd099fef0_0 .net "d0", 7 0, v0x7fffd09af1c0_0;  alias, 1 drivers
v0x7fffd099fff0_0 .net "d1", 7 0, v0x7fffd09af280_0;  alias, 1 drivers
o0x7fb8f1bf0fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd09a00d0_0 .net "d2", 7 0, o0x7fb8f1bf0fd8;  0 drivers
o0x7fb8f1bf1008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd09a0190_0 .net "d3", 7 0, o0x7fb8f1bf1008;  0 drivers
v0x7fffd09a0270_0 .net "s", 1 0, v0x7fffd09acd80_0;  alias, 1 drivers
v0x7fffd09a03a0_0 .var "y", 7 0;
E_0x7fffd09850a0/0 .event edge, v0x7fffd09a0270_0, v0x7fffd09a0190_0, v0x7fffd09a00d0_0, v0x7fffd099fff0_0;
E_0x7fffd09850a0/1 .event edge, v0x7fffd099fef0_0;
E_0x7fffd09850a0 .event/or E_0x7fffd09850a0/0, E_0x7fffd09850a0/1;
S_0x7fffd09a0580 .scope module, "inc" "mux2" 4 21, 5 64 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd09a0750 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd09a0820_0 .net "d0", 9 0, L_0x7fffd09afa30;  1 drivers
v0x7fffd09a0920_0 .net "d1", 9 0, L_0x7fffd09afb20;  alias, 1 drivers
v0x7fffd09a0a00_0 .net "s", 0 0, v0x7fffd09ace70_0;  alias, 1 drivers
v0x7fffd09a0ad0_0 .net "y", 9 0, L_0x7fffd09af950;  alias, 1 drivers
L_0x7fffd09af950 .functor MUXZ 10, L_0x7fffd09afa30, L_0x7fffd09afb20, v0x7fffd09ace70_0, C4<>;
S_0x7fffd09a0c60 .scope module, "inm" "mux4" 4 46, 5 74 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd09a0e30 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd09a1000_0 .net "d0", 7 0, v0x7fffd09a89a0_0;  alias, 1 drivers
v0x7fffd09a1100_0 .net "d1", 7 0, L_0x7fffd09c1290;  1 drivers
v0x7fffd09a11e0_0 .net "d2", 7 0, L_0x7fffd09c1a60;  alias, 1 drivers
v0x7fffd09a12d0_0 .net "d3", 7 0, v0x7fffd09a03a0_0;  alias, 1 drivers
v0x7fffd09a13c0_0 .net "s", 1 0, v0x7fffd09acf60_0;  alias, 1 drivers
v0x7fffd09a14d0_0 .var "y", 7 0;
E_0x7fffd09a0f70/0 .event edge, v0x7fffd09a13c0_0, v0x7fffd09a03a0_0, v0x7fffd09a11e0_0, v0x7fffd09a1100_0;
E_0x7fffd09a0f70/1 .event edge, v0x7fffd09a1000_0;
E_0x7fffd09a0f70 .event/or E_0x7fffd09a0f70/0, E_0x7fffd09a0f70/1;
S_0x7fffd09a1670 .scope module, "int1_reg" "interruption1_reg" 4 84, 5 178 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffd09a1880 .array "intr", 1 1, 9 0;
v0x7fffd09a1980_0 .net "out", 9 0, v0x7fffd09a1880_0;  alias, 1 drivers
S_0x7fffd09a1aa0 .scope module, "int2_reg" "interruption2_reg" 4 86, 5 187 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffd09a1c40 .array "intr", 1 1, 9 0;
v0x7fffd09a1d40_0 .net "out", 9 0, v0x7fffd09a1c40_0;  alias, 1 drivers
S_0x7fffd09a1e60 .scope module, "memoria_datos" "memory_data" 4 56, 5 139 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffd09a20e0_0 .net *"_s0", 31 0, L_0x7fffd09c1600;  1 drivers
v0x7fffd09a21c0_0 .net *"_s11", 5 0, L_0x7fffd09c17e0;  1 drivers
v0x7fffd09a22a0_0 .net *"_s12", 7 0, L_0x7fffd09c18d0;  1 drivers
L_0x7fb8f1ba03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a2390_0 .net *"_s15", 1 0, L_0x7fb8f1ba03c0;  1 drivers
L_0x7fb8f1ba0408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a2470_0 .net/2u *"_s16", 7 0, L_0x7fb8f1ba0408;  1 drivers
L_0x7fb8f1ba0330 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a25a0_0 .net *"_s3", 19 0, L_0x7fb8f1ba0330;  1 drivers
L_0x7fb8f1ba0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a2680_0 .net/2u *"_s4", 31 0, L_0x7fb8f1ba0378;  1 drivers
v0x7fffd09a2760_0 .net *"_s6", 0 0, L_0x7fffd09c16a0;  1 drivers
v0x7fffd09a2820_0 .net *"_s8", 7 0, L_0x7fffd09c1740;  1 drivers
v0x7fffd09a2900_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd09a29a0 .array "mem_data", 63 0, 7 0;
v0x7fffd09a2a60_0 .net "ra", 11 0, L_0x7fffd09c1c30;  1 drivers
v0x7fffd09a2b40_0 .net "rd1", 7 0, L_0x7fffd09c1a60;  alias, 1 drivers
v0x7fffd09a2c00_0 .net "wd4", 7 0, L_0x7fffd09c0580;  alias, 1 drivers
v0x7fffd09a2cd0_0 .net "we4", 0 0, v0x7fffd09ad3c0_0;  alias, 1 drivers
L_0x7fffd09c1600 .concat [ 12 20 0 0], L_0x7fffd09c1c30, L_0x7fb8f1ba0330;
L_0x7fffd09c16a0 .cmp/ne 32, L_0x7fffd09c1600, L_0x7fb8f1ba0378;
L_0x7fffd09c1740 .array/port v0x7fffd09a29a0, L_0x7fffd09c18d0;
L_0x7fffd09c17e0 .part L_0x7fffd09c1c30, 6, 6;
L_0x7fffd09c18d0 .concat [ 6 2 0 0], L_0x7fffd09c17e0, L_0x7fb8f1ba03c0;
L_0x7fffd09c1a60 .functor MUXZ 8, L_0x7fb8f1ba0408, L_0x7fffd09c1740, L_0x7fffd09c16a0, C4<>;
S_0x7fffd09a2e40 .scope module, "memoria_programa" "memprog" 4 31, 6 3 0, S_0x7fffd0959600;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffd09afbc0 .functor BUFZ 16, L_0x7fffd09bfcd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd09a2fe0_0 .net *"_s0", 15 0, L_0x7fffd09bfcd0;  1 drivers
v0x7fffd09a30e0_0 .net *"_s2", 11 0, L_0x7fffd09bfd70;  1 drivers
L_0x7fb8f1ba0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a31c0_0 .net *"_s5", 1 0, L_0x7fb8f1ba0060;  1 drivers
v0x7fffd09a3280_0 .net "a", 9 0, v0x7fffd099d4f0_0;  alias, 1 drivers
v0x7fffd09a3370_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd09a3460 .array "mem", 1023 0, 15 0;
v0x7fffd09a3500_0 .net "rd", 15 0, L_0x7fffd09afbc0;  alias, 1 drivers
L_0x7fffd09bfcd0 .array/port v0x7fffd09a3460, L_0x7fffd09bfd70;
L_0x7fffd09bfd70 .concat [ 10 2 0 0], v0x7fffd099d4f0_0, L_0x7fb8f1ba0060;
S_0x7fffd09a3660 .scope module, "mux_intr" "mux2" 4 82, 5 64 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd09a3830 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd09a3900_0 .net "d0", 9 0, v0x7fffd09a1880_0;  alias, 1 drivers
v0x7fffd09a39f0_0 .net "d1", 9 0, v0x7fffd09a1c40_0;  alias, 1 drivers
v0x7fffd09a3ac0_0 .net "s", 0 0, L_0x7fffd09c39b0;  alias, 1 drivers
v0x7fffd09a3b90_0 .net "y", 9 0, L_0x7fffd09c3200;  alias, 1 drivers
L_0x7fffd09c3200 .functor MUXZ 10, v0x7fffd09a1880_0, v0x7fffd09a1c40_0, L_0x7fffd09c39b0, C4<>;
S_0x7fffd09a3d00 .scope module, "mux_pc" "mux2" 4 80, 5 64 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd09a3ed0 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd09a3fa0_0 .net "d0", 9 0, L_0x7fffd09c1440;  alias, 1 drivers
v0x7fffd09a40a0_0 .net "d1", 9 0, L_0x7fffd09c3200;  alias, 1 drivers
v0x7fffd09a4190_0 .net "s", 0 0, L_0x7fffd09c3530;  alias, 1 drivers
v0x7fffd09a4260_0 .net "y", 9 0, L_0x7fffd09c3160;  alias, 1 drivers
L_0x7fffd09c3160 .functor MUXZ 10, L_0x7fffd09c1440, L_0x7fffd09c3200, L_0x7fffd09c3530, C4<>;
S_0x7fffd09a43c0 .scope module, "mux_stack" "mux2" 4 50, 5 64 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd09a4590 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd09a46d0_0 .net "d0", 9 0, L_0x7fffd09af950;  alias, 1 drivers
v0x7fffd09a47e0_0 .net "d1", 9 0, v0x7fffd09a5ac0_0;  alias, 1 drivers
v0x7fffd09a48a0_0 .net "s", 0 0, v0x7fffd09ad0f0_0;  alias, 1 drivers
v0x7fffd09a4970_0 .net "y", 9 0, L_0x7fffd09c1440;  alias, 1 drivers
L_0x7fffd09c1440 .functor MUXZ 10, L_0x7fffd09af950, v0x7fffd09a5ac0_0, v0x7fffd09ad0f0_0, C4<>;
S_0x7fffd09a4af0 .scope module, "out" "mux4" 4 62, 5 74 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd09a4cc0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd09a4e90_0 .net "d0", 7 0, L_0x7fffd09c0c80;  alias, 1 drivers
v0x7fffd09a4fa0_0 .net "d1", 7 0, L_0x7fffd09c1d20;  1 drivers
o0x7fb8f1bf1e18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd09a5060_0 .net "d2", 7 0, o0x7fb8f1bf1e18;  0 drivers
o0x7fb8f1bf1e48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd09a5150_0 .net "d3", 7 0, o0x7fb8f1bf1e48;  0 drivers
v0x7fffd09a5230_0 .net "s", 1 0, v0x7fffd09ad000_0;  alias, 1 drivers
v0x7fffd09a5360_0 .var "y", 7 0;
E_0x7fffd09a4e00/0 .event edge, v0x7fffd09a5230_0, v0x7fffd09a5150_0, v0x7fffd09a5060_0, v0x7fffd09a4fa0_0;
E_0x7fffd09a4e00/1 .event edge, v0x7fffd099cba0_0;
E_0x7fffd09a4e00 .event/or E_0x7fffd09a4e00/0, E_0x7fffd09a4e00/1;
S_0x7fffd09a5540 .scope module, "pila" "stack" 4 53, 5 102 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffd09a5940_0 .net "clk", 0 0, v0x7fffd09af100_0;  alias, 1 drivers
v0x7fffd09a5a00 .array "memoria_pila", 7 0, 9 0;
v0x7fffd09a5ac0_0 .var "pop", 9 0;
v0x7fffd09a5b90_0 .net "popsignal", 0 0, v0x7fffd09acba0_0;  alias, 1 drivers
v0x7fffd09a5c30_0 .net "push", 9 0, L_0x7fffd09c1440;  alias, 1 drivers
v0x7fffd09a5d90_0 .net "pushsignal", 0 0, L_0x7fffd09af850;  alias, 1 drivers
v0x7fffd09a5e50_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
v0x7fffd09a5ef0_0 .var "stack_pointer", 2 0;
E_0x7fffd09a58c0/0 .event edge, v0x7fffd09a5b90_0, v0x7fffd09a5d90_0;
E_0x7fffd09a58c0/1 .event posedge, v0x7fffd099d5b0_0;
E_0x7fffd09a58c0 .event/or E_0x7fffd09a58c0/0, E_0x7fffd09a58c0/1;
S_0x7fffd09a60d0 .scope module, "reg1_out" "registro_mod" 4 66, 5 51 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd09a62a0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd09a63f0_0 .net "clk", 0 0, L_0x7fffd09c2f00;  alias, 1 drivers
v0x7fffd09a64d0_0 .net "d", 7 0, v0x7fffd09a5360_0;  alias, 1 drivers
v0x7fffd09a65c0_0 .var "q", 7 0;
v0x7fffd09a6690_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
E_0x7fffd0984ec0/0 .event negedge, v0x7fffd09a63f0_0;
E_0x7fffd0984ec0/1 .event posedge, v0x7fffd099d5b0_0;
E_0x7fffd0984ec0 .event/or E_0x7fffd0984ec0/0, E_0x7fffd0984ec0/1;
S_0x7fffd09a67e0 .scope module, "reg2_out" "registro_mod" 4 68, 5 51 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd09a6960 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd09a6b20_0 .net "clk", 0 0, L_0x7fffd09c2f70;  alias, 1 drivers
v0x7fffd09a6c00_0 .net "d", 7 0, v0x7fffd09a5360_0;  alias, 1 drivers
v0x7fffd09a6d10_0 .var "q", 7 0;
v0x7fffd09a6dd0_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
E_0x7fffd09a6aa0/0 .event negedge, v0x7fffd09a6b20_0;
E_0x7fffd09a6aa0/1 .event posedge, v0x7fffd099d5b0_0;
E_0x7fffd09a6aa0 .event/or E_0x7fffd09a6aa0/0, E_0x7fffd09a6aa0/1;
S_0x7fffd09a6f20 .scope module, "reg3_out" "registro_mod" 4 70, 5 51 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd09a70f0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd09a72b0_0 .net "clk", 0 0, L_0x7fffd09c3030;  alias, 1 drivers
v0x7fffd09a7390_0 .net "d", 7 0, v0x7fffd09a5360_0;  alias, 1 drivers
v0x7fffd09a7450_0 .var "q", 7 0;
v0x7fffd09a7540_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
E_0x7fffd09a7230/0 .event negedge, v0x7fffd09a72b0_0;
E_0x7fffd09a7230/1 .event posedge, v0x7fffd099d5b0_0;
E_0x7fffd09a7230 .event/or E_0x7fffd09a7230/0, E_0x7fffd09a7230/1;
S_0x7fffd09a7690 .scope module, "reg4_out" "registro_mod" 4 72, 5 51 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd09a7860 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd09a7a20_0 .net "clk", 0 0, L_0x7fffd09c30a0;  alias, 1 drivers
v0x7fffd09a7b00_0 .net "d", 7 0, v0x7fffd09a5360_0;  alias, 1 drivers
v0x7fffd09a7bc0_0 .var "q", 7 0;
v0x7fffd09a7cb0_0 .net "reset", 0 0, v0x7fffd09af7b0_0;  alias, 1 drivers
E_0x7fffd09a79a0/0 .event negedge, v0x7fffd09a7a20_0;
E_0x7fffd09a79a0/1 .event posedge, v0x7fffd099d5b0_0;
E_0x7fffd09a79a0 .event/or E_0x7fffd09a79a0/0, E_0x7fffd09a79a0/1;
S_0x7fffd09a7e00 .scope module, "sumador" "sum" 4 24, 5 30 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fb8f1ba0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd09a7ff0_0 .net "a", 9 0, L_0x7fb8f1ba0018;  1 drivers
v0x7fffd09a80f0_0 .net "b", 9 0, v0x7fffd099d4f0_0;  alias, 1 drivers
v0x7fffd09a8200_0 .net "y", 9 0, L_0x7fffd09afb20;  alias, 1 drivers
L_0x7fffd09afb20 .arith/sum 10, L_0x7fb8f1ba0018, v0x7fffd099d4f0_0;
S_0x7fffd09a8300 .scope module, "unidad_alu" "alu" 4 40, 7 1 0, S_0x7fffd0959600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffd09c1220 .functor NOT 1, L_0x7fffd09c10f0, C4<0>, C4<0>, C4<0>;
v0x7fffd09a85e0_0 .net *"_s3", 0 0, L_0x7fffd09c10f0;  1 drivers
v0x7fffd09a86c0_0 .net "a", 7 0, L_0x7fffd09c0580;  alias, 1 drivers
v0x7fffd09a87d0_0 .net "b", 7 0, L_0x7fffd09c0c80;  alias, 1 drivers
v0x7fffd09a88c0_0 .net "op_alu", 2 0, v0x7fffd09aca10_0;  alias, 1 drivers
v0x7fffd09a89a0_0 .var "s", 7 0;
v0x7fffd09a8ad0_0 .net "y", 7 0, v0x7fffd09a89a0_0;  alias, 1 drivers
v0x7fffd09a8b90_0 .net "zero", 0 0, L_0x7fffd09c1220;  alias, 1 drivers
E_0x7fffd09a8580 .event edge, v0x7fffd09a88c0_0, v0x7fffd099cba0_0, v0x7fffd099cac0_0;
L_0x7fffd09c10f0 .reduce/or v0x7fffd09a89a0_0;
S_0x7fffd09ac4c0 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffd0975b20;
 .timescale -6 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "we3"
    .port_info 6 /OUTPUT 1 "wez"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "s_stack"
    .port_info 10 /OUTPUT 1 "we4"
    .port_info 11 /OUTPUT 1 "we_out"
    .port_info 12 /OUTPUT 1 "timer_e"
    .port_info 13 /OUTPUT 2 "s_inm"
    .port_info 14 /OUTPUT 2 "s_in"
    .port_info 15 /OUTPUT 2 "s_out"
    .port_info 16 /OUTPUT 3 "op_alu"
v0x7fffd09ac8b0_0 .net "intr1", 0 0, v0x7fffd09af320_0;  alias, 1 drivers
v0x7fffd09ac970_0 .net "intr2", 0 0, v0x7fffd09af3c0_0;  alias, 1 drivers
v0x7fffd09aca10_0 .var "op_alu", 2 0;
v0x7fffd09acb00_0 .net "opcode", 15 0, L_0x7fffd09bffe0;  alias, 1 drivers
v0x7fffd09acba0_0 .var "pop", 0 0;
v0x7fffd09acce0_0 .var "push", 0 0;
v0x7fffd09acd80_0 .var "s_in", 1 0;
v0x7fffd09ace70_0 .var "s_inc", 0 0;
v0x7fffd09acf60_0 .var "s_inm", 1 0;
v0x7fffd09ad000_0 .var "s_out", 1 0;
v0x7fffd09ad0f0_0 .var "s_stack", 0 0;
v0x7fffd09ad1e0_0 .var "timer_e", 0 0;
v0x7fffd09ad2d0_0 .var "we3", 0 0;
v0x7fffd09ad3c0_0 .var "we4", 0 0;
v0x7fffd09ad4b0_0 .var "we_out", 0 0;
v0x7fffd09ad550_0 .var "wez", 0 0;
v0x7fffd09ad640_0 .net "z", 0 0, v0x7fffd099f910_0;  alias, 1 drivers
E_0x7fffd09ac850 .event edge, v0x7fffd09a99b0_0;
    .scope S_0x7fffd099d0c0;
T_0 ;
    %wait E_0x7fffd08e51e0;
    %load/vec4 v0x7fffd099d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd099d4f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd099d430_0;
    %assign/vec4 v0x7fffd099d4f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd09a2e40;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffd09a3460 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd0961b90;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffd099cc80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd0961b90;
T_3 ;
    %wait E_0x7fffd08e4fe0;
    %load/vec4 v0x7fffd099cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd099ce20_0;
    %load/vec4 v0x7fffd099cd40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd099cc80, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd09a8300;
T_4 ;
    %wait E_0x7fffd09a8580;
    %load/vec4 v0x7fffd09a88c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %inv;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %load/vec4 v0x7fffd09a87d0_0;
    %add;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %load/vec4 v0x7fffd09a87d0_0;
    %sub;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %load/vec4 v0x7fffd09a87d0_0;
    %and;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %load/vec4 v0x7fffd09a87d0_0;
    %or;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffd09a86c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffd09a87d0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd09a89a0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd099f480;
T_5 ;
    %wait E_0x7fffd08e51e0;
    %load/vec4 v0x7fffd099f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd099f910_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd099f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffd099f870_0;
    %assign/vec4 v0x7fffd099f910_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd09a0c60;
T_6 ;
    %wait E_0x7fffd09a0f70;
    %load/vec4 v0x7fffd09a13c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffd09a1000_0;
    %assign/vec4 v0x7fffd09a14d0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffd09a1100_0;
    %assign/vec4 v0x7fffd09a14d0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffd09a11e0_0;
    %assign/vec4 v0x7fffd09a14d0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffd09a12d0_0;
    %assign/vec4 v0x7fffd09a14d0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd09a5540;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09a5ef0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffd09a5540;
T_8 ;
    %wait E_0x7fffd09a58c0;
    %load/vec4 v0x7fffd09a5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09a5ef0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffd09a5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffd09a5c30_0;
    %load/vec4 v0x7fffd09a5ef0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffd09a5a00, 4, 0;
    %load/vec4 v0x7fffd09a5ef0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffd09a5ef0_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffd09a5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffd09a5ef0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffd09a5ef0_0, 0, 3;
    %load/vec4 v0x7fffd09a5ef0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd09a5a00, 4;
    %store/vec4 v0x7fffd09a5ac0_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd09a1e60;
T_9 ;
    %vpi_call 5 149 "$readmemb", "memdatafile.dat", v0x7fffd09a29a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffd09a1e60;
T_10 ;
    %wait E_0x7fffd08e4fe0;
    %load/vec4 v0x7fffd09a2cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd09a2c00_0;
    %load/vec4 v0x7fffd09a2a60_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd09a29a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd099fb90;
T_11 ;
    %wait E_0x7fffd09850a0;
    %load/vec4 v0x7fffd09a0270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffd099fef0_0;
    %assign/vec4 v0x7fffd09a03a0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffd099fff0_0;
    %assign/vec4 v0x7fffd09a03a0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffd09a00d0_0;
    %assign/vec4 v0x7fffd09a03a0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffd09a0190_0;
    %assign/vec4 v0x7fffd09a03a0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffd09a4af0;
T_12 ;
    %wait E_0x7fffd09a4e00;
    %load/vec4 v0x7fffd09a5230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffd09a4e90_0;
    %assign/vec4 v0x7fffd09a5360_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffd09a4fa0_0;
    %assign/vec4 v0x7fffd09a5360_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffd09a5060_0;
    %assign/vec4 v0x7fffd09a5360_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffd09a5150_0;
    %assign/vec4 v0x7fffd09a5360_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd09a60d0;
T_13 ;
    %wait E_0x7fffd0984ec0;
    %load/vec4 v0x7fffd09a6690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd09a65c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffd09a64d0_0;
    %assign/vec4 v0x7fffd09a65c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffd09a67e0;
T_14 ;
    %wait E_0x7fffd09a6aa0;
    %load/vec4 v0x7fffd09a6dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd09a6d10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffd09a6c00_0;
    %assign/vec4 v0x7fffd09a6d10_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd09a6f20;
T_15 ;
    %wait E_0x7fffd09a7230;
    %load/vec4 v0x7fffd09a7540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd09a7450_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffd09a7390_0;
    %assign/vec4 v0x7fffd09a7450_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffd09a7690;
T_16 ;
    %wait E_0x7fffd09a79a0;
    %load/vec4 v0x7fffd09a7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd09a7bc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffd09a7b00_0;
    %assign/vec4 v0x7fffd09a7bc0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd09a1670;
T_17 ;
    %vpi_call 5 182 "$readmemb", "intr1_reg.dat", v0x7fffd09a1880 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffd09a1aa0;
T_18 ;
    %vpi_call 5 191 "$readmemb", "intr2_reg.dat", v0x7fffd09a1c40 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffd099d6f0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffd099dd70_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fffd099d6f0;
T_20 ;
    %wait E_0x7fffd09850e0;
    %load/vec4 v0x7fffd099e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fffd099dab0_0;
    %assign/vec4 v0x7fffd099db90_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffd099d6f0;
T_21 ;
    %wait E_0x7fffd09852d0;
    %load/vec4 v0x7fffd099db90_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x7fffd099dea0_0, 0, 28;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x7fffd099dea0_0, 0, 28;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x7fffd099dea0_0, 0, 28;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x7fffd099dea0_0, 0, 28;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x7fffd099dea0_0, 0, 28;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffd099d6f0;
T_22 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd099e180_0, 0, 6;
    %end;
    .thread T_22;
    .scope S_0x7fffd099d6f0;
T_23 ;
    %wait E_0x7fffd08e4fe0;
    %load/vec4 v0x7fffd099dd70_0;
    %pad/u 32;
    %load/vec4 v0x7fffd099dea0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fffd099e180_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fffd099e180_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd099e0e0_0;
    %and;
    %store/vec4 v0x7fffd099df80_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd099df80_0, 0, 1;
    %load/vec4 v0x7fffd099e180_0;
    %store/vec4 v0x7fffd099e180_0, 0, 6;
T_23.1 ;
    %load/vec4 v0x7fffd099e180_0;
    %load/vec4 v0x7fffd099db90_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %cmp/e;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd099e180_0, 0, 6;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd099df80_0, 0, 1;
T_23.3 ;
    %load/vec4 v0x7fffd099dd70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffd099dd70_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffd09ac4c0;
T_24 ;
    %wait E_0x7fffd09ac850;
    %load/vec4 v0x7fffd09acb00_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_24.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_24.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_24.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_24.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_24.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_24.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_24.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_24.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_24.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 16;
    %cmp/z;
    %jmp/1 T_24.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_24.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_24.11, 4;
    %dup/vec4;
    %pushi/vec4 47, 0, 16;
    %cmp/z;
    %jmp/1 T_24.12, 4;
    %jmp T_24.14;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %load/vec4 v0x7fffd09acb00_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %jmp T_24.14;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %jmp T_24.14;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %jmp T_24.14;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %load/vec4 v0x7fffd09ad640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
T_24.16 ;
    %jmp T_24.14;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %load/vec4 v0x7fffd09ad640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
T_24.18 ;
    %jmp T_24.14;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %jmp T_24.14;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %jmp T_24.14;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %load/vec4 v0x7fffd09acb00_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffd09acd80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad4b0_0, 0, 1;
    %jmp T_24.14;
T_24.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acd80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09ad000_0, 0, 2;
    %jmp T_24.14;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acd80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad4b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd09ad000_0, 0, 2;
    %jmp T_24.14;
T_24.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %jmp T_24.14;
T_24.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad1e0_0, 0, 1;
    %jmp T_24.14;
T_24.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ace70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09acce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09ad3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd09acf60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd09aca10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09ad1e0_0, 0, 1;
    %jmp T_24.14;
T_24.14 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffd0976290;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09af100_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09af100_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffd0976290;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09af320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09af3c0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffd09af1c0_0, 0, 8;
    %end;
    .thread T_26;
    .scope S_0x7fffd0976290;
T_27 ;
    %vpi_call 2 36 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd09af7b0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd09af7b0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7fffd0976290;
T_28 ;
    %delay 891896832, 58;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
