head	1.27;
access;
symbols
	OPENBSD_6_1:1.27.0.16
	OPENBSD_6_1_BASE:1.27
	OPENBSD_6_0:1.27.0.14
	OPENBSD_6_0_BASE:1.27
	OPENBSD_5_9:1.27.0.2
	OPENBSD_5_9_BASE:1.27
	OPENBSD_5_8:1.27.0.10
	OPENBSD_5_8_BASE:1.27
	OPENBSD_5_7:1.27.0.8
	OPENBSD_5_7_BASE:1.27
	OPENBSD_5_6:1.27.0.6
	OPENBSD_5_6_BASE:1.27
	OPENBSD_5_5:1.27.0.4
	OPENBSD_5_5_BASE:1.27
	OPENBSD_5_4:1.26.0.2
	OPENBSD_5_4_BASE:1.26
	OPENBSD_5_3:1.25.0.10
	OPENBSD_5_3_BASE:1.25
	OPENBSD_5_2:1.25.0.8
	OPENBSD_5_2_BASE:1.25
	OPENBSD_5_1_BASE:1.25
	OPENBSD_5_1:1.25.0.6
	OPENBSD_5_0:1.25.0.4
	OPENBSD_5_0_BASE:1.25
	OPENBSD_4_9:1.25.0.2
	OPENBSD_4_9_BASE:1.25
	OPENBSD_4_8:1.24.0.14
	OPENBSD_4_8_BASE:1.24
	OPENBSD_4_7:1.24.0.10
	OPENBSD_4_7_BASE:1.24
	OPENBSD_4_6:1.24.0.12
	OPENBSD_4_6_BASE:1.24
	OPENBSD_4_5:1.24.0.8
	OPENBSD_4_5_BASE:1.24
	OPENBSD_4_4:1.24.0.6
	OPENBSD_4_4_BASE:1.24
	OPENBSD_4_3:1.24.0.4
	OPENBSD_4_3_BASE:1.24
	OPENBSD_4_2:1.24.0.2
	OPENBSD_4_2_BASE:1.24
	OPENBSD_4_1:1.23.0.10
	OPENBSD_4_1_BASE:1.23
	OPENBSD_4_0:1.23.0.8
	OPENBSD_4_0_BASE:1.23
	OPENBSD_3_9:1.23.0.6
	OPENBSD_3_9_BASE:1.23
	OPENBSD_3_8:1.23.0.4
	OPENBSD_3_8_BASE:1.23
	OPENBSD_3_7:1.23.0.2
	OPENBSD_3_7_BASE:1.23
	OPENBSD_3_6:1.22.0.2
	OPENBSD_3_6_BASE:1.22
	OPENBSD_3_5:1.18.0.2
	OPENBSD_3_5_BASE:1.18
	OPENBSD_3_4:1.15.0.2
	OPENBSD_3_4_BASE:1.15
	OPENBSD_3_3:1.9.0.2
	OPENBSD_3_3_BASE:1.9
	OPENBSD_3_2:1.5.0.2
	OPENBSD_3_2_BASE:1.5
	OPENBSD_3_1:1.2.0.2
	OPENBSD_3_1_BASE:1.2;
locks; strict;
comment	@# @;


1.27
date	2014.02.14.14.48.51;	author schwarze;	state Exp;
branches;
next	1.26;

1.26
date	2013.07.16.16.05.49;	author schwarze;	state Exp;
branches;
next	1.25;

1.25
date	2010.09.19.12.41.23;	author jmc;	state Exp;
branches;
next	1.24;

1.24
date	2007.05.31.19.19.54;	author jmc;	state Exp;
branches;
next	1.23;

1.23
date	2004.09.14.22.03.29;	author mickey;	state Exp;
branches;
next	1.22;

1.22
date	2004.08.31.05.20.23;	author mickey;	state Exp;
branches;
next	1.21;

1.21
date	2004.08.30.09.14.52;	author jmc;	state Exp;
branches;
next	1.20;

1.20
date	2004.08.29.08.18.34;	author mickey;	state Exp;
branches;
next	1.19;

1.19
date	2004.04.08.16.17.09;	author mickey;	state Exp;
branches;
next	1.18;

1.18
date	2004.03.17.02.36.02;	author mickey;	state Exp;
branches;
next	1.17;

1.17
date	2003.12.30.10.47.13;	author jmc;	state Exp;
branches;
next	1.16;

1.16
date	2003.12.29.16.56.17;	author mickey;	state Exp;
branches;
next	1.15;

1.15
date	2003.06.06.10.29.42;	author jmc;	state Exp;
branches;
next	1.14;

1.14
date	2003.06.02.21.39.56;	author mickey;	state Exp;
branches;
next	1.13;

1.13
date	2003.05.16.09.04.45;	author jmc;	state Exp;
branches;
next	1.12;

1.12
date	2003.05.05.13.51.58;	author jmc;	state Exp;
branches;
next	1.11;

1.11
date	2003.04.02.21.10.41;	author mickey;	state Exp;
branches;
next	1.10;

1.10
date	2003.04.01.18.10.20;	author mickey;	state Exp;
branches;
next	1.9;

1.9
date	2003.03.05.19.50.48;	author jmc;	state Exp;
branches;
next	1.8;

1.8
date	2002.12.19.03.07.53;	author mickey;	state Exp;
branches;
next	1.7;

1.7
date	2002.12.17.14.33.40;	author mickey;	state Exp;
branches;
next	1.6;

1.6
date	2002.12.17.14.27.50;	author mickey;	state Exp;
branches;
next	1.5;

1.5
date	2002.05.15.03.51.59;	author mickey;	state Exp;
branches;
next	1.4;

1.4
date	2002.04.22.00.42.48;	author mickey;	state Exp;
branches;
next	1.3;

1.3
date	2002.04.20.22.42.42;	author mickey;	state Exp;
branches;
next	1.2;

1.2
date	2002.04.07.10.33.12;	author mickey;	state Exp;
branches;
next	1.1;

1.1
date	2002.04.05.21.36.16;	author mickey;	state Exp;
branches;
next	;


desc
@@


1.27
log
@convert tables from tbl(7) to mdoc(7) .Bl -column format;
from Jan Stary <hans at stare dot cz>;
jmc@@ agrees that this makes maintenance easier
@
text
@.\" $OpenBSD: cpu.4tbl,v 1.26 2013/07/16 16:05:49 schwarze Exp $
.\"
.\" Copyright (c) 2002 Michael Shalayeff
.\" All rights reserved.
.\"
.\" Redistribution and use in source and binary forms, with or without
.\" modification, are permitted provided that the following conditions
.\" are met:
.\" 1. Redistributions of source code must retain the above copyright
.\"    notice, this list of conditions and the following disclaimer.
.\" 2. Redistributions in binary form must reproduce the above copyright
.\"    notice, this list of conditions and the following disclaimer in the
.\"    documentation and/or other materials provided with the distribution.
.\"
.\" THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
.\" IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
.\" OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
.\" IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
.\" INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
.\" (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
.\" SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
.\" HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
.\" STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
.\" IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
.\" THE POSSIBILITY OF SUCH DAMAGE.
.\"
.Dd $Mdocdate: July 16 2013 $
.Dt CPU 4 hppa
.Os
.Sh NAME
.Nm cpu
.Nd HP PA-RISC CPU
.Sh SYNOPSIS
.Cd "cpu*       at mainbus0 irq 31"
.Sh DESCRIPTION
The following table lists the
.Tn PA-RISC
CPU types and their characteristics, such as TLB, maximum
cache sizes (where the
.Sq *
character means on-chip) and
.Tn HP 9000/700
machines they were used in (see also
.Xr intro 4
for the reverse list).
.Bl -column "7100LC" "1.1e" "MHz max" "2048 L1D*" "TLB" "BAT" "C3650, C3700, C3750"
.It Sy CPU Ta Sy PA Ta Sy Clock Ta Sy Caches Ta Sy TLB Ta Sy BAT Ta Sy Models
.It Ta Ta MHz max Ta KB max Ta Ta Ta ""
.It 7000 Ta 1.1a Ta 66 Ta 256 L1I Ta 96I Ta 4I Ta 705, 710, 720
.It Ta Ta Ta 256 L1D Ta 96D Ta 4D Ta 730, 750
.It 7100 Ta 1.1b Ta 100 Ta 1024 L1I Ta 120 Ta 16 Ta 715/33/50/75
.It Ta Ta Ta 2048 L1D Ta Ta Ta 725/50/75
.It Ta Ta Ta Ta Ta Ta {735,755}/100
.It Ta Ta Ta Ta Ta Ta 742i, 745i, 747i
.It 7150 Ta 1.1b Ta 125 Ta 1024 L1I Ta 120 Ta 16 Ta 735/125, 755/125
.It Ta Ta Ta 2048 L1D Ta Ta Ta ""
.It 7100LC Ta 1.1c Ta 100 Ta 1 L1I* Ta 64 Ta 8 Ta 712/60/80/100
.It Ta Ta Ta 1024 L2I Ta Ta Ta 715/64/80/100
.It Ta Ta Ta 1024 L2D Ta Ta Ta 715/100XC
.It Ta Ta Ta Ta Ta Ta 725/64/100
.It Ta Ta Ta Ta Ta Ta 743i, 748i
.It Ta Ta Ta Ta Ta Ta SAIC
.It 7200 Ta 1.1d Ta 140 Ta 2 L1* Ta 120 Ta 16 Ta C100, C110
.It Ta Ta Ta 1024 L2I Ta Ta Ta J200, J210
.It Ta Ta Ta 1024 L2D Ta Ta Ta ""
.It 7300LC Ta 1.1e Ta 180 Ta 64 L1I* Ta 96 Ta 8 Ta A180, A180C
.It Ta Ta Ta 64 L1D* Ta Ta Ta B132, B160, B180
.It Ta Ta Ta 8192 L2 Ta Ta Ta C132L, C160L
.It Ta Ta Ta Ta Ta Ta 744, 745, 748
.It Ta Ta Ta Ta Ta Ta RDI PrecisionBook
.It 8000 Ta 2.0 Ta 180 Ta 1024 L1I Ta 96 Ta Ta C160, C180
.It Ta Ta Ta 1024 L1D Ta Ta Ta J280, J282
.It 8200 Ta 2.0 Ta 300 Ta 2048 L1I Ta 120 Ta Ta C200, C240
.It Ta Ta Ta 2048 L1D Ta Ta Ta J2240
.It 8500 Ta 2.0 Ta 440 Ta 512 L1I* Ta 160 Ta Ta A400, A500, C360
.It Ta Ta Ta 1024 L1D* Ta Ta Ta B1000, B2000, C3000
.It Ta Ta Ta Ta Ta Ta J5000, J7000
.It 8600 Ta 2.0 Ta 550 Ta 512 L1I* Ta 160 Ta Ta A400, A500, C3600
.It Ta Ta Ta 1024 L1D* Ta Ta Ta B2000, B2600
.It Ta Ta Ta Ta Ta Ta J5600, J6000, J7600
.It 8700 Ta 2.0 Ta 875 Ta 768 L1I* Ta 240 Ta Ta A400, A500, J6700
.It Ta Ta Ta 1536 L1D* Ta Ta Ta C3650, C3700, C3750
.El
.Sh FLOATING-POINT COPROCESSOR
The following table summarizes available floating-point coprocessor
models for the 32-bit
.Tn PA-RISC
processors.
.Bl -column "Sterling I MIU (ROC w/Weitek)" "712/60/80/100"
.It Sy FPU Ta Sy Model
.It Indigo Ta ""
.It Sterling I MIU (TYCO) Ta ""
.It Sterling I MIU (ROC w/Weitek) Ta ""
.It FPC (w/Weitek) Ta ""
.It FPC (w/Bit) Ta ""
.It Timex-II Ta ""
.It Rolex Ta 725/50, 745i
.It HARP-I Ta ""
.It Tornado Ta J2x0,C1x0
.It PA-50 (Hitachi) Ta ""
.It PCXL Ta 712/60/80/100
.El
.Sh SUPERSCALAR EXECUTION
The following table summarizes the superscalar execution capabilities
of 32-bit
.Tn PA-RISC
processors.
.Bl -column "7100LC" "2 integer ALU" "4-way superscalar"
.It Sy CPU Ta Sy Units Ta Sy Bundles
.It 7100 Ta 1 integer ALU Ta load-store/fp
.It Ta 1 FP Ta int/fp
.It Ta Ta branch/*
.It 7100LC Ta 2 integer ALU Ta load-store/int
.It Ta 1 FP Ta load-store/fp
.It Ta Ta int/fp
.It Ta Ta branch/*
.It 7200 Ta 2 integer ALU Ta load-store/int
.It Ta 1 FP Ta load-store/fp
.It Ta Ta int/int
.It Ta Ta int/fp
.It Ta Ta branch/*
.It 7300LC Ta 2 integer ALU Ta load-store/int
.It Ta 1 FP Ta load-store/fp
.It Ta Ta int/fp
.It Ta Ta branch/*
.It 8x00 Ta 2 integer ALU Ta 4-way superscalar
.It Ta 2 shift/merge Ta ""
.It Ta 2 load/store Ta ""
.It Ta 2 FPU mul/add Ta ""
.It Ta 2 FPU div/sqrt Ta ""
.El
.Pp
In conclusion, all of the above CPUs are dual-issue, or 2-way superscalar,
with the exception that on CPUs with two integer ALUs only one of these
units is capable of doing shift, load/store and test operations.
Additionally, there are several kinds of restrictions placed upon the
superscalar execution:
.Pp
For the purpose of showing which instructions are allowed to proceed
together through the pipeline, they are divided into classes:
.Bl -column "fsys" "FTEST and FP status/exception"
.It Sy Class Ta Sy Description
.It flop Ta floating point operation
.It ldst Ta loads and stores
.It flex Ta integer ALU
.It mm Ta shifts, extracts and deposits
.It nul Ta might nullify successor
.It bv Ta BV, BE
.It br Ta other branches
.It fsys Ta FTEST and FP status/exception
.It sys Ta system control instructions
.El
.Pp
For CPUs with two integer ALUs (7100LC, 7200, 7300LC), the following
table lists the instructions which are allowed to be executed
concurrently:
.Bl -column "flex" "flop/ldst/flex/mm/nul/br/fsys"
.It Sy First Ta Sy Second instruction
.It flop Ta + ldst/flex/mm/nul/bv/br
.It ldst Ta + flop/flex/mm/nul/br
.It flex Ta + flop/ldst/flex/mm/nul/br/fsys
.It mm Ta + flop/ldst/flex/fsys
.It nul Ta + flop
.It sys Ta never bundled
.El
.Pp
ldst + ldst is also possible under certain circumstances, which is then
called "double word load/store".
.Pp
The following restrictions are placed upon the superscalar execution:
.Pp
.Bl -bullet -compact
.It
An instruction that modifies a register will not be bundled with another
instruction that takes this register as operand.
Exception: a flop can be bundled with an FP store of the flop's result register.
.It
An FP load to one word of a doubleword register will not be bundled with
a flop that uses the other doubleword of this register.
.It
A flop will not be bundled with an FP load if both instructions have the
same target register.
.It
An instruction that could set the carry/borrow bits will not be bundled
with an instruction that uses
carry/borrow bits.
.It
An instruction which is in the delay slot of a branch is never bundled
with other instructions.
.It
An instruction which is at an odd word address and executed as a target
of a taken branch is never bundled.
.It
An instruction which might nullify its successor is never bundled with
this successor.
Only if the successor is a flop instruction is this bundle allowed.
.El
.Sh PERFORMANCE MONITOR COPROCESSOR
The performance monitor coprocessor is an optional,
implementation-dependent coprocessor which provides a minimal common
software interface to implementation-dependent performance monitor hardware.
.Sh DEBUG SPECIAL UNIT
The debug special function unit is an optional,
architected SFU which provides hardware assistance for software debugging
using breakpoints.
The debug SFU is currently defined only for Level 0 processors.
.Sh SEE ALSO
.Xr asp 4 ,
.Xr intro 4 ,
.Xr lasi 4 ,
.Xr mem 4 ,
.Xr pdc 4 ,
.Xr wax 4
.Rs
.%T PA-RISC 1.1 Architecture and Instruction Set Reference Manual
.%A Hewlett-Packard
.%D May 15, 1996
.Re
.Rs
.%T PA7100LC ERS
.%A Hewlett-Packard
.%D March 30 1999
.%N Public version 1.0
.Re
.Rs
.%T Design of the PA7200 CPU
.%A Hewlett-Packard Journal
.%D February 1996
.Re
.Rs
.%T PA7300LC ERS
.%A Hewlett-Packard
.%D March 18 1996
.%N Version 1.0
.Re
.Sh HISTORY
The
.Nm
driver was written by
.An Michael Shalayeff Aq Mt mickey@@openbsd.org
for the HPPA
port for
.Ox 2.5 .
@


1.26
log
@use .Mt for email addresses; from Jan Stary <hans at stare dot cz>; ok jmc@@
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.25 2010/09/19 12:41:23 jmc Exp $
d27 1
a27 1
.Dd $Mdocdate: September 19 2010 $
d39 3
a41 1
cache sizes (where * character means on-chip) and
d46 38
a83 46
.Pp
.in +\n(dIu
.TS
tab (:) ;
l l l l l l l
l l l l l l l
_ _ _ _ _ _ _
l l l l l l l .
CPU:PA:Clock  :Caches:TLB:BAT:Models
   :  :MHz max:KB max:   :   :
7000:1.1a:66 : 256 L1I:96I:4I:705,710,720
    :    :   : 256 L1D:96D:4D:730,750
7100:1.1b:100:1024 L1I:120:16:715/33/50/75
    :    :   :2048 L1D:   :  :725/50/75
    :    :   :        :   :  :{735,755}/100
    :    :   :        :   :  :742i, 745i, 747i
7150:1.1b:125:1024 L1I:120:16:{735,755}/125
    :    :   :2048 L1D:   :  :
7100LC:1.1c:100:   1 L1I*:64:8:712/60/80/100
      :    :   :1024 L2I:  : :715/64/80/100
      :    :   :1024 L2D:  : :715/100XC
      :    :   :        :  : :725/64/100
      :    :   :        :  : :743i, 748i
      :    :   :        :  : :SAIC
7200:1.1d:140:   2 L1*:120:16:C100,C110
    :    :   :1024 L2I:   :  :J200,J210
    :    :   :1024 L2D:   :  :
7300LC:1.1e:180:  64 L1I*:96:8:A180,A180C
       :    :  :  64 L1D*:  : :B132,B160,B180
       :    :  :8192 L2:  : :C132L,C160L
       :    :  :       :  : :744, 745, 748
       :    :  :       :  : :RDI PrecisionBook
8000:2.0:180:1024 L1I:96:  :C160, C180
    :   :   :1024 L1D:  :  :J280, J282
8200:2.0:300:2048 L1I:120:  :C200, C240
    :   :   :2048 L1D:   :  :J2240
8500:2.0:440: 512 L1I*:160:  :A400,A500,C360
    :   :   :1024 L1D*:   :  :B1000,B2000,C3000
    :   :   :         :   :  :J5000,J7000
8600:2.0:550: 512 L1I*:160:  :A400,A500,C3600
    :   :   :1024 L1D*:   :  :B2000,B2600
    :   :   :         :   :  :J5600,J6000,J7600
8700:2.0:875: 768 L1I*:240:  :A400,A500,J6700
    :   :   :1536 L1D*:   :  :C3650,C3700,C3750
.TE
.in -\n(dIu
d89 14
a102 21
.Pp
.in +\n(dIu
.TS
tab (:) nokeep ;
l l
_ _
l l .
FPU:Model
Indigo:
Sterling I MIU (TYCO):
Sterling I MIU (ROC w/Weitek):
FPC (w/Weitek):
FPC (w/Bit):
Timex-II:
Rolex:725/50, 745i
HARP-I:
Tornado:J2x0,C1x0
PA-50 (Hitachi):
PCXL:712/60/80/100
.TE
.in -\n(dIu
d108 24
a131 31
.Pp
.in +\n(dIu
.TS
tab (:) nokeep ;
l l l
_ _ _
l l l .
CPU:Units:Bundles
7100:1 integer ALU:load-store/fp
    :1 FP         :int/fp
    :             :branch/*
7100LC:2 integer ALU:load-store/int
      :1 FP	    :load-store/fp
      :             :int/fp
      :             :branch/*
7200:2 integer ALU:load-store/int
    :1 FP         :load-store/fp
    :        :int/int
    :        :int/fp
    :        :branch/*
7300LC:2 integer ALU:load-store/int
      :1 FP         :load-store/fp
      :        :int/fp
      :        :branch/*
8x00:2 integer ALU:4-way superscalar
    :2 shift/merge:
    :2 load/store:
    :2 FPU mul/add:
    :2 FPU div/sqrt:
.TE
.in -\n(dIu
d141 12
a152 19
.Pp
.in +\n(dIu
.TS
tab (:) ;
l l
_ _
l l .
Class:Description
flop:floating point operation
ldst:loads and stores
flex:integer ALU
mm:shifts, extracts and deposits
nul:might nullify successor
bv:BV, BE
br:other branches
fsys:FTEST and FP status/exception
sys:system control instructions
.TE
.in -\n(dIu
d157 9
a165 16
.Pp
.in +\n(dIu
.TS
tab (:) ;
l l
_ _
l l .
First:Second instruction
flop: + ldst/flex/mm/nul/bv/br
ldst: + flop/flex/mm/nul/br
flex: + flop/ldst/flex/mm/nul/br/fsys
mm: + flop/ldst/flex/fsys
nul: + flop
sys: never bundled
.TE
.in -\n(dIu
@


1.25
log
@fix some unbalanced quoting, and a little whitespace removal;
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.24 2007/05/31 19:19:54 jmc Exp $
d27 1
a27 1
.Dd $Mdocdate: May 31 2007 $
d274 1
a274 1
.An Michael Shalayeff Aq mickey@@openbsd.org
@


1.24
log
@convert to new .Dd format;
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.23 2004/09/14 22:03:29 mickey Exp $
d27 1
a27 1
.Dd $Mdocdate$
d34 1
a34 1
.Cd "cpu*       at mainbus0 irq 31
@


1.23
log
@page for pdc. major functions described. more work needed
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.22 2004/08/31 05:20:23 mickey Exp $
d27 1
a27 1
.Dd April 4, 2002
@


1.22
log
@a few fixes from weissmanndude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.21 2004/08/30 09:14:52 jmc Exp $
d246 1
@


1.21
log
@- add `nokeep' to a table to avoid a line break
- kill a ton of whitespace at eol
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.20 2004/08/29 08:18:34 mickey Exp $
d75 1
a75 1
       :    :  :       :  : :RDI PrecisioBook
d81 1
a81 1
    :   :   :1024 L1D*:   :  :B1000,B2000
@


1.20
log
@add a few more systems and do not dupe distrib/notes in intro
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.19 2004/04/08 16:17:09 mickey Exp $
d47 1
a47 1
tab (:) ;   
d98 1
a98 1
tab (:) ;   
d124 1
a124 1
nokeep tab (:) ;   
d130 1
a130 1
    :1 FP         :int/fp 
d139 1
a139 1
    :        :int/fp 
d164 2
a165 2
tab (:) ;   
l l 
d187 2
a188 2
tab (:) ;   
l l 
@


1.19
log
@tYpo; from xavier@@santolaria.net; jmc@@ ok
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.18 2004/03/17 02:36:02 mickey Exp $
d39 1
a39 1
cache sizes and
a49 1
l l l l l l l
d52 4
a55 5
CPU:PA:Clock:Caches:TLB:BTLB:Models
   :  :(max):(max) :   :    :
   :  : MHz : KB   :   :    :
7000:1.1a:66 : 256 L1I:96I:4 I:705,710,720
    :    :   : 256 L1D:96D:4 D:730,750
d62 1
a62 1
7100LC:1.1c:100:   1 L1I:64:8:712/60/80/100
d68 1
a68 1
7200:1.1d:140:   2 L1 :120:16:C100,C110
d71 2
a72 2
7300LC:1.1e:180:  64 L1I:96:8:A180,A180C
       :    :  :  64 L1D:  : :B132,B160,B180
d76 12
d145 5
@


1.18
log
@xr mem some more
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.17 2003/12/30 10:47:13 jmc Exp $
d55 1
a55 1
   :  : Mhz : KB   :   :    :
@


1.17
log
@new sentence, new line;
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.16 2003/12/29 16:56:17 mickey Exp $
d230 1
@


1.16
log
@update for a few more boxens; from weissmanndude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.15 2003/06/06 10:29:42 jmc Exp $
d194 2
a195 2
instruction that takes this register as operand. Exception: a flop can
be bundled with an FP store of the flop's result register.
d214 2
a215 2
this successor. Only if the successor is a flop instruction is this bundle
allowed.
@


1.15
log
@- section reorder
- some macro fixes
- kill whitespace at EOL
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.14 2003/06/02 21:39:56 mickey Exp $
d61 1
a61 1
    :    :   :        :   :  :745i, 747i
d68 2
d76 2
@


1.14
log
@three four kills; from me and weissmanndude for whoever 0wnz what
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.13 2003/05/16 09:04:45 jmc Exp $
a35 1
.Pp
a75 1
.Pp
a101 1
.Pp
d103 1
a103 1
The following table summarizes the superscalar execution capabilities 
d162 2
a163 2
For CPUs with two integer ALUs (7100LC, 7200, 7300LC), the following 
table lists the instructions which are allowed to be executed 
d182 1
a182 1
ldst + ldst is also possible under certain circumstances, which is then 
a212 1
.Pp
a216 1
.Pp
a221 1
.Pp
a226 1
.Pp
@


1.13
log
@added "nokeeps" to  a table; this prevents a warning when the man
page was being generated. also kills a line break in the table.

problem found by Paul Weissmann.
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.12 2003/05/05 13:51:58 jmc Exp $
a13 5
.\" 3. All advertising materials mentioning features or use of this software
.\"    must display the following acknowledgement:
.\"      This product includes software developed by Michael Shalayeff.
.\" 4. The name of the author may not be used to endorse or promote products
.\"    derived from this software without specific prior written permission.
@


1.12
log
@corrections from Leandro Costa.

- corrections to tradenames
- updated URLs
- general typos

thanks Leandro!
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.11 2003/04/02 21:10:41 mickey Exp $
d118 1
a118 1
tab (:) ;   
@


1.11
log
@updates and fixes from weissmanndude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.10 2003/04/01 18:10:20 mickey Exp $
d193 1
a193 1
The following restructions are placed upon the superscalar execution:
@


1.10
log
@745i/747i entries; from weissmanndude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.9 2003/03/05 19:50:48 jmc Exp $
d46 1
a46 1
.Tn HP9000/700
@


1.9
log
@typos;

cpu(4), gsc(4): ok mickey@@
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.8 2002/12/19 03:07:53 mickey Exp $
d67 1
d102 1
a102 1
Rolex:725/50
@


1.8
log
@updates and formatting; from weissmanndude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.7 2002/12/17 14:33:40 mickey Exp $
d44 2
a45 2
CPU types and their characteristics, such as TLB and maximum
cache sizes,
d141 1
a141 1
Concluding, all of the above CPUs are dual-issue, or 2-way superscalar,
d143 2
a144 2
units  is capable of doing shift, load/store and test operations.
Additionally there are several kinds of restrictions placed upon the
d196 1
a196 1
an instruction that modifies a register will not be bundled with another
d198 1
a198 1
be bundled with a FP store of the flop's result register.
d200 1
a200 1
a FP load to one word of a doubleword register will not be bundled with
d203 1
a203 1
a flop will not be bundled with a FP load if both instructions have the
d206 1
a206 1
an instruction that could set the carry/borrow bits will not be bundled
d210 1
a210 1
an instruction which is in the delay slot of a branch is never bundled
d213 1
a213 1
an instruction which is at an odd word address and executed as a target
d216 3
a218 3
an instruction which might nullify its successor is never bundled with
this successor. Only if the successor is a flop instruction this bundle
is allowed.
d239 3
a241 3
"PA-RISC 1.1 Architecture and Instruction Set Reference Manual"
.br
Hewlett-Packard, May 15, 1996
d244 4
a247 3
"PA7100LC ERS"
.br
Hewlett-Packard, March 30 1999, Public version 1.0
d250 3
a252 3
"Design of the PA7200 CPU"
.br
Hewlett-Packard Journal, February 1996
d255 4
a258 3
"PA7300LC ERS"
.br
Hewlett-Packard, March 18 1996, Version 1.0
d265 1
a265 1
for HPPA
@


1.7
log
@uhm, cache sizes listed are maximal values per cpu type
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.6 2002/12/17 14:27:50 mickey Exp $
d54 25
a78 23
l l l l l l l l
l l l l l l l l
_ _ _ _ _ _ _ _
l l l l l l l l .
CPU:PA:CLK:FPU:Caches:TLB:BTLB:Models
   :  :Mhz:y/n:(max), KB: :   :
7000:1.1a:66 :No : 256 L1I:96I:4 I:705,710,720
    :    :   :   : 256 L1D:96D:4 D:730,750
7100:1.1b:100:Yes:1024 L1I:120:16:715/33/50/75
    :    :   :   :2048 L1D:   :  :725/50/75
    :    :   :   :        :   :  :{735,755}/100
7150:1.1b:125:Yes:1024 L1I:120:16:{735,755}/125
    :    :   :   :2048 L1D:   :  :
7100LC:1.1c:100:Yes:   1 L1I:64:8:712/60/80/100
      :    :   :   :1024 L2I:  : :715/64/80/100
      :    :   :   :1024 L2D:  : :715/100XC
      :    :   :   :        :  : :725/64/100
7200:1.1d:140:Yes:   2 L1 :120:16:C100,C110
    :    :   :   :1024 L2I:   :  :J200,J210
    :    :   :   :1024 L2D:   :  :
7300LC:1.1e:180:Yes:  64 L1I:96:8:A180,A180C
       :    :   :  :  64 L1D:  : :B132,B160,B180
       :    :   :  :8192 L2 :  : :C132L,C160L
@


1.6
log
@tornado fpu in j[12][01]0 machines
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.5 2002/05/15 03:51:59 mickey Exp $
d59 1
a59 1
   :  :Mhz:y/n:  KB  :   :    :
@


1.5
log
@more stuff from the weissman dude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.4 2002/04/22 00:42:48 mickey Exp $
d101 1
a101 1
Tornado:
@


1.4
log
@rolex fpu is in 725/50
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.3 2002/04/20 22:42:42 mickey Exp $
d60 2
a61 2
7000:1.1a:66 :No : 256 L1I:96:4 I:705,710,720
    :    :   :   : 256 L1D:   :4 D:730,750
d108 2
a109 1
The following table summarizes the superscalar execution capabilities of 32-bit
d120 9
a128 9
7100:1INT,1FP:load-store/fp
    :        :int/fp 
    :        :branch/*
7100LC:2INT,1FP:load-store/int
      :        :load-store/fp
      :        :int/fp
      :        :branch/*
7200:2INT,1FP:load-store/int
    :        :load-store/fp
d132 2
a133 2
7300LC:2INT,1FP:load-store/int
      :        :load-store/fp
d140 51
a190 4
with the exception that on CPUs with two INT units only one of these units 
is capable of doing shift, load/store and test operations.
Additionally there are several kinds of restrictions placed upon the superscalar
execution:
d194 13
a206 1
functional unit contention
d208 2
a209 1
data dependency restrictions
d211 2
a212 1
control flow restrictions
d214 3
a216 1
special intruction restrictions
@


1.3
log
@more meat and fixens from the weissman dude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.2 2002/04/07 10:33:12 mickey Exp $
d99 1
a99 1
Rolex:
@


1.2
log
@more meat and fixens from weissman dude
@
text
@d1 1
a1 1
.\" $OpenBSD: cpu.4tbl,v 1.1 2002/04/05 21:36:16 mickey Exp $
d59 11
a69 11
   :  :Mhz:y/n:      :   :    :
7000:1.1a:66 :No : :64?:4 I:705,710,720
    :    :   :   : :   :4 D:730,750
7100:1.1b:100:Yes: 1MB L2I:120:16:715/33/50/75
    :    :   :   : 2MB L2D:   :  :725/50/75
    :    :   :   :        :   :  :735/100,755/100
7150:1.1b:125?:Yes: 1MB L2I:120?:16:735/125,755/125
    :    :    :   : 2MB L2D:    :  :
7100LC:1.1c:100:Yes: 1KB L1I:64:8:712/60/80/100
      :    :   :   : 1MB L2I:  : :715/64/80/100
      :    :   :   : 1MB L2D:  : :715/100XC
d71 6
a76 6
7200:1.1d:140:Yes: 2KB L1 :120:16:C100,C110
    :    :   :   : 1MB L2I:   :  :J200,J210
    :    :   :   : 1MB L2D:   :  :
7300LC:1.1e:180:Yes:64KB L1I:96:8:A180,A180C
      :    :   :   :64KB L1D:  : :B132,B160,B180
      :    :   :   : 1MB L2 :  : :C132L,C160L
d82 1
a82 1
models for the 32 bit
d103 1
a103 1
PCXL:712/80/80/100
d107 48
d169 1
a169 1
.Xr lasi 4
d172 3
a174 2
.Bl -tag -width PA7100LCxERSxx -compact
.It PA-RISC 1.1 Architecture and Instruction Set Reference Manual
d176 4
a179 1
.It PA7100LC ERS
d181 9
a189 1
.It PA7300LC ERS
d191 1
@


1.1
log
@chat about cpu a bit
@
text
@d1 1
a1 1
.\" $OpenBSD$
d44 1
a44 1
CPU types and thier characteristics, such as TLB and maximum
d60 1
a60 1
7000:1.1a:50?:No : :64?:4 I:705,710,720
d81 1
a81 1
The following table summirizes available floating-point coprocessor
@

