{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766547857554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766547857556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:44:16 2025 " "Processing started: Wed Dec 24 10:44:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766547857556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766547857556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMA -c DMA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766547857556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1766547858561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/DMA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System/synthesis/System.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_irq_mapper " "Found entity 1: System_irq_mapper" {  } { { "System/synthesis/submodules/System_irq_mapper.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858702 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_mux_001 " "Found entity 1: System_rsp_xbar_mux_001" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_mux " "Found entity 1: System_rsp_xbar_mux" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_demux_001 " "Found entity 1: System_rsp_xbar_demux_001" {  } { { "System/synthesis/submodules/System_rsp_xbar_demux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_demux " "Found entity 1: System_rsp_xbar_demux" {  } { { "System/synthesis/submodules/System_rsp_xbar_demux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_mux_001 " "Found entity 1: System_cmd_xbar_mux_001" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_mux " "Found entity 1: System_cmd_xbar_mux" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux_002 " "Found entity 1: System_cmd_xbar_demux_002" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux_001 " "Found entity 1: System_cmd_xbar_demux_001" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux " "Found entity 1: System_cmd_xbar_demux" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_004.sv(48) " "Verilog HDL Declaration information at System_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_004.sv(49) " "Verilog HDL Declaration information at System_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_004_default_decode " "Found entity 1: System_id_router_004_default_decode" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858825 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_004 " "Found entity 2: System_id_router_004" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_002.sv(48) " "Verilog HDL Declaration information at System_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_002.sv(49) " "Verilog HDL Declaration information at System_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_002_default_decode " "Found entity 1: System_id_router_002_default_decode" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858839 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_002 " "Found entity 2: System_id_router_002" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_001.sv(48) " "Verilog HDL Declaration information at System_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_001.sv(49) " "Verilog HDL Declaration information at System_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_001_default_decode " "Found entity 1: System_id_router_001_default_decode" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858851 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_001 " "Found entity 2: System_id_router_001" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router.sv(48) " "Verilog HDL Declaration information at System_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router.sv(49) " "Verilog HDL Declaration information at System_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_default_decode " "Found entity 1: System_id_router_default_decode" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858864 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router " "Found entity 2: System_id_router" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_003.sv(48) " "Verilog HDL Declaration information at System_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_003.sv(49) " "Verilog HDL Declaration information at System_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_003_default_decode " "Found entity 1: System_addr_router_003_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858866 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_003 " "Found entity 2: System_addr_router_003" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_002.sv(48) " "Verilog HDL Declaration information at System_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_002.sv(49) " "Verilog HDL Declaration information at System_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_002_default_decode " "Found entity 1: System_addr_router_002_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858885 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_002 " "Found entity 2: System_addr_router_002" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_001.sv(48) " "Verilog HDL Declaration information at System_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_001.sv(49) " "Verilog HDL Declaration information at System_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_001_default_decode " "Found entity 1: System_addr_router_001_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858898 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_001 " "Found entity 2: System_addr_router_001" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router.sv(48) " "Verilog HDL Declaration information at System_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router.sv(49) " "Verilog HDL Declaration information at System_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766547858910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_default_decode " "Found entity 1: System_addr_router_default_decode" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858910 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router " "Found entity 2: System_addr_router" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dmafinal.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/dmafinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMAFinal " "Found entity 1: DMAFinal" {  } { { "System/synthesis/submodules/DMAFinal.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_slave " "Found entity 1: control_slave" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_onchip_memory2_1 " "Found entity 1: System_onchip_memory2_1" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_jtag_uart_0_sim_scfifo_w " "Found entity 1: System_jtag_uart_0_sim_scfifo_w" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_jtag_uart_0_scfifo_w " "Found entity 2: System_jtag_uart_0_scfifo_w" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""} { "Info" "ISGN_ENTITY_NAME" "3 System_jtag_uart_0_sim_scfifo_r " "Found entity 3: System_jtag_uart_0_sim_scfifo_r" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""} { "Info" "ISGN_ENTITY_NAME" "4 System_jtag_uart_0_scfifo_r " "Found entity 4: System_jtag_uart_0_scfifo_r" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""} { "Info" "ISGN_ENTITY_NAME" "5 System_jtag_uart_0 " "Found entity 5: System_jtag_uart_0" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_register_bank_a_module " "Found entity 1: System_nios2_qsys_0_register_bank_a_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_nios2_qsys_0_register_bank_b_module " "Found entity 2: System_nios2_qsys_0_register_bank_b_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "3 System_nios2_qsys_0_nios2_oci_debug " "Found entity 3: System_nios2_qsys_0_nios2_oci_debug" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "4 System_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: System_nios2_qsys_0_ociram_sp_ram_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "5 System_nios2_qsys_0_nios2_ocimem " "Found entity 5: System_nios2_qsys_0_nios2_ocimem" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "6 System_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: System_nios2_qsys_0_nios2_avalon_reg" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "7 System_nios2_qsys_0_nios2_oci_break " "Found entity 7: System_nios2_qsys_0_nios2_oci_break" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "8 System_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: System_nios2_qsys_0_nios2_oci_xbrk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "9 System_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: System_nios2_qsys_0_nios2_oci_dbrk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "10 System_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: System_nios2_qsys_0_nios2_oci_itrace" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "11 System_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: System_nios2_qsys_0_nios2_oci_td_mode" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "12 System_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: System_nios2_qsys_0_nios2_oci_dtrace" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "13 System_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: System_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "14 System_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: System_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "15 System_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: System_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "16 System_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: System_nios2_qsys_0_nios2_oci_fifo" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "17 System_nios2_qsys_0_nios2_oci_pib " "Found entity 17: System_nios2_qsys_0_nios2_oci_pib" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "18 System_nios2_qsys_0_nios2_oci_im " "Found entity 18: System_nios2_qsys_0_nios2_oci_im" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "19 System_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: System_nios2_qsys_0_nios2_performance_monitors" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "20 System_nios2_qsys_0_nios2_oci " "Found entity 20: System_nios2_qsys_0_nios2_oci" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""} { "Info" "ISGN_ENTITY_NAME" "21 System_nios2_qsys_0 " "Found entity 21: System_nios2_qsys_0" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547858999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_tck" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_oci_test_bench " "Found entity 1: System_nios2_qsys_0_oci_test_bench" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_test_bench " "Found entity 1: System_nios2_qsys_0_test_bench" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_test_bench.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_onchip_memory2_0 " "Found entity 1: System_onchip_memory2_0" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547859014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547859014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766547859021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766547859021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766547859021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766547859023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMA " "Elaborating entity \"DMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766547859853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System System:u0 " "Elaborating entity \"System\" for hierarchy \"System:u0\"" {  } { { "DMA.v" "u0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/DMA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547859871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_onchip_memory2_0 System:u0\|System_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"System_onchip_memory2_0\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\"" {  } { { "System/synthesis/System.v" "onchip_memory2_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547859907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_onchip_memory2_0.hex " "Parameter \"init_file\" = \"System_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860073 ""}  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547860073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_buc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_buc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_buc1 " "Found entity 1: altsyncram_buc1" {  } { { "db/altsyncram_buc1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_buc1 System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated " "Elaborating entity \"altsyncram_buc1\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_buc1.tdf" "decode3" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_buc1.tdf" "mux2" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0 System:u0\|System_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"System_nios2_qsys_0\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_test_bench System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_test_bench:the_System_nios2_qsys_0_test_bench " "Elaborating entity \"System_nios2_qsys_0_test_bench\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_test_bench:the_System_nios2_qsys_0_test_bench\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_test_bench" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_register_bank_a_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a " "Elaborating entity \"System_nios2_qsys_0_register_bank_a_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_register_bank_a" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860458 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547860458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpg1 " "Found entity 1: altsyncram_lpg1" {  } { { "db/altsyncram_lpg1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_lpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpg1 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated " "Elaborating entity \"altsyncram_lpg1\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_register_bank_b_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b " "Elaborating entity \"System_nios2_qsys_0_register_bank_b_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_register_bank_b" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547860584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860585 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547860585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_mpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpg1 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated " "Elaborating entity \"altsyncram_mpg1\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci " "Elaborating entity \"System_nios2_qsys_0_nios2_oci\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_debug System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_debug" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547860719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860719 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547860719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_ocimem System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"System_nios2_qsys_0_nios2_ocimem\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_ocimem" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_ociram_sp_ram_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"System_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_ociram_sp_ram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860774 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547860774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p681 " "Found entity 1: altsyncram_p681" {  } { { "db/altsyncram_p681.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_p681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547860817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547860817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p681 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated " "Elaborating entity \"altsyncram_p681\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_avalon_reg System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_avalon_reg:the_System_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"System_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_avalon_reg:the_System_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_avalon_reg" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_break System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_break:the_System_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_break\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_break:the_System_nios2_qsys_0_nios2_oci_break\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_break" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_xbrk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_xbrk:the_System_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_xbrk:the_System_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_dbrk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dbrk:the_System_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dbrk:the_System_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_itrace System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_itrace:the_System_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_itrace:the_System_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_itrace" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_dtrace System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_td_mode System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\|System_nios2_qsys_0_nios2_oci_td_mode:System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\|System_nios2_qsys_0_nios2_oci_td_mode:System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifo System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_fifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_compute_tm_count System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_compute_tm_count:System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_compute_tm_count:System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547860989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifowp_inc System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifowp_inc:System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifowp_inc:System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifocount_inc System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifocount_inc:System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifocount_inc:System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_oci_test_bench System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_oci_test_bench:the_System_nios2_qsys_0_oci_test_bench " "Elaborating entity \"System_nios2_qsys_0_oci_test_bench\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_oci_test_bench:the_System_nios2_qsys_0_oci_test_bench\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_oci_test_bench" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_pib System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_pib:the_System_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_pib:the_System_nios2_qsys_0_nios2_oci_pib\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_pib" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_im System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_im:the_System_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_im\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_im:the_System_nios2_qsys_0_nios2_oci_im\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_im" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_wrapper System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_tck System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_tck:the_System_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_tck:the_System_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_System_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_sysclk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_sysclk:the_System_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_sysclk:the_System_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_System_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "System_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861256 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547861256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0 System:u0\|System_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"System_jtag_uart_0\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\"" {  } { { "System/synthesis/System.v" "jtag_uart_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0_scfifo_w System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w " "Elaborating entity \"System_jtag_uart_0_scfifo_w\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "the_System_jtag_uart_0_scfifo_w" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "wfifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861468 ""}  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547861468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547861796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547861796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0_scfifo_r System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r " "Elaborating entity \"System_jtag_uart_0_scfifo_r\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "the_System_jtag_uart_0_scfifo_r" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "System_jtag_uart_0_alt_jtag_atlantic" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547861944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861944 ""}  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547861944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_onchip_memory2_1 System:u0\|System_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"System_onchip_memory2_1\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\"" {  } { { "System/synthesis/System.v" "onchip_memory2_1" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547861988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_onchip_memory2_1.hex " "Parameter \"init_file\" = \"System_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547861989 ""}  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547861989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krc1 " "Found entity 1: altsyncram_krc1" {  } { { "db/altsyncram_krc1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_krc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547862032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547862032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krc1 System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_krc1:auto_generated " "Elaborating entity \"altsyncram_krc1\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_krc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAFinal System:u0\|DMAFinal:dma_0 " "Elaborating entity \"DMAFinal\" for hierarchy \"System:u0\|DMAFinal:dma_0\"" {  } { { "System/synthesis/System.v" "dma_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_slave System:u0\|DMAFinal:dma_0\|control_slave:control " "Elaborating entity \"control_slave\" for hierarchy \"System:u0\|DMAFinal:dma_0\|control_slave:control\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "control" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WORD control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"WORD\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766547862095 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HW control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"HW\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766547862096 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BYTE control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"BYTE\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766547862096 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master System:u0\|DMAFinal:dma_0\|write_master:wm " "Elaborating entity \"write_master\" for hierarchy \"System:u0\|DMAFinal:dma_0\|write_master:wm\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "wm" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master System:u0\|DMAFinal:dma_0\|read_master:rm " "Elaborating entity \"read_master\" for hierarchy \"System:u0\|DMAFinal:dma_0\|read_master:rm\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "rm" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(12) " "Verilog HDL assignment warning at read_master.v(12): truncated value with size 32 to match size of target (1)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766547862127 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFF_data read_master.v(18) " "Verilog HDL Always Construct warning at read_master.v(18): inferring latch(es) for variable \"oFF_data\", which holds its previous value in one or more paths through the always construct" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[0\] read_master.v(20) " "Inferred latch for \"oFF_data\[0\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[1\] read_master.v(20) " "Inferred latch for \"oFF_data\[1\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[2\] read_master.v(20) " "Inferred latch for \"oFF_data\[2\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[3\] read_master.v(20) " "Inferred latch for \"oFF_data\[3\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[4\] read_master.v(20) " "Inferred latch for \"oFF_data\[4\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[5\] read_master.v(20) " "Inferred latch for \"oFF_data\[5\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[6\] read_master.v(20) " "Inferred latch for \"oFF_data\[6\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[7\] read_master.v(20) " "Inferred latch for \"oFF_data\[7\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[8\] read_master.v(20) " "Inferred latch for \"oFF_data\[8\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[9\] read_master.v(20) " "Inferred latch for \"oFF_data\[9\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[10\] read_master.v(20) " "Inferred latch for \"oFF_data\[10\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[11\] read_master.v(20) " "Inferred latch for \"oFF_data\[11\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[12\] read_master.v(20) " "Inferred latch for \"oFF_data\[12\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[13\] read_master.v(20) " "Inferred latch for \"oFF_data\[13\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[14\] read_master.v(20) " "Inferred latch for \"oFF_data\[14\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[15\] read_master.v(20) " "Inferred latch for \"oFF_data\[15\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[16\] read_master.v(20) " "Inferred latch for \"oFF_data\[16\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[17\] read_master.v(20) " "Inferred latch for \"oFF_data\[17\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[18\] read_master.v(20) " "Inferred latch for \"oFF_data\[18\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[19\] read_master.v(20) " "Inferred latch for \"oFF_data\[19\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[20\] read_master.v(20) " "Inferred latch for \"oFF_data\[20\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[21\] read_master.v(20) " "Inferred latch for \"oFF_data\[21\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[22\] read_master.v(20) " "Inferred latch for \"oFF_data\[22\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[23\] read_master.v(20) " "Inferred latch for \"oFF_data\[23\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[24\] read_master.v(20) " "Inferred latch for \"oFF_data\[24\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[25\] read_master.v(20) " "Inferred latch for \"oFF_data\[25\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[26\] read_master.v(20) " "Inferred latch for \"oFF_data\[26\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[27\] read_master.v(20) " "Inferred latch for \"oFF_data\[27\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[28\] read_master.v(20) " "Inferred latch for \"oFF_data\[28\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[29\] read_master.v(20) " "Inferred latch for \"oFF_data\[29\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[30\] read_master.v(20) " "Inferred latch for \"oFF_data\[30\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[31\] read_master.v(20) " "Inferred latch for \"oFF_data\[31\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766547862128 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO System:u0\|DMAFinal:dma_0\|FIFO:fi " "Elaborating entity \"FIFO\" for hierarchy \"System:u0\|DMAFinal:dma_0\|FIFO:fi\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "fi" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(23) " "Verilog HDL assignment warning at FIFO.v(23): truncated value with size 32 to match size of target (8)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766547862147 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(35) " "Verilog HDL assignment warning at FIFO.v(35): truncated value with size 32 to match size of target (8)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766547862147 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(41) " "Verilog HDL assignment warning at FIFO.v(41): truncated value with size 32 to match size of target (1)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766547862147 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_data_master_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:dma_0_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:dma_0_write_translator\"" {  } { { "System/synthesis/System.v" "dma_0_write_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:dma_0_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:dma_0_read_translator\"" {  } { { "System/synthesis/System.v" "dma_0_read_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "System/synthesis/System.v" "onchip_memory2_0_s1_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "System/synthesis/System.v" "onchip_memory2_1_s1_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:dma_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:dma_0_control_translator\"" {  } { { "System/synthesis/System.v" "dma_0_control_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "System/synthesis/System.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:dma_0_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:dma_0_write_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "dma_0_write_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:dma_0_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:dma_0_read_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "dma_0_read_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo System:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"System:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router System:u0\|System_addr_router:addr_router " "Elaborating entity \"System_addr_router\" for hierarchy \"System:u0\|System_addr_router:addr_router\"" {  } { { "System/synthesis/System.v" "addr_router" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_default_decode System:u0\|System_addr_router:addr_router\|System_addr_router_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_default_decode\" for hierarchy \"System:u0\|System_addr_router:addr_router\|System_addr_router_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_001 System:u0\|System_addr_router_001:addr_router_001 " "Elaborating entity \"System_addr_router_001\" for hierarchy \"System:u0\|System_addr_router_001:addr_router_001\"" {  } { { "System/synthesis/System.v" "addr_router_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_001_default_decode System:u0\|System_addr_router_001:addr_router_001\|System_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_001_default_decode\" for hierarchy \"System:u0\|System_addr_router_001:addr_router_001\|System_addr_router_001_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_002 System:u0\|System_addr_router_002:addr_router_002 " "Elaborating entity \"System_addr_router_002\" for hierarchy \"System:u0\|System_addr_router_002:addr_router_002\"" {  } { { "System/synthesis/System.v" "addr_router_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_002_default_decode System:u0\|System_addr_router_002:addr_router_002\|System_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_002_default_decode\" for hierarchy \"System:u0\|System_addr_router_002:addr_router_002\|System_addr_router_002_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_003 System:u0\|System_addr_router_003:addr_router_003 " "Elaborating entity \"System_addr_router_003\" for hierarchy \"System:u0\|System_addr_router_003:addr_router_003\"" {  } { { "System/synthesis/System.v" "addr_router_003" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_003_default_decode System:u0\|System_addr_router_003:addr_router_003\|System_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_003_default_decode\" for hierarchy \"System:u0\|System_addr_router_003:addr_router_003\|System_addr_router_003_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router System:u0\|System_id_router:id_router " "Elaborating entity \"System_id_router\" for hierarchy \"System:u0\|System_id_router:id_router\"" {  } { { "System/synthesis/System.v" "id_router" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_default_decode System:u0\|System_id_router:id_router\|System_id_router_default_decode:the_default_decode " "Elaborating entity \"System_id_router_default_decode\" for hierarchy \"System:u0\|System_id_router:id_router\|System_id_router_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_001 System:u0\|System_id_router_001:id_router_001 " "Elaborating entity \"System_id_router_001\" for hierarchy \"System:u0\|System_id_router_001:id_router_001\"" {  } { { "System/synthesis/System.v" "id_router_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_001_default_decode System:u0\|System_id_router_001:id_router_001\|System_id_router_001_default_decode:the_default_decode " "Elaborating entity \"System_id_router_001_default_decode\" for hierarchy \"System:u0\|System_id_router_001:id_router_001\|System_id_router_001_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_002 System:u0\|System_id_router_002:id_router_002 " "Elaborating entity \"System_id_router_002\" for hierarchy \"System:u0\|System_id_router_002:id_router_002\"" {  } { { "System/synthesis/System.v" "id_router_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_002_default_decode System:u0\|System_id_router_002:id_router_002\|System_id_router_002_default_decode:the_default_decode " "Elaborating entity \"System_id_router_002_default_decode\" for hierarchy \"System:u0\|System_id_router_002:id_router_002\|System_id_router_002_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_004 System:u0\|System_id_router_004:id_router_004 " "Elaborating entity \"System_id_router_004\" for hierarchy \"System:u0\|System_id_router_004:id_router_004\"" {  } { { "System/synthesis/System.v" "id_router_004" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_004_default_decode System:u0\|System_id_router_004:id_router_004\|System_id_router_004_default_decode:the_default_decode " "Elaborating entity \"System_id_router_004_default_decode\" for hierarchy \"System:u0\|System_id_router_004:id_router_004\|System_id_router_004_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller System:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"System:u0\|altera_reset_controller:rst_controller\"" {  } { { "System/synthesis/System.v" "rst_controller" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux System:u0\|System_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"System_cmd_xbar_demux\" for hierarchy \"System:u0\|System_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux_001 System:u0\|System_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"System_cmd_xbar_demux_001\" for hierarchy \"System:u0\|System_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux_002 System:u0\|System_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"System_cmd_xbar_demux_002\" for hierarchy \"System:u0\|System_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_mux System:u0\|System_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"System_cmd_xbar_mux\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "System/synthesis/System.v" "cmd_xbar_mux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_mux_001 System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"System_cmd_xbar_mux_001\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "System/synthesis/System.v" "cmd_xbar_mux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux_001.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_demux System:u0\|System_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"System_rsp_xbar_demux\" for hierarchy \"System:u0\|System_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "System/synthesis/System.v" "rsp_xbar_demux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_demux_001 System:u0\|System_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"System_rsp_xbar_demux_001\" for hierarchy \"System:u0\|System_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "System/synthesis/System.v" "rsp_xbar_demux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_mux System:u0\|System_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"System_rsp_xbar_mux\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "System/synthesis/System.v" "rsp_xbar_mux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_mux_001 System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"System_rsp_xbar_mux_001\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "System/synthesis/System.v" "rsp_xbar_mux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux_001.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_irq_mapper System:u0\|System_irq_mapper:irq_mapper " "Elaborating entity \"System_irq_mapper\" for hierarchy \"System:u0\|System_irq_mapper:irq_mapper\"" {  } { { "System/synthesis/System.v" "irq_mapper" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547862981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is14 " "Found entity 1: altsyncram_is14" {  } { { "db/altsyncram_is14.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_is14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cdi " "Found entity 1: cntr_cdi" {  } { { "db/cntr_cdi.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_cdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547865891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547865891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547866009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547866009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547866063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547866063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547866145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547866145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547866194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547866194 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547866356 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0 " "Inferred RAM node \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1766547867420 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766547868083 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1766547868083 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766547868083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766547868116 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766547868116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1rd1 " "Found entity 1: altsyncram_1rd1" {  } { { "db/altsyncram_1rd1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_1rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766547868161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766547868161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1766547868447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[4\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[3\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[16\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[15\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[5\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[2\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[1\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[0\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[11\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[12\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[13\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868548 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[14\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[8\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[6\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[7\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[9\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[10\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[21\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[20\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[19\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[18\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[17\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[22\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[23\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868549 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[24\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[25\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[26\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[27\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[28\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[29\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[30\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766547868550 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766547868550 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3167 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4133 -1 0 } } { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 348 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3740 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 599 -1 0 } } { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1766547868559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1766547868559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766547869796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.map.smsg " "Generated suppressed messages file E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766547870078 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 339 401 0 0 62 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 339 of its 401 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 62 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1766547870927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766547871014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766547871014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6124 " "Implemented 6124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766547871628 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766547871628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5644 " "Implemented 5644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766547871628 ""} { "Info" "ICUT_CUT_TM_RAMS" "472 " "Implemented 472 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1766547871628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766547871628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766547871710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:44:31 2025 " "Processing ended: Wed Dec 24 10:44:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766547871710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766547871710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766547871710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766547871710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766547873792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766547873792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:44:32 2025 " "Processing started: Wed Dec 24 10:44:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766547873792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766547873792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DMA -c DMA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766547873794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766547873879 ""}
{ "Info" "0" "" "Project  = DMA" {  } {  } 0 0 "Project  = DMA" 0 0 "Fitter" 0 0 1766547873879 ""}
{ "Info" "0" "" "Revision = DMA" {  } {  } 0 0 "Revision = DMA" 0 0 "Fitter" 0 0 1766547873879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1766547874375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DMA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DMA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766547874413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766547874434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766547874434 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766547874847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1766547874864 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766547875335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766547875335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766547875335 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 19956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766547875347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 19957 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766547875347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 19958 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766547875347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1766547875347 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1766547875366 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1766547875867 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547875875 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1766547875875 ""}
{ "Info" "ISTA_SDC_FOUND" "System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1766547875994 ""}
{ "Info" "ISTA_SDC_FOUND" "System/synthesis/submodules/System_nios2_qsys_0.sdc " "Reading SDC File: 'System/synthesis/submodules/System_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1766547876007 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1766547876053 "|DMA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Node: System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1766547876053 "|DMA|System:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1766547876136 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766547876136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766547876136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766547876136 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1766547876136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""}  } { { "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/asus/downloads/quatus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DMA.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/DMA.v" 5 0 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""}  } { { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 4219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\]~1  " "Automatically promoted node System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|read_master:rm|oFF_data[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 6361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 15676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 11594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766547876322 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 13593 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "System:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node System:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|control_slave:control\|control\[3\] " "Destination node System:u0\|DMAFinal:dma_0\|control_slave:control\|control\[3\]" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 37 0 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "System:u0\|DMAFinal:dma_0\|control_slave:control\|control\[3\]" } } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|control_slave:control|control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|control_slave:control\|oStart " "Destination node System:u0\|DMAFinal:dma_0\|control_slave:control\|oStart" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 20 0 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "System:u0\|DMAFinal:dma_0\|control_slave:control\|oStart" } } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|control_slave:control|oStart } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[0\] " "Destination node System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[0\]" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 17 0 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[0\]" } } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|control_slave:control|status[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[1\] " "Destination node System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[1\]" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 68 0 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "System:u0\|DMAFinal:dma_0\|control_slave:control\|status\[1\]" } } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|control_slave:control|status[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|control_slave:control\|enable " "Destination node System:u0\|DMAFinal:dma_0\|control_slave:control\|enable" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 19 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|control_slave:control|enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[31\] " "Destination node System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[31\]" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 29 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|write_master:wm|oWM_writeaddress[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[30\] " "Destination node System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[30\]" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 29 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|write_master:wm|oWM_writeaddress[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[29\] " "Destination node System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[29\]" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 29 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|write_master:wm|oWM_writeaddress[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1519 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[28\] " "Destination node System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[28\]" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 29 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|write_master:wm|oWM_writeaddress[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1518 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[27\] " "Destination node System:u0\|DMAFinal:dma_0\|write_master:wm\|oWM_writeaddress\[27\]" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 29 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|DMAFinal:dma_0|write_master:wm|oWM_writeaddress[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1517 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876324 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1766547876324 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766547876324 ""}  } { { "System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876325 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 11235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876325 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 15499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876325 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766547876325 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 10892 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 11074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 11075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 11236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766547876326 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766547876326 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 10750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "System:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node System:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766547876326 ""}  } { { "System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/asus/downloads/quatus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { System:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 0 { 0 ""} 0 6389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766547876326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766547876961 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766547876967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766547876967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766547876974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766547876984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766547876991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766547876991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766547876998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766547877055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1766547877062 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766547877062 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/asus/downloads/quatus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766547877159 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1766547877158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766547877174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766547878166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766547879001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766547879035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766547880087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766547880087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766547880727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1766547882273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766547882273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766547882682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1766547882684 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1766547882684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766547882684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1766547882850 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766547882858 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1766547882923 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1766547882923 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766547883169 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766547883479 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766547883784 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766547884111 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1766547884168 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1766547884257 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1766547884261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.fit.smsg " "Generated suppressed messages file E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766547884699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 430 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5603 " "Peak virtual memory: 5603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766547885642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:44:45 2025 " "Processing ended: Wed Dec 24 10:44:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766547885642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766547885642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766547885642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766547885642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766547887501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766547887502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:44:46 2025 " "Processing started: Wed Dec 24 10:44:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766547887502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766547887502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DMA -c DMA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766547887502 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1766547888783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766547888826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766547889531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:44:49 2025 " "Processing ended: Wed Dec 24 10:44:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766547889531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766547889531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766547889531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766547889531 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766547890138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766547891614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766547891614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:44:50 2025 " "Processing started: Wed Dec 24 10:44:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766547891614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766547891614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DMA -c DMA " "Command: quartus_sta DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766547891614 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1766547891697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1766547892117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766547892137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766547892137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1766547892371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766547892429 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1766547892429 ""}
{ "Info" "ISTA_SDC_FOUND" "System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1766547892496 ""}
{ "Info" "ISTA_SDC_FOUND" "System/synthesis/submodules/System_nios2_qsys_0.sdc " "Reading SDC File: 'System/synthesis/submodules/System_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1766547892514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1766547892541 "|DMA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Node: System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1766547892541 "|DMA|System:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1766547892586 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1766547892604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766547892616 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1766547892659 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1766547892661 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1766547892767 "|DMA|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Node: System:u0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1766547892767 "|DMA|System:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766547892790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766547892791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766547892791 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1766547892800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766547892827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766547892827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766547892930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:44:52 2025 " "Processing ended: Wed Dec 24 10:44:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766547892930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766547892930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766547892930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766547892930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766547894804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766547894804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:44:53 2025 " "Processing started: Wed Dec 24 10:44:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766547894804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766547894804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DMA -c DMA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766547894804 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DMA.vo\", \"DMA_fast.vo DMA_v.sdo DMA_v_fast.sdo E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/simulation/modelsim/ simulation " "Generated files \"DMA.vo\", \"DMA_fast.vo\", \"DMA_v.sdo\" and \"DMA_v_fast.sdo\" in directory \"E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1766547896806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766547896971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:44:56 2025 " "Processing ended: Wed Dec 24 10:44:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766547896971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766547896971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766547896971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766547896971 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 510 s " "Quartus II Full Compilation was successful. 0 errors, 510 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766547897566 ""}
