Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Prashant/Q2/alunew/datapath_isim_beh.exe -prj D:/Prashant/Q2/alunew/datapath_beh.prj work.datapath 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/Prashant/Q2/alunew/register32.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/mux16_1.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/signextn.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/rfmul.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/regfile.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/mux2_1_32bit.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/mux2_1.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/instructionmemory.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/flagregister.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/datamemory.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/barrelshifter.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/alu.vhd" into library work
Parsing VHDL file "D:/Prashant/Q2/alunew/datapath.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture behavioral of entity instructionmemory [instructionmemory_default]
Compiling architecture behavioral of entity datamemory [datamemory_default]
Compiling architecture behavioral of entity register32 [register32_default]
Compiling architecture behavioral of entity mux16_1 [mux16_1_default]
Compiling architecture behavioral of entity regfile [regfile_default]
Compiling architecture behavioral of entity signextn [signextn_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity mux2_1_32bit [mux2_1_32bit_default]
Compiling architecture behavioral of entity flagregister [flagregister_default]
Compiling architecture behavioral of entity rfmul [rfmul_default]
Compiling architecture behavioral of entity barrelshifter [barrelshifter_default]
Compiling architecture behavioral of entity datapath
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable D:/Prashant/Q2/alunew/datapath_isim_beh.exe
Fuse Memory Usage: 18856 KB
Fuse CPU Usage: 233 ms
