v 20061020 1
P 2300 16200 2300 15900 1 0 0
{
T 2350 16050 5 8 1 1 0 0 1
pinnumber=62
T 2350 16050 5 8 0 1 0 2 1
pinseq=1
T 2300 15850 9 8 1 1 0 5 1
pinlabel=AREF
T 2300 15700 5 8 0 1 0 5 1
pintype=io
}
P 2800 16200 2800 15900 1 0 0
{
T 2850 16050 5 8 1 1 0 0 1
pinnumber=64
T 2850 16050 5 8 0 1 0 2 1
pinseq=2
T 2800 15850 9 8 1 1 0 5 1
pinlabel=AVCC
T 2800 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 3300 16200 3300 15900 1 0 0
{
T 3350 16050 5 8 1 1 0 0 1
pinnumber=52
T 3350 16050 5 8 0 1 0 2 1
pinseq=3
T 3300 15850 9 8 1 1 0 5 1
pinlabel=VCC
T 3300 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 3800 16200 3800 15900 1 0 0
{
T 3850 16050 5 8 1 1 0 0 1
pinnumber=21
T 3850 16050 5 8 0 1 0 2 1
pinseq=4
T 3800 15850 9 8 1 1 0 5 1
pinlabel=VCC
T 3800 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 5700 15400 5400 15400 1 0 0
{
T 5500 15450 5 8 1 1 0 0 1
pinnumber=25
T 5500 15350 5 8 0 1 0 2 1
pinseq=34
T 5350 15400 9 8 1 1 0 6 1
pinlabel=(ICP1) PD0
T 5350 15400 5 8 0 1 0 8 1
pintype=io
}
P 5700 14900 5400 14900 1 0 0
{
T 5500 14950 5 8 1 1 0 0 1
pinnumber=26
T 5500 14850 5 8 0 1 0 2 1
pinseq=35
T 5350 14900 9 8 1 1 0 6 1
pinlabel=(INT0) PD1
T 5350 14900 5 8 0 1 0 8 1
pintype=io
}
P 5700 14400 5400 14400 1 0 0
{
T 5500 14450 5 8 1 1 0 0 1
pinnumber=27
T 5500 14350 5 8 0 1 0 2 1
pinseq=36
T 5350 14400 9 8 1 1 0 6 1
pinlabel=PD2
T 5350 14400 5 8 0 1 0 8 1
pintype=io
}
P 5700 13900 5400 13900 1 0 0
{
T 5500 13950 5 8 1 1 0 0 1
pinnumber=28
T 5500 13850 5 8 0 1 0 2 1
pinseq=37
T 5350 13900 9 8 1 1 0 6 1
pinlabel=PD3
T 5350 13900 5 8 0 1 0 8 1
pintype=io
}
P 5700 13400 5400 13400 1 0 0
{
T 5500 13450 5 8 1 1 0 0 1
pinnumber=29
T 5500 13350 5 8 0 1 0 2 1
pinseq=38
T 5350 13400 9 8 1 1 0 6 1
pinlabel=PD4
T 5350 13400 5 8 0 1 0 8 1
pintype=io
}
P 5700 12900 5400 12900 1 0 0
{
T 5500 12950 5 8 1 1 0 0 1
pinnumber=30
T 5500 12850 5 8 0 1 0 2 1
pinseq=39
T 5350 12900 9 8 1 1 0 6 1
pinlabel=PD5
T 5350 12900 5 8 0 1 0 8 1
pintype=io
}
P 5700 12400 5400 12400 1 0 0
{
T 5500 12450 5 8 1 1 0 0 1
pinnumber=31
T 5500 12350 5 8 0 1 0 2 1
pinseq=40
T 5350 12400 9 8 1 1 0 6 1
pinlabel=PD6
T 5350 12400 5 8 0 1 0 8 1
pintype=io
}
P 5700 11900 5400 11900 1 0 0
{
T 5500 11950 5 8 1 1 0 0 1
pinnumber=32
T 5500 11850 5 8 0 1 0 2 1
pinseq=41
T 5350 11900 9 8 1 1 0 6 1
pinlabel=PD7
T 5350 11900 5 8 0 1 0 8 1
pintype=io
}
P 5700 11400 5400 11400 1 0 0
{
T 5500 11450 5 8 1 1 0 0 1
pinnumber=2
T 5500 11350 5 8 0 1 0 2 1
pinseq=42
T 5350 11400 9 8 1 1 0 6 1
pinlabel=(RXD/PCINT0) PE0
T 5350 11400 5 8 0 1 0 8 1
pintype=io
}
P 5700 10900 5400 10900 1 0 0
{
T 5500 10950 5 8 1 1 0 0 1
pinnumber=3
T 5500 10850 5 8 0 1 0 2 1
pinseq=43
T 5350 10900 9 8 1 1 0 6 1
pinlabel=(TXD/PCINT1) PE1
T 5350 10900 5 8 0 1 0 8 1
pintype=io
}
P 5700 10400 5400 10400 1 0 0
{
T 5500 10450 5 8 1 1 0 0 1
pinnumber=4
T 5500 10350 5 8 0 1 0 2 1
pinseq=44
T 5350 10400 9 8 1 1 0 6 1
pinlabel=(XCK/AIN0/PCINT2) PE2
T 5350 10400 5 8 0 1 0 8 1
pintype=io
}
P 5700 9900 5400 9900 1 0 0
{
T 5500 9950 5 8 1 1 0 0 1
pinnumber=5
T 5500 9850 5 8 0 1 0 2 1
pinseq=45
T 5350 9900 9 8 1 1 0 6 1
pinlabel=(AIN1/PCINT3) PE3
T 5350 9900 5 8 0 1 0 8 1
pintype=io
}
P 5700 9400 5400 9400 1 0 0
{
T 5500 9450 5 8 1 1 0 0 1
pinnumber=6
T 5500 9350 5 8 0 1 0 2 1
pinseq=46
T 5350 9400 9 8 1 1 0 6 1
pinlabel=(USCK/SCL/PCINT4) PE4
T 5350 9400 5 8 0 1 0 8 1
pintype=io
}
P 5700 8900 5400 8900 1 0 0
{
T 5500 8950 5 8 1 1 0 0 1
pinnumber=7
T 5500 8850 5 8 0 1 0 2 1
pinseq=47
T 5350 8900 9 8 1 1 0 6 1
pinlabel=(DI/SDA/PCINT5) PE5
T 5350 8900 5 8 0 1 0 8 1
pintype=io
}
P 5700 8400 5400 8400 1 0 0
{
T 5500 8450 5 8 1 1 0 0 1
pinnumber=8
T 5500 8350 5 8 0 1 0 2 1
pinseq=48
T 5350 8400 9 8 1 1 0 6 1
pinlabel=(DO/PCINT6) PE6
T 5350 8400 5 8 0 1 0 8 1
pintype=io
}
P 5700 7900 5400 7900 1 0 0
{
T 5500 7950 5 8 1 1 0 0 1
pinnumber=9
T 5500 7850 5 8 0 1 0 2 1
pinseq=49
T 5350 7900 9 8 1 1 0 6 1
pinlabel=(CLKO/PCINT7) PE7
T 5350 7900 5 8 0 1 0 8 1
pintype=io
}
P 5700 7400 5400 7400 1 0 0
{
T 5500 7450 5 8 1 1 0 0 1
pinnumber=61
T 5500 7350 5 8 0 1 0 2 1
pinseq=50
T 5350 7400 9 8 1 1 0 6 1
pinlabel=(ADC0) PF0
T 5350 7400 5 8 0 1 0 8 1
pintype=io
}
P 5700 6900 5400 6900 1 0 0
{
T 5500 6950 5 8 1 1 0 0 1
pinnumber=60
T 5500 6850 5 8 0 1 0 2 1
pinseq=51
T 5350 6900 9 8 1 1 0 6 1
pinlabel=(ADC1) PF1
T 5350 6900 5 8 0 1 0 8 1
pintype=io
}
P 5700 6400 5400 6400 1 0 0
{
T 5500 6450 5 8 1 1 0 0 1
pinnumber=59
T 5500 6350 5 8 0 1 0 2 1
pinseq=52
T 5350 6400 9 8 1 1 0 6 1
pinlabel=(ADC2) PF2
T 5350 6400 5 8 0 1 0 8 1
pintype=io
}
P 5700 5900 5400 5900 1 0 0
{
T 5500 5950 5 8 1 1 0 0 1
pinnumber=58
T 5500 5850 5 8 0 1 0 2 1
pinseq=53
T 5350 5900 9 8 1 1 0 6 1
pinlabel=(ADC3) PF3
T 5350 5900 5 8 0 1 0 8 1
pintype=io
}
P 5700 5400 5400 5400 1 0 0
{
T 5500 5450 5 8 1 1 0 0 1
pinnumber=57
T 5500 5350 5 8 0 1 0 2 1
pinseq=54
T 5350 5400 9 8 1 1 0 6 1
pinlabel=(ADC4/TCK) PF4
T 5350 5400 5 8 0 1 0 8 1
pintype=io
}
P 5700 4900 5400 4900 1 0 0
{
T 5500 4950 5 8 1 1 0 0 1
pinnumber=56
T 5500 4850 5 8 0 1 0 2 1
pinseq=55
T 5350 4900 9 8 1 1 0 6 1
pinlabel=(ADC5/TMS) PF5
T 5350 4900 5 8 0 1 0 8 1
pintype=io
}
P 5700 4400 5400 4400 1 0 0
{
T 5500 4450 5 8 1 1 0 0 1
pinnumber=55
T 5500 4350 5 8 0 1 0 2 1
pinseq=56
T 5350 4400 9 8 1 1 0 6 1
pinlabel=(ADC6/TDO) PF6
T 5350 4400 5 8 0 1 0 8 1
pintype=io
}
P 5700 3900 5400 3900 1 0 0
{
T 5500 3950 5 8 1 1 0 0 1
pinnumber=54
T 5500 3850 5 8 0 1 0 2 1
pinseq=57
T 5350 3900 9 8 1 1 0 6 1
pinlabel=(ADC7/TDI) PF7
T 5350 3900 5 8 0 1 0 8 1
pintype=io
}
P 5700 3400 5400 3400 1 0 0
{
T 5500 3450 5 8 1 1 0 0 1
pinnumber=33
T 5500 3350 5 8 0 1 0 2 1
pinseq=58
T 5350 3400 9 8 1 1 0 6 1
pinlabel=PG0
T 5350 3400 5 8 0 1 0 8 1
pintype=io
}
P 5700 2900 5400 2900 1 0 0
{
T 5500 2950 5 8 1 1 0 0 1
pinnumber=34
T 5500 2850 5 8 0 1 0 2 1
pinseq=59
T 5350 2900 9 8 1 1 0 6 1
pinlabel=PG1
T 5350 2900 5 8 0 1 0 8 1
pintype=io
}
P 5700 2400 5400 2400 1 0 0
{
T 5500 2450 5 8 1 1 0 0 1
pinnumber=43
T 5500 2350 5 8 0 1 0 2 1
pinseq=60
T 5350 2400 9 8 1 1 0 6 1
pinlabel=PG2
T 5350 2400 5 8 0 1 0 8 1
pintype=io
}
P 5700 1900 5400 1900 1 0 0
{
T 5500 1950 5 8 1 1 0 0 1
pinnumber=18
T 5500 1850 5 8 0 1 0 2 1
pinseq=61
T 5350 1900 9 8 1 1 0 6 1
pinlabel=(T1) PG3
T 5350 1900 5 8 0 1 0 8 1
pintype=io
}
P 5700 1400 5400 1400 1 0 0
{
T 5500 1450 5 8 1 1 0 0 1
pinnumber=19
T 5500 1350 5 8 0 1 0 2 1
pinseq=62
T 5350 1400 9 8 1 1 0 6 1
pinlabel=(T0) PG4
T 5350 1400 5 8 0 1 0 8 1
pintype=io
}
P 5700 900 5400 900 1 0 0
{
T 5500 950 5 8 1 1 0 0 1
pinnumber=20
T 5500 850 5 8 0 1 0 2 1
pinseq=63
T 5350 900 9 8 1 1 0 6 1
pinlabel=(\_RESET\__) PG5
T 5350 900 5 8 0 1 0 8 1
pintype=io
}
P 100 15400 400 15400 1 0 0
{
T 300 15450 5 8 1 1 0 6 1
pinnumber=1
T 300 15350 5 8 0 1 0 8 1
pinseq=64
T 450 15400 9 8 1 1 0 0 1
pinlabel=DNC
T 450 15400 5 8 0 1 0 2 1
pintype=io
}
P 100 14900 400 14900 1 0 0
{
T 300 14950 5 8 1 1 0 6 1
pinnumber=51
T 300 14850 5 8 0 1 0 8 1
pinseq=10
T 450 14900 9 8 1 1 0 0 1
pinlabel=PA0
T 450 14900 5 8 0 1 0 2 1
pintype=io
}
P 100 14400 400 14400 1 0 0
{
T 300 14450 5 8 1 1 0 6 1
pinnumber=50
T 300 14350 5 8 0 1 0 8 1
pinseq=11
T 450 14400 9 8 1 1 0 0 1
pinlabel=PA1
T 450 14400 5 8 0 1 0 2 1
pintype=io
}
P 100 13900 400 13900 1 0 0
{
T 300 13950 5 8 1 1 0 6 1
pinnumber=49
T 300 13850 5 8 0 1 0 8 1
pinseq=12
T 450 13900 9 8 1 1 0 0 1
pinlabel=PA2
T 450 13900 5 8 0 1 0 2 1
pintype=io
}
P 100 13400 400 13400 1 0 0
{
T 300 13450 5 8 1 1 0 6 1
pinnumber=48
T 300 13350 5 8 0 1 0 8 1
pinseq=13
T 450 13400 9 8 1 1 0 0 1
pinlabel=PA3
T 450 13400 5 8 0 1 0 2 1
pintype=io
}
P 100 12900 400 12900 1 0 0
{
T 300 12950 5 8 1 1 0 6 1
pinnumber=47
T 300 12850 5 8 0 1 0 8 1
pinseq=14
T 450 12900 9 8 1 1 0 0 1
pinlabel=PA4
T 450 12900 5 8 0 1 0 2 1
pintype=io
}
P 100 12400 400 12400 1 0 0
{
T 300 12450 5 8 1 1 0 6 1
pinnumber=46
T 300 12350 5 8 0 1 0 8 1
pinseq=15
T 450 12400 9 8 1 1 0 0 1
pinlabel=PA5
T 450 12400 5 8 0 1 0 2 1
pintype=io
}
P 100 11900 400 11900 1 0 0
{
T 300 11950 5 8 1 1 0 6 1
pinnumber=45
T 300 11850 5 8 0 1 0 8 1
pinseq=16
T 450 11900 9 8 1 1 0 0 1
pinlabel=PA6
T 450 11900 5 8 0 1 0 2 1
pintype=io
}
P 100 11400 400 11400 1 0 0
{
T 300 11450 5 8 1 1 0 6 1
pinnumber=44
T 300 11350 5 8 0 1 0 8 1
pinseq=17
T 450 11400 9 8 1 1 0 0 1
pinlabel=PA7
T 450 11400 5 8 0 1 0 2 1
pintype=io
}
P 100 10900 400 10900 1 0 0
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=10
T 300 10850 5 8 0 1 0 8 1
pinseq=18
T 450 10900 9 8 1 1 0 0 1
pinlabel=PB0 (SS/PCINT8)
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=11
T 300 10350 5 8 0 1 0 8 1
pinseq=19
T 450 10400 9 8 1 1 0 0 1
pinlabel=PB1 (SCK/PCINT9)
T 450 10400 5 8 0 1 0 2 1
pintype=io
}
P 100 9900 400 9900 1 0 0
{
T 300 9950 5 8 1 1 0 6 1
pinnumber=12
T 300 9850 5 8 0 1 0 8 1
pinseq=20
T 450 9900 9 8 1 1 0 0 1
pinlabel=PB2 (MOSI/PCINT10)
T 450 9900 5 8 0 1 0 2 1
pintype=io
}
P 100 9400 400 9400 1 0 0
{
T 300 9450 5 8 1 1 0 6 1
pinnumber=13
T 300 9350 5 8 0 1 0 8 1
pinseq=21
T 450 9400 9 8 1 1 0 0 1
pinlabel=PB3 (MISO/PCINT11)
T 450 9400 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=14
T 300 8850 5 8 0 1 0 8 1
pinseq=22
T 450 8900 9 8 1 1 0 0 1
pinlabel=PB4 (OC0A/PCINT12)
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=15
T 300 8350 5 8 0 1 0 8 1
pinseq=23
T 450 8400 9 8 1 1 0 0 1
pinlabel=PB5 (OC1A/PCINT13)
T 450 8400 5 8 0 1 0 2 1
pintype=io
}
P 100 7900 400 7900 1 0 0
{
T 300 7950 5 8 1 1 0 6 1
pinnumber=16
T 300 7850 5 8 0 1 0 8 1
pinseq=24
T 450 7900 9 8 1 1 0 0 1
pinlabel=PB6 (OC1B/PCINT14)
T 450 7900 5 8 0 1 0 2 1
pintype=io
}
P 100 7400 400 7400 1 0 0
{
T 300 7450 5 8 1 1 0 6 1
pinnumber=17
T 300 7350 5 8 0 1 0 8 1
pinseq=25
T 450 7400 9 8 1 1 0 0 1
pinlabel=PB7 (OC2A/PCINT15)
T 450 7400 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=35
T 300 6850 5 8 0 1 0 8 1
pinseq=26
T 450 6900 9 8 1 1 0 0 1
pinlabel=PC0
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=36
T 300 6350 5 8 0 1 0 8 1
pinseq=27
T 450 6400 9 8 1 1 0 0 1
pinlabel=PC1
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 100 5900 400 5900 1 0 0
{
T 300 5950 5 8 1 1 0 6 1
pinnumber=37
T 300 5850 5 8 0 1 0 8 1
pinseq=28
T 450 5900 9 8 1 1 0 0 1
pinlabel=PC2
T 450 5900 5 8 0 1 0 2 1
pintype=io
}
P 100 5400 400 5400 1 0 0
{
T 300 5450 5 8 1 1 0 6 1
pinnumber=38
T 300 5350 5 8 0 1 0 8 1
pinseq=29
T 450 5400 9 8 1 1 0 0 1
pinlabel=PC3
T 450 5400 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=39
T 300 4850 5 8 0 1 0 8 1
pinseq=30
T 450 4900 9 8 1 1 0 0 1
pinlabel=PC4
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=40
T 300 4350 5 8 0 1 0 8 1
pinseq=31
T 450 4400 9 8 1 1 0 0 1
pinlabel=PC5
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=41
T 300 3850 5 8 0 1 0 8 1
pinseq=32
T 450 3900 9 8 1 1 0 0 1
pinlabel=PC6
T 450 3900 5 8 0 1 0 2 1
pintype=io
}
P 100 3400 400 3400 1 0 0
{
T 300 3450 5 8 1 1 0 6 1
pinnumber=42
T 300 3350 5 8 0 1 0 8 1
pinseq=33
T 450 3400 9 8 1 1 0 0 1
pinlabel=PC7
T 450 3400 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=24
T 300 2850 5 8 0 1 0 8 1
pinseq=8
T 450 2900 9 8 1 1 0 0 1
pinlabel=XTAL1 (TOSC1)
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=23
T 300 2350 5 8 0 1 0 8 1
pinseq=9
T 450 2400 9 8 1 1 0 0 1
pinlabel=XTAL2 (TOSC2)
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 2300 100 2300 400 1 0 0
{
T 2350 200 5 8 1 1 0 0 1
pinnumber=22
T 2350 200 5 8 0 1 0 2 1
pinseq=5
T 2300 450 9 8 1 1 0 3 1
pinlabel=GND
T 2300 600 5 8 0 1 0 3 1
pintype=pwr
}
P 2800 100 2800 400 1 0 0
{
T 2850 200 5 8 1 1 0 0 1
pinnumber=53
T 2850 200 5 8 0 1 0 2 1
pinseq=6
T 2800 450 9 8 1 1 0 3 1
pinlabel=GND
T 2800 600 5 8 0 1 0 3 1
pintype=pwr
}
P 3300 100 3300 400 1 0 0
{
T 3350 200 5 8 1 1 0 0 1
pinnumber=63
T 3350 200 5 8 0 1 0 2 1
pinseq=7
T 3300 450 9 8 1 1 0 3 1
pinlabel=GND
T 3300 600 5 8 0 1 0 3 1
pintype=pwr
}
B 400 400 5000 15500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5400 16000 8 10 1 1 0 6 1
refdes=U?
T 400 16000 9 10 1 0 0 0 1
ATmega165
T 400 16300 5 10 0 0 0 0 1
device=ATmega165P-16AU
T 400 16500 5 10 0 0 0 0 1
footprint=TQFP64
T 400 16700 5 10 0 0 0 0 1
author=John Sloan <jsloan(AT)digium.com>
T 400 16900 5 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc8019.pdf
T 400 17100 5 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 400 17300 5 10 0 0 0 0 1
numslots=0
