{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495657160991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495657160996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 17:19:20 2017 " "Processing started: Wed May 24 17:19:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495657160996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495657160996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495657160996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495657161259 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y\";  expecting \"end\" mux4to1.vhd(11) " "VHDL syntax error at mux4to1.vhd(11) near text \"y\";  expecting \"end\"" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161708 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  mux4to1.vhd(11) " "VHDL syntax error at mux4to1.vhd(11) near text \")\"; mismatched closing parenthesis " {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161709 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux4to1_package mux4to1.vhd(6) " "Ignored construct mux4to1_package at mux4to1.vhd(6) due to previous errors" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1495657161709 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"y\";  expecting \"end\", or \"begin\", or a declaration statement mux4to1.vhd(24) " "VHDL syntax error at mux4to1.vhd(24) near text \"y\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161709 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  mux4to1.vhd(24) " "VHDL syntax error at mux4to1.vhd(24) near text \")\"; mismatched closing parenthesis " {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161709 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux4to1 mux4to1.vhd(20) " "Ignored construct mux4to1 at mux4to1.vhd(20) due to previous errors" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/mux4to1.vhd" 20 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1495657161709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux4to1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495657161710 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement RAMComplexa.vhd(14) " "VHDL syntax error at RAMComplexa.vhd(14) near text \"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "RAMComplexa.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/RAMComplexa.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161717 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" RAMComplexa.vhd(27) " "VHDL syntax error at RAMComplexa.vhd(27) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "RAMComplexa.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/RAMComplexa.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161717 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"<=\" RAMComplexa.vhd(30) " "VHDL syntax error at RAMComplexa.vhd(30) near text \"end\";  expecting \"<=\"" {  } { { "RAMComplexa.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/RAMComplexa.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495657161717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMComplexa.vhd 0 0 " "Found 0 design units, including 0 entities, in source file RAMComplexa.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495657161717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495657161725 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab10/RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495657161725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495657161725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495657161883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 24 17:19:21 2017 " "Processing ended: Wed May 24 17:19:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495657161883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495657161883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495657161883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495657161883 ""}
