Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:52:36 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_102_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.002ns (29.427%)  route 2.403ns (70.573%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 6.233 - 4.000 ) 
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.711ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.646ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12660, routed)       1.738     2.689    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X118Y399       FDCE                                         r  Delay1No6_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y399       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.767 r  Delay1No6_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.934     3.701    Delay1No6_instance/Q[31]
    SLICE_X137Y373       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.791 r  Delay1No6_instance/geqOp_carry__0_i_9__2/O
                         net (fo=1, routed)           0.015     3.806    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X137Y373       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.923 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.949    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X137Y374       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.001 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.229     4.230    Delay1No7_instance/CO[0]
    SLICE_X137Y377       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.340 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.191     4.531    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X137Y377       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     4.654 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.110     4.764    Delay1No6_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X136Y377       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.912 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.358     5.270    Delay1No7_instance/shiftVal__5[0]
    SLICE_X138Y374       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.305 r  Delay1No7_instance/shiftedFracY_d1[45]_i_2__2/O
                         net (fo=4, routed)           0.264     5.569    Delay1No6_instance/level2[12]
    SLICE_X141Y373       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.719 r  Delay1No6_instance/shiftedFracY_d1[37]_i_1__2/O
                         net (fo=2, routed)           0.204     5.923    Delay1No6_instance/level4__0[5]
    SLICE_X139Y375       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.022 r  Delay1No6_instance/shiftedFracY_d1[21]_i_1__2/O
                         net (fo=1, routed)           0.072     6.094    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X139Y375       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12660, routed)       1.573     6.233    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X139Y375       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.406     6.639    
                         clock uncertainty           -0.035     6.603    
    SLICE_X139Y375       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.628    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  0.535    




