library IEEE;
use IEEE.std_logic_1164.all;

architecture estructura2 of ej1 is

	signal p1, p2, p3, p4, p5, p6, p7, p8, p9, p10 : std_logic;
begin


p1 <= (not x);
p2 <= (not y);
p3 <= (not z);

p4 <= (x and y);
p5 <= (x and p2);
p6 <= (p5 and p3);
p7 <= (p4 and p3);
p8 <= (p6 or p1);

p9 <= (p1 and z);
p10 <= (y and z);

F <= (p7 or p8);

G <= (p4 or p9 or p10);

end architecture estructura2;
