From 144439cdf3e5331ffed811a4a72050527515a993 Mon Sep 17 00:00:00 2001
From: Bilal Wasim <bilal.wasim@imgtec.com>
Date: Tue, 1 Sep 2020 14:02:52 +0500
Subject: [PATCH 1/8] arm64: dts: mt8173: Add GPU Node to the MT8173 Device
 Tree

Added GPU node to the MT8173 SoC device tree file and enabled the
GPU device for MT8173-Elm board. This includes enabling the device
by setting status to "okay", providing respective "operating-points"
etc.

Also added the "mfg-async_supply" property in the "scpsys" node for
ELM board because this supply is used to power on the GPU.

These DT nodes are taken from the Google Chrome-OS Linux sources,

  URL=chromium-review.googlesource.com/admin/repos/chromiumos/third_party/kernel
  COMMIT_ID=2e3e46b91da4aac56e9679141a803849019edf42

On top of this commit, we made the following changes,
  - Removed the redundant "mfgsys@13fff000" node as the imgtec mtk system driver
    used the "reg" property of "mfgsys-gpu@13000000" to get its base address.
  - Used macros for "cooling-device" property instead of hardcoded constants for
    better readability.

Signed-off-by: Bilal Wasim <bilal.wasim@imgtec.com>
---
 arch/arm64/boot/dts/mediatek/mt8173-elm.dtsi | 17 +++++++++
 arch/arm64/boot/dts/mediatek/mt8173.dtsi     | 36 +++++++++++++++++++-
 2 files changed, 52 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/mediatek/mt8173-elm.dtsi b/arch/arm64/boot/dts/mediatek/mt8173-elm.dtsi
index a5a12b2599a4..023a6631327b 100644
--- a/arch/arm64/boot/dts/mediatek/mt8173-elm.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8173-elm.dtsi
@@ -207,6 +207,19 @@ &dpi0 {
 	status = "okay";
 };
 
+&gpu {
+	mfgsys-power-supply = <&da9211_vgpu_reg>;
+	operating-points = <
+		253500 1000000
+		299000 1000000
+		396500 1000000
+		455000 1000000
+		494000 1130000
+		598000 1130000
+	>;
+	status = "okay";
+};
+
 &hdmi0 {
 	status = "okay";
 	ports {
@@ -1117,6 +1130,10 @@ syscfg_pctl_pmic: syscfg_pctl_pmic@c000 {
 	};
 };
 
+&scpsys {
+	mfg_async-supply = <&da9211_vgpu_reg>;
+};
+
 &spi {
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_pins_a>;
diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
index 5e046f9d48ce..5839f6db99ae 100644
--- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
@@ -317,6 +317,12 @@ THERMAL_NO_LIMIT>,
 							  THERMAL_NO_LIMIT>;
 					contribution = <1024>;
 				};
+				map2 {
+					trip = <&target>;
+					cooling-device = <&gpu THERMAL_NO_LIMIT
+							  THERMAL_NO_LIMIT>;
+					contribution = <2048>;
+				};
 			};
 		};
 	};
@@ -922,6 +928,34 @@ u2port1: usb-phy@11291000 {
 			};
 		};
 
+		gpu: mfgsys-gpu@13000000 {
+			compatible = "mediatek,mt8173-gpu";
+			reg = <0 0x13000000 0 0xffff>, <0 0x13fff000 0 0x1000>;
+			power-domains =	<&scpsys MT8173_POWER_DOMAIN_MFG>;
+			clocks = <&apmixedsys CLK_APMIXED_MMPLL>,
+					 <&topckgen CLK_TOP_MEM_MFG_IN_SEL>,
+					 <&topckgen CLK_TOP_AXI_MFG_IN_SEL>,
+					 <&topckgen CLK_TOP_AXI_SEL>,
+					 <&topckgen CLK_TOP_MEM_SEL>,
+					 <&topckgen CLK_TOP_MFG_SEL>,
+					 <&topckgen CLK_TOP_MMPLL>,
+					 <&clk26m>;
+			clock-names = "mmpll_clk",
+						  "mfg_mem_in_sel",
+						  "mfg_axi_in_sel",
+						  "top_axi",
+						  "top_mem",
+						  "top_mfg",
+						  "top_mmpll",
+						  "clk26m";
+			interrupts = <GIC_SPI 217 IRQ_TYPE_LEVEL_LOW>;
+			interrupt-names = "RGX";
+			status = "disabled";
+			#cooling-cells = <2>;
+			#cooling-min-level = <0>;
+			#cooling-max-level = <3>;
+		};
+
 		mmsys: syscon@14000000 {
 			compatible = "mediatek,mt8173-mmsys", "syscon";
 			reg = <0 0x14000000 0 0x1000>;
@@ -1221,7 +1255,7 @@ mutex: mutex@14020000 {
 			power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
 			clocks = <&mmsys CLK_MM_MUTEX_32K>;
 			mediatek,gce-events = <CMDQ_EVENT_MUTEX0_STREAM_EOF>,
-                                              <CMDQ_EVENT_MUTEX1_STREAM_EOF>;
+								  <CMDQ_EVENT_MUTEX1_STREAM_EOF>;
 		};
 
 		larb0: larb@14021000 {
-- 
2.25.1

