Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Apr  4 18:51:33 2023
| Host             : tlf29.see.ed.ac.uk running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command          : 
| Design           : TOP
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 9.436 |
| Dynamic (W)              | 9.304 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 37.8  |
| Junction Temperature (C) | 72.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.865 |     1560 |       --- |             --- |
|   LUT as Logic |     2.575 |      753 |     20800 |            3.62 |
|   CARRY4       |     0.160 |       72 |      8150 |            0.88 |
|   Register     |     0.109 |      530 |     41600 |            1.27 |
|   F7/F8 Muxes  |     0.015 |       27 |     32600 |            0.08 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       48 |       --- |             --- |
| Signals        |     2.814 |     1256 |       --- |             --- |
| Block RAM      |     1.306 |        2 |        50 |            4.00 |
| I/O            |     2.320 |       39 |       106 |           36.79 |
| Static Power   |     0.132 |          |           |                 |
| Total          |     9.436 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.965 |       6.906 |      0.059 |
| Vccaux    |       1.800 |     0.102 |       0.084 |      0.018 |
| Vcco33    |       3.300 |     0.652 |       0.651 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.101 |       0.099 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| TOP                     |     9.304 |
|   Button_0              |     0.092 |
|     buttonDetector_0    |     0.027 |
|   CLK_MOUSE_IOBUF_inst  |     0.000 |
|   DATA_MOUSE_IOBUF_inst |     0.027 |
|   IR_0                  |     0.426 |
|     clk_10Hz            |     0.275 |
|     ir_signal           |     0.149 |
|   LED_0                 |     0.001 |
|   Mouse_0               |     1.337 |
|     Transceiver         |     1.336 |
|       MSM               |     0.268 |
|       R                 |     0.466 |
|       T                 |     0.305 |
|   P_0                   |     2.179 |
|     ALU_0               |     0.289 |
|     STACK_0             |     0.837 |
|   RAM_0                 |     0.115 |
|   ROM_0                 |     0.680 |
|   Timer_0               |     0.413 |
|   VGA_0                 |     1.542 |
|     Frame_Buffer        |     1.232 |
|     Frequency_Divider   |     0.030 |
|     VGA_Sig_Gen         |     0.279 |
|   seg7_0                |     0.128 |
+-------------------------+-----------+


