# compile vhdl design source files
vhdl xil_defaultlib  "../../../RAT_3.srcs/sources_1/new/SCRATCH_RAM.vhd"
vhdl xil_defaultlib  "../../../RAT_3.srcs/sim_1/new/test_bench_sr.vhd"

# Do not sort compile order
nosort
