<?xml version="1.0" encoding="iso-8859-2"?>
<source>
   <component>Local Bus Switch</component>

   <authors>
      <author login="xkobie00">Petr Kobiersky</author>
   </authors>

   <features>
      <item>Generic port count</item>
      <item>Wrappers for 2, 3, 4, 5, 7 ports switch</item> 
      <item>Pipeline for better distance sensitivity</item>
      <item>Transaction from upsteam port are distributed to all ports</item>
   </features>
   
   <description>
      Component switch transaction from upstream port to all downstream ports.
      Downstream ports are pipelined for better bus distance sensitivity. Switch also
      solve non-standard situation on Local Bus such as address overlaping. When two
      component responds to same address, ERR_N signal is send to upstream port. Switch 
      is using wrappers entity whitch enscapsulate switch generic interface. Currently
      there exist switch with 2, 3, 4, 5 ports.
   </description>
   
   <interface>
      
      <port_map>
         <divider>Common Interface</divider>
         
         <port name="LB_CLK" dir="in" width="1">
            Local Bus Clock.
         </port>
           
         <port name="LB_RESET" dir="in" width="1">
            Local Bus Reset.
         </port>
         
         <divider>Upstream Port</divider>
         
         <port name="PORT0" dir="inout" width="t_local_bus16">
            Local Bus Upstream Port (closer to LB_ROOT)
         </port> 

         <divider>Downstream Ports</divider>

         <port name="PORT1" dir="inout" width="t_local_bus16">
            Local Bus Downstream Port (closer to user components)
         </port>

         <port name="PORT2" dir="inout" width="t_local_bus16">
            Local Bus Downstream Port (closer to user components)
         </port>
      </port_map>
   </interface>
  
   <body>

   <h2>Informations</h2>

    <p>
      <obr src="fig/lb_switch.fig">Switch block schema</obr>
    </p>


   <h2>Frequency and Resources</h2>
      <p>
         <tab sloupce="ccccc">
            <tr>
            <th>Switch version</th>
            <th>LUTs (% of C6X LUTs)</th>
      	   <th>Slices (% of C6X Slices)</th>
            <th>BlockRAMs (% of C6X BRAMs)</th>
            <th>Max. HW frequency</th>
         </tr>
         <tr>
            <th>3 port switch</th>
            <th>18 (0.1%)</th>
            <th>40 (0.2%)</th>
            <th>0 (0%)</th>
            <th>Over 300 Mhz</th>
         </tr>
         <tr>
            <th>7 port switch</th>
            <th>40 (0.1%)</th>
            <th>120 (0.5%)</th>
            <th>0 (0%)</th>
            <th>Over 300 Mhz</th>
         </tr>
         <nazev>Chip utilization</nazev>
         </tab>
      </p>
   </body>  
</source>
