
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anan/git-home/Vivado_NewMyIP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1545.523 ; gain = 334.820 ; free physical = 2309 ; free virtual = 16344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1582.531 ; gain = 37.008 ; free physical = 2303 ; free virtual = 16339
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c594224a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1913 ; free virtual = 15966
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c594224a

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1913 ; free virtual = 15966
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 104b02e4a

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1911 ; free virtual = 15966
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 192 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 104b02e4a

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1911 ; free virtual = 15966
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 104b02e4a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1910 ; free virtual = 15966
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1906 ; free virtual = 15962
Ending Logic Optimization Task | Checksum: be9045e3

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1905 ; free virtual = 15960

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11517e326

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2028.023 ; gain = 0.000 ; free physical = 1903 ; free virtual = 15958
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.023 ; gain = 482.500 ; free physical = 1903 ; free virtual = 15958
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2052.035 ; gain = 0.000 ; free physical = 1894 ; free virtual = 15952
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2060.039 ; gain = 0.000 ; free physical = 1815 ; free virtual = 15952
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a957840d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2060.039 ; gain = 0.000 ; free physical = 1815 ; free virtual = 15952
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2060.039 ; gain = 0.000 ; free physical = 1852 ; free virtual = 15952

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7737e6eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2060.039 ; gain = 0.000 ; free physical = 1844 ; free virtual = 15947

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6d9f81dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.051 ; gain = 3.012 ; free physical = 1838 ; free virtual = 15942

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6d9f81dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.051 ; gain = 3.012 ; free physical = 1838 ; free virtual = 15942
Phase 1 Placer Initialization | Checksum: 6d9f81dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.051 ; gain = 3.012 ; free physical = 1838 ; free virtual = 15942

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c2536c92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1815 ; free virtual = 15934

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c2536c92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1815 ; free virtual = 15934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a366e2ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1815 ; free virtual = 15934

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b5ed48f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1815 ; free virtual = 15934

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b5ed48f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1815 ; free virtual = 15934

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 157dd8c21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1813 ; free virtual = 15932

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14180b814

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1813 ; free virtual = 15932

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14180b814

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1813 ; free virtual = 15932
Phase 3 Detail Placement | Checksum: 14180b814

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1813 ; free virtual = 15932

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 111123169

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 111123169

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.871. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1854f9556

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931
Phase 4.1 Post Commit Optimization | Checksum: 1854f9556

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1854f9556

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1854f9556

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e808018a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e808018a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1811 ; free virtual = 15931
Ending Placer Task | Checksum: ed4092b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1821 ; free virtual = 15941
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.062 ; gain = 27.023 ; free physical = 1821 ; free virtual = 15941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2087.062 ; gain = 0.000 ; free physical = 1818 ; free virtual = 15942
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2087.062 ; gain = 0.000 ; free physical = 1805 ; free virtual = 15926
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2087.062 ; gain = 0.000 ; free physical = 1816 ; free virtual = 15937
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2087.062 ; gain = 0.000 ; free physical = 1815 ; free virtual = 15937
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4cc98dbb ConstDB: 0 ShapeSum: a07704fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13603ef8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.727 ; gain = 116.664 ; free physical = 1745 ; free virtual = 15848
Post Restoration Checksum: NetGraph: 93c6386a NumContArr: a23db725 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13603ef8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2203.727 ; gain = 116.664 ; free physical = 1745 ; free virtual = 15848

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13603ef8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2203.727 ; gain = 116.664 ; free physical = 1730 ; free virtual = 15833

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13603ef8f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2203.727 ; gain = 116.664 ; free physical = 1730 ; free virtual = 15833
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cd05e8e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1724 ; free virtual = 15825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.793  | TNS=0.000  | WHS=-0.196 | THS=-22.893|

Phase 2 Router Initialization | Checksum: 1eec2bb76

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1722 ; free virtual = 15824

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 26173905c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15827

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.903  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1300b7683

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826
Phase 4 Rip-up And Reroute | Checksum: 1300b7683

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ab6bc269

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.034  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ab6bc269

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ab6bc269

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826
Phase 5 Delay and Skew Optimization | Checksum: 1ab6bc269

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a91f99f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.034  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 158c4ac13

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15827
Phase 6 Post Hold Fix | Checksum: 158c4ac13

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15827

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.190535 %
  Global Horizontal Routing Utilization  = 0.286173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13ed45e39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13ed45e39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a4360e41

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.034  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a4360e41

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1725 ; free virtual = 15826
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1741 ; free virtual = 15842

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.430 ; gain = 139.367 ; free physical = 1741 ; free virtual = 15842
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2226.430 ; gain = 0.000 ; free physical = 1737 ; free virtual = 15843
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/anan/git-home/Vivado_NewMyIP/MyIP_Project/MyIP_Project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 16 02:18:22 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2579.242 ; gain = 296.770 ; free physical = 1699 ; free virtual = 15797
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 02:18:22 2018...
