### ğŸ§  ROB å­æ¨¡çµ„ä»‹é¢èªªæ˜ï¼ˆReorder Bufferï¼‰

```systemverilog
module rob #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter bit IsRVFI = bit'(0),
    parameter type rs3_len_t = logic,
    parameter int unsigned NR_ENTRIES = 8  // ROB å¤§å°ï¼ˆå¿…é ˆç‚º 2 çš„å†ªæ¬¡ï¼‰
) (
    input  logic clk_i,                   // æ™‚é˜
    input  logic rst_ni,                  // éåŒæ­¥ resetï¼Œä½æœ‰æ•ˆ
    input  logic flush_unissued_instr_i,  // Flush æ‰€æœ‰æœªç™¼æ´¾çš„æŒ‡ä»¤ï¼ˆå¦‚ branch mispredictï¼‰
    input  logic unresolved_branch_i,     // æœªè§£æ±ºçš„åˆ†æ”¯ï¼ˆä¿ç•™ï¼‰
    input  logic flush_i,                 // Flush æ‰€æœ‰ç‹€æ…‹

    output logic sb_full_o,               // scoreboard æ˜¯å¦å·²æ»¿ï¼ˆä»£è¡¨ ROB æ»¿äº†ï¼‰

    // Register write-after-write hazard æª¢æŸ¥
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_gpr_o, // æ¯å€‹ GPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_fpr_o, // æ¯å€‹ FPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ

    // ç™¼æ´¾æ™‚è¼¸å…¥å¯¦é«”ä¾†æºæš«å­˜å™¨ï¼ˆrs1/rs2/rs3ï¼‰ï¼ŒROB å…§è¨˜éŒ„é€™äº›å€¼
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs3_i,

    // çµ¦ Issue Read Operand éšæ®µè®€å› ROB ä¸­ rs1/rs2/rs3 çš„å€¼
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_o,
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_o,
    output rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] rs3_o,

    output logic [CVA6Cfg.NrissuePorts-1:0] rs1_valid_o, // rs1 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs2_valid_o, // rs2 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs3_valid_o, // rs3 è³‡æ–™æ˜¯å¦ valid

    // Commit éšæ®µï¼šROB è¼¸å‡ºä¸€æ‰¹å¯è¢« commit çš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] commit_instr_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] commit_ack_i,

    // Rename éšæ®µå¯«å…¥æ–°çš„æŒ‡ä»¤ï¼ˆDecodedï¼‰
    input  scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_valid_i,
    output logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_ack_o,

    // ç™¼æ´¾åˆ° IROï¼ˆIssue/ReadOperandsï¼‰éšæ®µçš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] issue_instr_o,
    output logic [CVA6Cfg.NrCommitPorts-1:0] issue_instr_valid_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] issue_ack_i,

    // å¯«å›éšæ®µè³‡è¨Šï¼ˆä¾æ“š trans_id åˆ¤å®šå“ªç­†æŒ‡ä»¤å®Œæˆï¼‰
    input  logic [CVA6Cfg.NrWbPorts-1:0][TRANS_ID_BITS-1:0] trans_id_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0]   wbdata_i,
    input  exception_t [CVA6Cfg.NrWbPorts-1:0]              ex_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0]                    wt_valid_i,
    input  bp_resolve_t                                     resolved_branch_i,
    input  logic                                            x_we_i,

    // Load/Store Address å›å‚³è³‡è¨Šï¼ˆfor exception flushï¼‰
    input  [riscv::VLEN-1:0]                 lsu_addr_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_rmask_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_wmask_i,
    input  [TRANS_ID_BITS-1:0]              lsu_addr_trans_id_i,

    // Forwarding è³‡æ–™ï¼ˆXLEN å¯¬åº¦ï¼‰
    input riscv::xlen_t                     rs1_forwarding_i,
    input riscv::xlen_t                     rs2_forwarding_i,

    // Flush è³‡è¨Šè¼¸å‡º
    output logic [NR_ENTRIES-1:0]           flush_entry,
    output logic [NR_ENTRIES-1:0][3:0]      flush_fu,
    output logic [NR_ENTRIES-1:0][3:0]      flush_trans_id,
    output logic [NR_ENTRIES-1:0][63:0]     flush_lsu_addr
);
```

---

### ğŸ“˜ å°çµï¼šROB æ¨¡çµ„è·è²¬æ•´ç†

| éšæ®µ         | åŠŸèƒ½æè¿°                                                                 |
|--------------|--------------------------------------------------------------------------|
| Rename       | æ–°å¢æŒ‡ä»¤é€²å…¥ ROB                                                         |
| Issue        | å°‡ valid æŒ‡ä»¤é€å…¥ Issue & Read Operands éšæ®µ                            |
| Read Operands| æä¾›ä¾†æºæš«å­˜å™¨å€¼èˆ‡ valid æ¨™è¨˜                                            |
| Writeback    | æ ¹æ“š `trans_id` èˆ‡ `wbdata` å°‡çµæœå¯«å›è‡³ ROB å°æ‡‰ entry                 |
| Commit       | å°‡å·²å®ŒæˆæŒ‡ä»¤é€å‡ºï¼ˆç¬¦åˆ commit æ¢ä»¶ï¼‰                                     |
| Exception    | æ¥æ”¶åˆ†æ”¯è§£æ±ºèˆ‡ LSU åœ°å€ï¼Œç”¨æ–¼ trigger flush æˆ– exception è™•ç†            |
| Forwarding   | å›å‚³ forwarding å€¼çµ¦ ALUã€LSUã€FPU ç­‰å–®å…ƒ                                |
| Flush è™•ç†    | è¼¸å‡º `flush_entry` ç­‰ç›¸é—œè³‡è¨Šä»¥æ”¯æ´æ•´é«” pipeline æ¸…ç©º/å›å¾©æ©Ÿåˆ¶          |


```


```

### ğŸ§  ROB: Register Order Bufferï¼ˆå…§éƒ¨æš«å­˜å€è¨˜æ†¶é«”ï¼‰å®šç¾©èˆ‡æ§åˆ¶ä¿¡è™Ÿ

```systemverilog
localparam int unsigned BITS_ENTRIES = $clog2(NR_ENTRIES);  // æ ¹æ“š rob å¤§å°æ±ºå®šç·¨è™Ÿä½å…ƒæ•¸

// ------------------------------------------------------------------------------------
// ROB memory çµæ§‹ï¼Œæ¯ç­†è³‡æ–™åŒ…å«ç™¼æ´¾èˆ‡æµ®é»è³‡è¨Šï¼Œä»¥åŠ scoreboard entry è³‡è¨Š
// ------------------------------------------------------------------------------------
typedef struct packed {
  logic issued;                         // æ˜¯å¦å·²ç¶“ç™¼æ´¾çµ¦åŠŸèƒ½å–®å…ƒ
  logic is_rd_fpr_flag;                // å¯«å›ç›®çš„æš«å­˜å™¨æ˜¯å¦ç‚ºæµ®é»æš«å­˜å™¨
  ariane_pkg::scoreboard_entry_t sbe; // æŒ‡ä»¤è³‡è¨Šï¼ˆscoreboard entryï¼‰
} sb_mem_t;

sb_mem_t [NR_ENTRIES-1:0] mem_q, mem_n;  // ROB çš„è¨˜æ†¶é«”é™£åˆ—ï¼ˆç›®å‰ç‹€æ…‹èˆ‡ä¸‹ä¸€ç‹€æ…‹ï¼‰

// ------------------------------------------------------------------------------------
// æ§åˆ¶è®Šæ•¸
// ------------------------------------------------------------------------------------
logic issue_full;                // æŒ‡ç¤º ROB æ˜¯å¦å·²æ»¿ï¼ˆå³ç„¡æ³•å†ç™¼æ´¾ï¼‰
logic issue_en_0;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 0
logic issue_en_1;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 1
logic flush_instr;               // æ˜¯å¦éœ€ flush ç‰¹å®šæŒ‡ä»¤
logic case_flush;                // æ ¹æ“š pointer æ±ºå®š flush çš„æ–¹å¼ï¼ˆwrap aroundï¼‰
logic enable_dual_issue;         // æ˜¯å¦å…è¨±é›™ç™¼æ´¾ï¼ˆæ ¹æ“š ROB ç©ºé–“ï¼‰

// ------------------------------------------------------------------------------------
// æŒ‡æ¨™èˆ‡è¨ˆæ•¸å™¨ï¼ˆROB æŒ‡æ¨™ï¼‰
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES:0] issue_cnt_n, issue_cnt_q;      // ç™¼æ´¾æŒ‡ä»¤æ•¸ï¼ˆå¸¶é€²ä½ï¼‰
logic [NR_ENTRIES-1:0] num_flush_q;                   // flush è³‡è¨Š
logic [NR_ENTRIES-1:0] flush_entry_n;                 // ä¸‹å€‹ flush å¯«å…¥
logic [NR_ENTRIES-1:0] num_flush_flag;                // ç•¶å‰ flush flag
logic [NR_ENTRIES-1:0] num_flush_flag_n;              // ä¸‹ä¸€é€±æœŸçš„ flush flag
logic [BITS_ENTRIES:0] flush_branch_trans_id;         // åˆ†æ”¯ trans id

// ------------------------------------------------------------------------------------
// commit / issue pointer è¨ˆç®—
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES-1:0] num_commit;                      // ç•¶å‰ commit æ•¸é‡
logic [BITS_ENTRIES-1:0] flush_number;                    // flush æ•¸é‡
logic [BITS_ENTRIES-1:0] issue_pointer_n, issue_pointer_q;// ç™¼æ´¾æŒ‡æ¨™ï¼ˆç›®å‰ / ä¸‹ä¸€ï¼‰
logic [BITS_ENTRIES-1:0] issue_pointer_plus;              // ç™¼æ´¾æŒ‡æ¨™+1
logic [BITS_ENTRIES-1:0] flush_branch_mispredict;         // åˆ†æ”¯ mispredict èµ·é»
logic [BITS_ENTRIES-1:0] flush_branch_mispredict_plus;    // åˆ†æ”¯ mispredict+1

// ------------------------------------------------------------------------------------
// flush è³‡è¨Šè¨˜éŒ„ï¼ˆFUã€trans idã€LSU åœ°å€ï¼‰
// ------------------------------------------------------------------------------------
logic [NR_ENTRIES-1:0][3:0 ] flush_fu_n;
logic [NR_ENTRIES-1:0][3:0 ] flush_trans_id_n;
logic [NR_ENTRIES-1:0][63:0] flush_lsu_addr_n;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch_n;

// ------------------------------------------------------------------------------------
// commit port å°æ‡‰çš„ commit æŒ‡æ¨™èˆ‡åˆ†æ”¯æŒ‡ä»¤æ——æ¨™
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrCommitPorts-1:0] commit_branch_instr;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_n;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_q;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_plus;

// ------------------------------------------------------------------------------------
// å‚³å…¥çš„ source register indexï¼ˆæä¾›çµ¦ issue_read_operandsï¼‰
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1;
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2;

// ------------------------------------------------------------------------------------
// è³‡è¨Š assignï¼ˆROB æ»¿ã€flush è™•ç†ã€pointer è¨ˆç®—ï¼‰
// ------------------------------------------------------------------------------------
assign sb_full_o                    = issue_full;                              // ROB æ˜¯å¦å·²æ»¿è¼¸å‡º
assign issue_full                   = (issue_cnt_q[BITS_ENTRIES] == 1'b1);     // è¶…éä¸Šé™å°±ç®— full
assign case_flush                   = (issue_pointer_q > commit_pointer_q[0]) ? 1'd0 : 1'd1; // flush æ˜¯å¦ç¹åœˆ
assign enable_dual_issue            = (issue_cnt_q < 5'd13);                   // å°‘æ–¼ 13 æ¢å¯é›™ç™¼æ´¾
assign issue_pointer_plus           = (issue_pointer_q==4'd15) ? 4'd0 : issue_pointer_q+4'd1; // ç™¼æ´¾ä½ç½®åŠ ä¸€
assign commit_pointer_plus[0]       = (commit_pointer_q[0]==4'd15) ? 3'd0 : (commit_pointer_q[0]+4'd1); // commit æŒ‡æ¨™+1
assign commit_pointer_plus[1]       = (commit_pointer_q[1]==4'd15) ? 3'd0 : (commit_pointer_q[1]+4'd1);
assign flush_branch_mispredict      = trans_id_i[6];                           // ç¬¬å…­å€‹ trans_id åšç‚º flush èµ·é»
assign flush_branch_mispredict_plus = (trans_id_i[6]==4'd15) ? 3'd0 : (trans_id_i[6]+4'd1);

// ------------------------------------------------------------------------------------
// æš«å­˜è§£ç¢¼æŒ‡ä»¤
// ------------------------------------------------------------------------------------
ariane_pkg::scoreboard_entry_t [1:0] decoded_instr;  // æš«å­˜ port 0 èˆ‡ port 1 çš„æŒ‡ä»¤
```
