--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml system_moore.twx system_moore.ncd -o system_moore.twr
system_moore.pcf

Design file:              system_moore.ncd
Physical constraint file: system_moore.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
confirm     |   -0.280(R)|      FAST  |    2.214(R)|      SLOW  |clk_BUFGP         |   0.000|
din<0>      |   -0.200(R)|      FAST  |    2.338(R)|      SLOW  |clk_BUFGP         |   0.000|
din<1>      |   -0.153(R)|      FAST  |    2.375(R)|      SLOW  |clk_BUFGP         |   0.000|
din<2>      |   -0.403(R)|      FAST  |    2.431(R)|      SLOW  |clk_BUFGP         |   0.000|
din<3>      |   -0.374(R)|      FAST  |    2.216(R)|      SLOW  |clk_BUFGP         |   0.000|
request     |   -0.018(R)|      FAST  |    2.259(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |   -0.106(R)|      FAST  |    2.176(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
dout_left<1> |         7.689(R)|      SLOW  |         3.178(R)|      FAST  |clk_BUFGP         |   0.000|
dout_left<2> |         7.768(R)|      SLOW  |         3.208(R)|      FAST  |clk_BUFGP         |   0.000|
dout_left<3> |         7.583(R)|      SLOW  |         3.102(R)|      FAST  |clk_BUFGP         |   0.000|
dout_right<0>|         7.542(R)|      SLOW  |         3.100(R)|      FAST  |clk_BUFGP         |   0.000|
dout_right<1>|         7.617(R)|      SLOW  |         3.135(R)|      FAST  |clk_BUFGP         |   0.000|
dout_right<2>|         7.527(R)|      SLOW  |         3.099(R)|      FAST  |clk_BUFGP         |   0.000|
dout_right<3>|         7.593(R)|      SLOW  |         3.095(R)|      FAST  |clk_BUFGP         |   0.000|
enR          |         7.838(R)|      SLOW  |         3.268(R)|      FAST  |clk_BUFGP         |   0.000|
state<0>     |         7.951(R)|      SLOW  |         3.345(R)|      FAST  |clk_BUFGP         |   0.000|
state<1>     |         7.604(R)|      SLOW  |         3.129(R)|      FAST  |clk_BUFGP         |   0.000|
state<2>     |         7.954(R)|      SLOW  |         3.362(R)|      FAST  |clk_BUFGP         |   0.000|
state<3>     |         7.729(R)|      SLOW  |         3.213(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.353|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 29 10:44:27 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4946 MB



