Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 24 12:22:57 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player1/moveClock/CLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player2/aiPlayer/moveClock/CLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ScoreBoard/clk/CLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: au/clock/CLK_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: genClocks[0].genClock/CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: genClocks[1].genClock/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 522 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.736        0.000                      0                  215        0.098        0.000                      0                  215        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clkgen/inst/CLK100MHZ      {0.000 5.000}        10.000          100.000         
  CLKGame_clockGenerator   {0.000 50.000}       100.000         10.000          
  CLKPixel_clockGenerator  {0.000 19.861}       39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/CLK100MHZ                                                                                                                                                        3.000        0.000                       0                     1  
  CLKGame_clockGenerator        95.901        0.000                      0                  165        0.098        0.000                      0                  165       49.500        0.000                       0                    93  
  CLKPixel_clockGenerator       33.736        0.000                      0                   50        0.244        0.000                      0                   50       19.361        0.000                       0                    22  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/CLK100MHZ
  To Clock:  clkgen/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKGame_clockGenerator
  To Clock:  CLKGame_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       95.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[6]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[7]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.901ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.466%)  route 2.701ns (76.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 101.513 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.633     1.635    Player1/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player1/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  Player1/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.875     2.966    Player1/moveClock/counter[14]
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.090 f  Player1/moveClock/counter[0]_i_4/O
                         net (fo=1, routed)           0.783     3.874    Player1/moveClock/counter[0]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.998 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.172     4.170    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.870     5.164    Player1/moveClock/CLK
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510   101.513    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.096   101.609    
                         clock uncertainty           -0.115   101.494    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429   101.065    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 95.901    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.890ns (26.767%)  route 2.435ns (73.233%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.554     4.951    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.492   101.495    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/C
                         clock pessimism             -0.001   101.494    
                         clock uncertainty           -0.115   101.378    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.524   100.854    Player2/aiPlayer/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        100.854    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.890ns (26.767%)  route 2.435ns (73.233%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.554     4.951    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.492   101.495    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/C
                         clock pessimism             -0.001   101.494    
                         clock uncertainty           -0.115   101.378    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.524   100.854    Player2/aiPlayer/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        100.854    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.890ns (26.424%)  route 2.478ns (73.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.995    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[1]/C
                         clock pessimism              0.096   101.601    
                         clock uncertainty           -0.115   101.486    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.962    Player2/aiPlayer/moveClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        100.962    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 95.968    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.890ns (26.424%)  route 2.478ns (73.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.995    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[2]/C
                         clock pessimism              0.096   101.601    
                         clock uncertainty           -0.115   101.486    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.962    Player2/aiPlayer/moveClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        100.962    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 95.968    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.890ns (26.424%)  route 2.478ns (73.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.995    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[3]/C
                         clock pessimism              0.096   101.601    
                         clock uncertainty           -0.115   101.486    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.962    Player2/aiPlayer/moveClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        100.962    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 95.968    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.890ns (26.424%)  route 2.478ns (73.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.624     1.626    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518     2.144 f  Player2/aiPlayer/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           1.077     3.222    Player2/aiPlayer/moveClock/counter[12]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.346 f  Player2/aiPlayer/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.638     3.984    Player2/aiPlayer/moveClock/counter[0]_i_4__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.108 f  Player2/aiPlayer/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.165     4.273    Player2/aiPlayer/moveClock/counter[0]_i_2__0_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.397 r  Player2/aiPlayer/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.598     4.995    Player2/aiPlayer/moveClock/CLK
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          1.502   101.505    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y97         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[4]/C
                         clock pessimism              0.096   101.601    
                         clock uncertainty           -0.115   101.486    
    SLICE_X54Y97         FDRE (Setup_fdre_C_R)       -0.524   100.962    Player2/aiPlayer/moveClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        100.962    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 95.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563     0.565    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     0.854    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  Player2/aiPlayer/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.011    Player2/aiPlayer/moveClock/counter0_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.064 r  Player2/aiPlayer/moveClock/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.064    Player2/aiPlayer/moveClock/data0[13]
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.830     0.832    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[13]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    Player2/aiPlayer/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Player2/aiPlayer/moveClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/aiPlayer/moveClock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563     0.565    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y99         FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  Player2/aiPlayer/moveClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     0.854    Player2/aiPlayer/moveClock/counter[11]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.010 r  Player2/aiPlayer/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.011    Player2/aiPlayer/moveClock/counter0_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.100 r  Player2/aiPlayer/moveClock/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.100    Player2/aiPlayer/moveClock/data0[14]
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.830     0.832    Player2/aiPlayer/moveClock/CLKGame
    SLICE_X54Y100        FDRE                                         r  Player2/aiPlayer/moveClock/counter_reg[14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     0.966    Player2/aiPlayer/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.596     0.598    au/clock/CLKGame
    SLICE_X2Y135         FDRE                                         r  au/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  au/clock/counter_reg[0]/Q
                         net (fo=7, routed)           0.138     0.899    au/clock/counter_reg_n_0_[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.045     0.944 r  au/clock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.944    au/clock/counter[1]
    SLICE_X2Y135         FDRE                                         r  au/clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.867     0.869    au/clock/CLKGame
    SLICE_X2Y135         FDRE                                         r  au/clock/counter_reg[1]/C
                         clock pessimism             -0.272     0.598    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.121     0.719    au/clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.596     0.598    au/clock/CLKGame
    SLICE_X2Y134         FDRE                                         r  au/clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  au/clock/counter_reg[6]/Q
                         net (fo=5, routed)           0.150     0.912    au/clock/counter_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  au/clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.957    au/clock/counter[6]
    SLICE_X2Y134         FDRE                                         r  au/clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.866     0.868    au/clock/CLKGame
    SLICE_X2Y134         FDRE                                         r  au/clock/counter_reg[6]/C
                         clock pessimism             -0.271     0.598    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121     0.719    au/clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ScoreBoard/clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ScoreBoard/clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.601     0.603    ScoreBoard/clk/CLKGame
    SLICE_X1Y90          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 f  ScoreBoard/clk/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.912    ScoreBoard/clk/counter[0]
    SLICE_X1Y90          LUT1 (Prop_lut1_I0_O)        0.042     0.954 r  ScoreBoard/clk/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.954    ScoreBoard/clk/counter_1[0]
    SLICE_X1Y90          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.874     0.876    ScoreBoard/clk/CLKGame
    SLICE_X1Y90          FDRE                                         r  ScoreBoard/clk/counter_reg[0]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    ScoreBoard/clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 au/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            au/clock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.434%)  route 0.182ns (46.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.596     0.598    au/clock/CLKGame
    SLICE_X2Y135         FDRE                                         r  au/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  au/clock/counter_reg[0]/Q
                         net (fo=7, routed)           0.182     0.944    au/clock/counter_reg_n_0_[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I2_O)        0.045     0.989 r  au/clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.989    au/clock/counter[3]
    SLICE_X2Y134         FDRE                                         r  au/clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.866     0.868    au/clock/CLKGame
    SLICE_X2Y134         FDRE                                         r  au/clock/counter_reg[3]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120     0.732    au/clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 genClocks[0].genClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.562     0.564    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  genClocks[0].genClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.822    genClocks[0].genClock/counter[8]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  genClocks[0].genClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.930    genClocks[0].genClock/data0[8]
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.832     0.834    genClocks[0].genClock/CLKGame
    SLICE_X53Y94         FDRE                                         r  genClocks[0].genClock/counter_reg[8]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     0.669    genClocks[0].genClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.824    Player1/moveClock/counter[8]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  Player1/moveClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.932    Player1/moveClock/data0[8]
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835     0.837    Player1/moveClock/CLKGame
    SLICE_X49Y96         FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     0.671    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 genClocks[0].genClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            genClocks[0].genClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.562     0.564    genClocks[0].genClock/CLKGame
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  genClocks[0].genClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.822    genClocks[0].genClock/counter[12]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  genClocks[0].genClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.930    genClocks[0].genClock/data0[12]
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.832     0.834    genClocks[0].genClock/CLKGame
    SLICE_X53Y95         FDRE                                         r  genClocks[0].genClock/counter_reg[12]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     0.669    genClocks[0].genClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.565     0.567    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Player1/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.825    Player1/moveClock/counter[12]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.933 r  Player1/moveClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.933    Player1/moveClock/data0[12]
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=91, routed)          0.836     0.838    Player1/moveClock/CLKGame
    SLICE_X49Y97         FDRE                                         r  Player1/moveClock/counter_reg[12]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     0.672    Player1/moveClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKGame_clockGenerator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     Player1/moveClock/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     Player1/moveClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     Player1/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     Player1/moveClock/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     Player1/moveClock/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       33.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.736ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.251ns (22.717%)  route 4.256ns (77.283%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.319 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          1.639     7.134    VSync/VCounter
    SLICE_X7Y66          FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.593    41.319    VSync/CLK
    SLICE_X7Y66          FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.079    41.398    
                         clock uncertainty           -0.098    41.299    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    40.870    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 33.736    

Slack (MET) :             34.066ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.251ns (24.989%)  route 3.755ns (75.011%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.243 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          1.138     6.634    VSync/VCounter
    SLICE_X10Y66         FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.517    41.243    VSync/CLK
    SLICE_X10Y66         FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.079    41.322    
                         clock uncertainty           -0.098    41.223    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.524    40.699    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.699    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 34.066    

Slack (MET) :             34.162ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.251ns (24.638%)  route 3.827ns (75.362%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.316 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          1.209     6.705    VSync/VCounter
    SLICE_X7Y68          FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.590    41.316    VSync/CLK
    SLICE_X7Y68          FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.079    41.395    
                         clock uncertainty           -0.098    41.296    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429    40.867    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 34.162    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.772%)  route 3.603ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.239 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.986     6.482    VSync/VCounter
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.513    41.239    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.079    41.318    
                         clock uncertainty           -0.098    41.219    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.429    40.790    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.772%)  route 3.603ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.239 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.986     6.482    VSync/VCounter
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.513    41.239    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.079    41.318    
                         clock uncertainty           -0.098    41.219    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.429    40.790    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.772%)  route 3.603ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.239 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.986     6.482    VSync/VCounter
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.513    41.239    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.079    41.318    
                         clock uncertainty           -0.098    41.219    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.429    40.790    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.772%)  route 3.603ns (74.228%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.239 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.986     6.482    VSync/VCounter
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.513    41.239    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.079    41.318    
                         clock uncertainty           -0.098    41.219    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.429    40.790    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.251ns (26.598%)  route 3.452ns (73.402%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.237 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.835     6.331    VSync/VCounter
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    41.237    VSync/CLK
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism              0.079    41.316    
                         clock uncertainty           -0.098    41.217    
    SLICE_X9Y68          FDRE (Setup_fdre_C_R)       -0.429    40.788    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.251ns (26.598%)  route 3.452ns (73.402%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.237 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.835     6.331    VSync/VCounter
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    41.237    VSync/CLK
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.079    41.316    
                         clock uncertainty           -0.098    41.217    
    SLICE_X9Y68          FDRE (Setup_fdre_C_R)       -0.429    40.788    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.251ns (26.598%)  route 3.452ns (73.402%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.237 - 39.722 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625     1.627    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.478     2.105 f  VSync/HS/HCounter_reg[7]/Q
                         net (fo=32, routed)          1.522     3.628    VSync/HS/HCounter_reg__0[7]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.323     3.951 f  VSync/HS/VCounter[9]_i_8/O
                         net (fo=1, routed)           0.433     4.384    VSync/HS/VCounter[9]_i_8_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.661     5.372    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.496 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.835     6.331    VSync/VCounter
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    41.237    VSync/CLK
    SLICE_X9Y68          FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.079    41.316    
                         clock uncertainty           -0.098    41.217    
    SLICE_X9Y68          FDRE (Setup_fdre_C_R)       -0.429    40.788    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 34.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VSync/VCounter_reg[8]/Q
                         net (fo=22, routed)          0.168     0.878    VSync/VCounter_reg__0[8]
    SLICE_X9Y67          LUT5 (Prop_lut5_I3_O)        0.042     0.920 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000     0.920    VSync/p_0_in__0[9]
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.838    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.107     0.676    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.461%)  route 0.175ns (45.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=29, routed)          0.175     0.899    VSync/HS/HCounter_reg__0[0]
    SLICE_X30Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.944 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.944    VSync/HS/p_0_in[5]
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.830    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.121     0.696    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567     0.569    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VSync/VCounter_reg[8]/Q
                         net (fo=22, routed)          0.168     0.878    VSync/VCounter_reg__0[8]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.923 r  VSync/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    VSync/p_0_in__0[8]
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836     0.838    VSync/CLK
    SLICE_X9Y67          FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.091     0.660    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.875%)  route 0.200ns (49.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=29, routed)          0.200     0.924    VSync/HS/HCounter_reg__0[0]
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.043     0.967 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.967    VSync/HS/p_0_in[1]
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.829    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.131     0.692    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.875%)  route 0.200ns (49.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=29, routed)          0.200     0.924    VSync/HS/HCounter_reg__0[0]
    SLICE_X30Y72         LUT4 (Prop_lut4_I2_O)        0.043     0.967 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.967    VSync/HS/p_0_in[3]
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.829    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.131     0.692    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.115%)  route 0.200ns (48.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=29, routed)          0.200     0.924    VSync/HS/HCounter_reg__0[0]
    SLICE_X30Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.969 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    VSync/HS/p_0_in[2]
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.829    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.121     0.682    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.115%)  route 0.200ns (48.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=29, routed)          0.200     0.924    VSync/HS/HCounter_reg__0[0]
    SLICE_X30Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  VSync/HS/HCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.969    VSync/HS/HCounter[0]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.829    VSync/HS/CLK
    SLICE_X30Y72         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.120     0.681    VSync/HS/HCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.207ns (46.697%)  route 0.236ns (53.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=30, routed)          0.236     0.961    VSync/HS/HCounter_reg__0[6]
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.043     1.004 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.004    VSync/HS/p_0_in[7]
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.830    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.131     0.692    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.207ns (46.697%)  route 0.236ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=30, routed)          0.236     0.961    VSync/HS/HCounter_reg__0[6]
    SLICE_X30Y71         LUT5 (Prop_lut5_I2_O)        0.043     1.004 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.004    VSync/HS/p_0_in[9]
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.830    VSync/HS/CLK
    SLICE_X30Y71         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.131     0.692    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.244%)  route 0.224ns (51.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.562    VSync/HS/CLK
    SLICE_X30Y70         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=25, routed)          0.224     0.950    VSync/HS/HCounter_reg__0[4]
    SLICE_X30Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    VSync/HS/p_0_in[4]
    SLICE_X30Y70         FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.831    VSync/HS/CLK
    SLICE_X30Y70         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.120     0.682    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y4    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y72     VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y72     VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y72     VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y72     VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y70     VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y71     VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y71     VSync/HS/HCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y71     VSync/HS/HCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y66      VSync/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y68      VSync/VCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y70     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y70     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y68      VSync/VCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y68      VSync/VCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y68      VSync/VCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y68      VSync/VCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y67      VSync/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y67      VSync/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y72     VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y72     VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y72     VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y72     VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y70     VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y71     VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y71     VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y71     VSync/HS/HCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y71     VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y71     VSync/HS/HCounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



