Testbench: sending C1_INVALIDATE_LINE, A1 = 00000000000000000000000010000010

[  1 | CLK=1] <Sending C1 and first half of A1>
[  1 | CLK=1] C1_WIRE = 4, C2_WIRE = z
[  1 | CLK=1] Cache: C1_INVALIDATE_LINE, A1 = 000000000000001
[  2 | CLK=0] C1_WIRE = 4, C2_WIRE = z
[  3 | CLK=1] <Sending second half of A1>
[  3 | CLK=1] tag = 0000000000, set = 00001, offset = 0000010
Found line #1, dirty = 1
Sending byte: 102 = 01100110
Sending byte: 150 = 10010110
Sending byte: 153 = 10011001
Sending byte:  65 = 01000001
Sending byte:  74 = 01001010
Sending byte: 188 = 10111100
Sending byte: 158 = 10011110
Sending byte:  26 = 00011010
Sending byte: 234 = 11101010
Sending byte:  49 = 00110001
Sending byte: 123 = 01111011
Sending byte:  27 = 00011011
Sending byte: 144 = 10010000
Sending byte: 103 = 01100111
Sending byte: 224 = 11100000
Sending byte:  93 = 01011101
[  3 | CLK=1] D2 <- 1001011001100110
[  3 | CLK=1] C1_WIRE = 4, C2_WIRE = 3
[  3 | CLK=1] MemCTR: C2_WRITE_LINE, A2 = 000000000000001
[  3 | CLK=1] Wrote byte 102 = 01100110 to ram[0000000000000010000000]
[  3 | CLK=1] Wrote byte 150 = 10010110 to ram[0000000000000010000001]
[  4 | CLK=0] <Finished sending>
[  4 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[  5 | CLK=1] D2 <- 0100000110011001
[  5 | CLK=1] Wrote byte 153 = 10011001 to ram[0000000000000010000010]
[  5 | CLK=1] Wrote byte  65 = 01000001 to ram[0000000000000010000011]
[  5 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[  6 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[  7 | CLK=1] D2 <- 1011110001001010
[  7 | CLK=1] Wrote byte  74 = 01001010 to ram[0000000000000010000100]
[  7 | CLK=1] Wrote byte 188 = 10111100 to ram[0000000000000010000101]
[  7 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[  8 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[  9 | CLK=1] D2 <- 0001101010011110
[  9 | CLK=1] Wrote byte 158 = 10011110 to ram[0000000000000010000110]
[  9 | CLK=1] Wrote byte  26 = 00011010 to ram[0000000000000010000111]
[  9 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 10 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 11 | CLK=1] D2 <- 0011000111101010
[ 11 | CLK=1] Wrote byte 234 = 11101010 to ram[0000000000000010001000]
[ 11 | CLK=1] Wrote byte  49 = 00110001 to ram[0000000000000010001001]
[ 11 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 12 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 13 | CLK=1] D2 <- 0001101101111011
[ 13 | CLK=1] Wrote byte 123 = 01111011 to ram[0000000000000010001010]
[ 13 | CLK=1] Wrote byte  27 = 00011011 to ram[0000000000000010001011]
[ 13 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 14 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 15 | CLK=1] D2 <- 0110011110010000
[ 15 | CLK=1] Wrote byte 144 = 10010000 to ram[0000000000000010001100]
[ 15 | CLK=1] Wrote byte 103 = 01100111 to ram[0000000000000010001101]
[ 15 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 16 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 17 | CLK=1] D2 <- 0101110111100000
[ 17 | CLK=1] Wrote byte 224 = 11100000 to ram[0000000000000010001110]
[ 17 | CLK=1] Wrote byte  93 = 01011101 to ram[0000000000000010001111]
[ 17 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 18 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 19 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 20 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 21 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 22 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 23 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 24 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 25 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 26 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 27 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 28 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 29 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 30 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 31 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 32 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 33 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 34 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 35 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 36 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 37 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 38 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 39 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 40 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 41 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 42 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 43 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 44 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 45 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 46 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 47 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 48 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 49 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 50 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 51 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 52 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 53 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 54 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 55 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 56 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 57 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 58 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 59 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 60 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 61 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 62 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 63 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 64 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 65 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 66 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 67 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 68 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 69 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 70 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 71 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 72 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 73 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 74 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 75 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 76 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 77 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 78 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 79 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 80 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 81 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 82 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 83 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 84 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 85 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 86 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 87 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 88 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 89 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 90 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 91 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 92 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 93 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 94 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 95 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 96 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 97 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 98 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 99 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[100 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[101 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[102 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[103 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[104 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[105 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[106 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[107 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[108 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[109 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[110 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[111 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[112 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[113 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[114 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[115 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[116 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[117 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[118 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[119 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[120 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[121 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[122 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[123 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[124 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[125 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[126 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[127 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[128 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[129 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[130 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[131 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[132 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[133 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[134 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[135 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[136 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[137 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[138 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[139 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[140 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[141 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[142 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[143 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[144 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[145 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[146 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[147 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[148 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[149 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[150 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[151 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[152 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[153 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[154 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[155 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[156 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[157 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[158 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[159 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[160 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[161 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[162 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[163 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[164 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[165 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[166 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[167 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[168 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[169 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[170 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[171 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[172 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[173 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[174 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[175 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[176 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[177 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[178 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[179 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[180 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[181 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[182 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[183 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[184 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[185 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[186 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[187 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[188 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[189 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[190 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[191 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[192 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[193 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[194 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[195 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[196 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[197 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[198 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[199 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[200 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[201 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[202 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[203 | CLK=1] sending C2_RESPONSE
[203 | CLK=1] Cache received C2_RESPONSE
[203 | CLK=1] C1_WIRE = 7, C2_WIRE = 1
[203 | CLK=1] CPU received C1_RESPONSE
[204 | CLK=0] C1_WIRE = z, C2_WIRE = z
[205 | CLK=1] C1_WIRE = z, C2_WIRE = z
[206 | CLK=0] C1_WIRE = z, C2_WIRE = z
[207 | CLK=1] C1_WIRE = z, C2_WIRE = z
[208 | CLK=0] C1_WIRE = z, C2_WIRE = z
[209 | CLK=1] C1_WIRE = z, C2_WIRE = z
[210 | CLK=0] C1_WIRE = z, C2_WIRE = z
[211 | CLK=1] C1_WIRE = z, C2_WIRE = z
[212 | CLK=0] C1_WIRE = z, C2_WIRE = z
testbench.sv:71: $finish called at 213 (1s)
