<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sparcv8_v4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sparcv8_v6_monociclo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sparcv8_v6_monociclo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sparcv8_v6_monociclo_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sparcv8_v6_monociclo_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464719772" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1464719772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464719963" xil_pn:in_ck="-8419957556702603916" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1464719963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="DM.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_tb.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUX_NPC_SRC.vhd"/>
      <outfile xil_pn:name="MUX_RF_DWR.vhd"/>
      <outfile xil_pn:name="MUX_RF_NRD.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSR_MOD.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SEU22.vhd"/>
      <outfile xil_pn:name="WM.vhd"/>
      <outfile xil_pn:name="WM_tb.vhd"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo.vhd"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1464719772" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4677743194924555007" xil_pn:start_ts="1464719772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464719772" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2154514818653740351" xil_pn:start_ts="1464719772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464719772" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5685692005757175233" xil_pn:start_ts="1464719772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464719966" xil_pn:in_ck="-8419957556702603916" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1464719966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="DM.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_tb.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUX_NPC_SRC.vhd"/>
      <outfile xil_pn:name="MUX_RF_DWR.vhd"/>
      <outfile xil_pn:name="MUX_RF_NRD.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSR_MOD.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SEU22.vhd"/>
      <outfile xil_pn:name="WM.vhd"/>
      <outfile xil_pn:name="WM_tb.vhd"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo.vhd"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1464719970" xil_pn:in_ck="-8419957556702603916" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2536460339075417312" xil_pn:start_ts="1464719966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo_tb_beh.prj"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1464719970" xil_pn:in_ck="-6846517677653810120" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5157835578735743917" xil_pn:start_ts="1464719970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sparcv8_v6_monociclo_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
