<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Nov 24 20:42:39 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="DATA" SIGIS="undef" SIGNAME="External_Ports_DATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="data_in_from_pins"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ECLK" SIGIS="undef" SIGNAME="External_Ports_ECLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DCLK" SIGIS="undef" SIGNAME="External_Ports_DCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="clk_div_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="io_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="9" NAME="DOUT" RIGHT="0" SIGIS="undef" SIGNAME="selectio_wiz_0_data_in_to_device">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="data_in_to_device"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BS" SIGIS="undef" SIGNAME="External_Ports_BS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selectio_wiz_0" PORT="bitslip"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="13" FULLNAME="/selectio_wiz_0" HWVERSION="5.1" INSTANCE="selectio_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="selectio_wiz" VLNV="xilinx.com:ip:selectio_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=selectio_wiz;v=v5_1;d=pg070-selectio-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="design_1_selectio_wiz_0_0"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_IDELAYCTRL_BUFG" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="C_BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_BUS_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="C_USE_SERIALIZATION" VALUE="true"/>
        <PARAMETER NAME="C_SERIALIZATION_FACTOR" VALUE="10"/>
        <PARAMETER NAME="C_USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="C_TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="C_BUS_TAP_RESET" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_BUS_TAP_WRAP" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="C_SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_SELIO_CLK_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="C_CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="C_SELIO_CLK_BUF" VALUE="MMCM"/>
        <PARAMETER NAME="C_ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="C_SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="C_DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="C_SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="C_SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="C_CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="C_CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TAP_reset" VALUE="FROM_ZERO"/>
        <PARAMETER NAME="C_CLK_TAP_wrap" VALUE="STAY_AT_LIMIT"/>
        <PARAMETER NAME="C_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="C_DATA_RATE_STRING" VALUE="10"/>
        <PARAMETER NAME="C_DEVICE" VALUE="2"/>
        <PARAMETER NAME="C_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="C_CLK_EN" VALUE="false"/>
        <PARAMETER NAME="C_CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLK_FWD_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="C_CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="C_DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="C_IDELAY_HIGH_PERF_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_selectio_wiz_0_0"/>
        <PARAMETER NAME="NOTES" VALUE="None"/>
        <PARAMETER NAME="USE_TEMPLATE" VALUE="Custom"/>
        <PARAMETER NAME="BUS_DIR" VALUE="INPUTS"/>
        <PARAMETER NAME="BUS_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="BUS_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="USE_PHASE_DETECTOR" VALUE="false"/>
        <PARAMETER NAME="SELIO_ACTIVE_EDGE" VALUE="DDR"/>
        <PARAMETER NAME="USE_SERIALIZATION" VALUE="true"/>
        <PARAMETER NAME="SERIALIZATION_FACTOR" VALUE="10"/>
        <PARAMETER NAME="ENABLE_BITSLIP" VALUE="false"/>
        <PARAMETER NAME="ENABLE_TRAIN" VALUE="false"/>
        <PARAMETER NAME="TRAIN_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="SYSTEM_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="SELIO_INTERFACE_TYPE" VALUE="NETWORKING"/>
        <PARAMETER NAME="BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_IN_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_IN_TAP" VALUE="0"/>
        <PARAMETER NAME="BUS_TAP_RESET" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_TAP_WRAP" VALUE="NOT_APP"/>
        <PARAMETER NAME="BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="SELIO_BUS_OUT_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="SELIO_BUS_OUT_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="SELIO_CLK_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_IO_STD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="SELIO_CLK_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="CLK_BUF" VALUE="BUFIO2"/>
        <PARAMETER NAME="SELIO_CLK_BUF" VALUE="MMCM"/>
        <PARAMETER NAME="ACTIVE_EDGE" VALUE="RISING"/>
        <PARAMETER NAME="DDR_ALIGNMENT" VALUE="C0"/>
        <PARAMETER NAME="SELIO_DDR_ALIGNMENT" VALUE="SAME_EDGE_PIPELINED"/>
        <PARAMETER NAME="SELIO_ODDR_ALIGNMENT" VALUE="SAME_EDGE"/>
        <PARAMETER NAME="CLK_DELAY" VALUE="NONE"/>
        <PARAMETER NAME="CLK_TAP" VALUE="0"/>
        <PARAMETER NAME="CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SER" VALUE="false"/>
        <PARAMETER NAME="IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="SELIO_IDDR_RST_TYPE" VALUE="ASYNC"/>
        <PARAMETER NAME="CLK_EN" VALUE="false"/>
        <PARAMETER NAME="CONFIG_CLK_FWD" VALUE="false"/>
        <PARAMETER NAME="CLK_FWD_SIG_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="CLK_FWD_IO_STD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="DDR_CLK_BUF" VALUE="BUFR"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL" VALUE="true"/>
        <PARAMETER NAME="INCLUDE_IDELAYCTRL_BUFG" VALUE="true"/>
        <PARAMETER NAME="IDELAY_HIGH_PERF_MODE" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="data_in_from_pins" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="External_Ports_ECLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ECLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_div_in" SIGIS="undef" SIGNAME="External_Ports_DCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_reset" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="bitslip" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="data_in_to_device" RIGHT="0" SIGIS="data" SIGNAME="selectio_wiz_0_data_in_to_device">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
