{"vcs1":{"timestamp_begin":1747550180.818339878, "rt":9.63, "ut":9.72, "st":0.63}}
{"vcselab":{"timestamp_begin":1747550190.529341949, "rt":0.44, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1747550191.032934571, "rt":0.45, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550180.178744412}
{"VCS_COMP_START_TIME": 1747550180.178744412}
{"VCS_COMP_END_TIME": 1747550191.626471261}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486712}}
{"vcselab": {"peak_mem": 183884}}
