Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 16:22:23 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mat_scan_control_sets_placed.rpt
| Design       : mat_scan
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   411 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            3 |
|      6 |            4 |
|      7 |            1 |
|      8 |            1 |
|      9 |            1 |
|     10 |           60 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             672 |          260 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | addr[5]_i_1_n_0           | x_sram/rst_n              |                1 |              1 |
|  clk_IBUF_BUFG | x_sram/mem[21][9]_i_1_n_0 | x_sram/rst_n_1            |                2 |              2 |
|  clk_IBUF_BUFG | x_sram/mem[43][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                3 |              3 |
|  clk_IBUF_BUFG | x_sram/mem[18][9]_i_1_n_0 | x_sram/rst_n_0            |                4 |              4 |
|  clk_IBUF_BUFG | x_sram/mem[62][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                4 |              4 |
|  clk_IBUF_BUFG |                           | x_sram/rst_n_0            |                3 |              5 |
|  clk_IBUF_BUFG | x_sram/mem[40][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                3 |              5 |
|  clk_IBUF_BUFG | x_sram/mem[40][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                5 |              5 |
|  clk_IBUF_BUFG | output_flag_reg_n_0       | x_sram/rst_n_0            |                2 |              6 |
|  clk_IBUF_BUFG | vld_in_IBUF               | x_sram/rst_n_0            |                2 |              6 |
|  clk_IBUF_BUFG | x_sram/mem[18][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                5 |              6 |
|  clk_IBUF_BUFG | x_sram/mem[62][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                5 |              6 |
|  clk_IBUF_BUFG | x_sram/mem[43][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                3 |              7 |
|  clk_IBUF_BUFG | x_sram/mem[21][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                6 |              8 |
|  clk_IBUF_BUFG | addr[5]_i_1_n_0           | x_sram/rst_n_1            |                3 |              9 |
|  clk_IBUF_BUFG | x_sram/mem[1][9]_i_1_n_0  | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[41][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[38][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[10][9]_i_1_n_0 | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[16][9]_i_1_n_0 | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[22][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[44][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[46][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                6 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[12][9]_i_1_n_0 | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[19][9]_i_1_n_0 | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[30][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[39][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[20][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[35][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[45][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[47][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[48][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[4][9]_i_1_n_0  | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[50][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                6 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[51][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[52][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[17][9]_i_1_n_0 | x_sram/rst_n_1            |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[49][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[29][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[13][9]_i_1_n_0 | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[14][9]_i_1_n_0 | x_sram/rst_n_0            |                6 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[15][9]_i_1_n_0 | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[24][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[0][9]_i_1_n_0  | x_sram/rst_n_0            |                6 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[23][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[31][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[32][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[34][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[3][9]_i_1_n_0  | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[2][9]_i_1_n_0  | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/dout[9]_i_1_n_0    | x_sram/rst_n              |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[25][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[28][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[33][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[36][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[26][9]_i_1_n_0 | x_sram/mem[40][4]_i_1_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[11][9]_i_1_n_0 | x_sram/rst_n_1            |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[42][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[57][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[59][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[60][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[7][9]_i_1_n_0  | x_sram/rst_n_1            |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[5][9]_i_1_n_0  | x_sram/rst_n_1            |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[55][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[27][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[37][9]_i_1_n_0 | x_sram/mem[43][2]_i_1_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[63][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[6][9]_i_1_n_0  | x_sram/rst_n_0            |                4 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[54][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[8][9]_i_1_n_0  | x_sram/rst_n_0            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[56][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                6 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[61][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                5 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[9][9]_i_1_n_0  | x_sram/rst_n_1            |                2 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[53][9]_i_1_n_0 | x_sram/mem[63][9]_i_2_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | x_sram/mem[58][9]_i_1_n_0 | x_sram/mem[62][5]_i_1_n_0 |                4 |             10 |
+----------------+---------------------------+---------------------------+------------------+----------------+


