verilog work "State_Machine.v"
verilog work "Register_32.v"
verilog work "MUX_BUS.v"
verilog work "Counter_32.v"
verilog work "ALU_32.v"
verilog work "uart_tx.v"
verilog work "uart_rx.v"
verilog work "ipcore_dir/instruction_ram.v"
verilog work "ipcore_dir/data_ram.v"
verilog work "CPU_Top.v"
verilog work "clock_divider.v"
verilog work "io_manager.v"
verilog work "io_manager_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
