<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xA;could not read &quot;/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_4b/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xA;    while executing&#xA;&quot;source /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_4b/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_4b/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:16:47.492+0200"/>
        <logs message="ERROR: [COSIM 212-344] Rtl simulation failed." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:16:47.437+0200"/>
        <logs message="ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:16:47.429+0200"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xA;could not read &quot;/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xA;    while executing&#xA;&quot;source /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:14:42.947+0200"/>
        <logs message="ERROR: [COSIM 212-344] Rtl simulation failed." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:14:42.901+0200"/>
        <logs message="ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:14:42.893+0200"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_Rst_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.844+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_Clk_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.837+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_Dout_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.832+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_4_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.827+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_Din_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.822+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_4_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.817+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_WEN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.812+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_4_EN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.807+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_EN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.803+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_4_Addr_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.799+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matrixmul/a_4_Addr_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.793+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.788+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.781+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.777+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.773+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_1_load', matrixmul.cpp:71) on array 'a_1' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.418+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_2' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_2'." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:16.358+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:14.742+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:14.735+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.924+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.920+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.917+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.913+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.910+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.906+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.902+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.898+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matrixmul.cpp:71) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:58.519+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:56.914+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:09:56.906+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:52.691+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:52.682+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:52.676+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:52.666+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_row[1]', matrixmul.cpp:71) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:52.317+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:50.838+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:09:50.822+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.736+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.724+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.716+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.708+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_1_load', matrixmul.cpp:71) on array 'a_1' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.285+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_2' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_2'." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:45.194+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:43.687+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:09:43.678+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:38.967+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:38.947+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:38.658+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_1'." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:38.605+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:37.144+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:09:37.131+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:32.482+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:32.453+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:32.435+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:32.421+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a' and 'load' operation ('a_row[0]', matrixmul.cpp:71) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:32.404+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'a' (matrixmul.cpp:48): incorrect partition factor 1." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:31.554+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:30.938+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:09:30.905+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_default" date="2017-02-18T19:40:04.477+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.486+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.479+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.474+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.467+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:17) on array 'b' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.325+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_arrays" date="2017-02-18T19:10:24.638+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-05T09:19:03.718+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_3nbkb_div_u [\matrixmul_urem_3nbkb_div_u(in0_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_3nbkb_div [\matrixmul_urem_3nbkb_div(in0_wi...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_urem_3nbkb [\matrixmul_urem_3nbkb(id=1,num_s...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_4ncud_div_u [\matrixmul_urem_4ncud_div_u(in0_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_4ncud_div [\matrixmul_urem_4ncud_div(in0_wi...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_urem_4ncud [\matrixmul_urem_4ncud(id=1,num_s...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_mux_42_dEe [\matrixmul_mux_42_dEe(id=1,din5_...]&#xA;Compiling architecture behav of entity xil_defaultlib.matrixmul_mul_32seOg_MulnS_0 [matrixmul_mul_32seog_mulns_0_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_mul_32seOg [\matrixmul_mul_32seOg(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_0 [aesl_autobram_a_0_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_1 [aesl_autobram_a_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_2 [aesl_autobram_a_2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_3 [aesl_autobram_a_3_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top&#xA;Built simulation snapshot matrixmul&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_5b/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:36.913+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_5b" date="2017-04-05T09:18:33.124+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_3nbkb_div_u [\matrixmul_urem_3nbkb_div_u(in0_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_3nbkb_div [\matrixmul_urem_3nbkb_div(in0_wi...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_urem_3nbkb [\matrixmul_urem_3nbkb(id=1,num_s...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_4ncud_div_u [\matrixmul_urem_4ncud_div_u(in0_...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_urem_4ncud_div [\matrixmul_urem_4ncud_div(in0_wi...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_urem_4ncud [\matrixmul_urem_4ncud(id=1,num_s...]&#xA;Compiling architecture rtl of entity xil_defaultlib.matrixmul_mux_42_dEe [\matrixmul_mux_42_dEe(id=1,din5_...]&#xA;Compiling architecture behav of entity xil_defaultlib.matrixmul_mul_32seOg_MulnS_0 [matrixmul_mul_32seog_mulns_0_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.matrixmul_mul_32seOg [\matrixmul_mul_32seOg(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_0 [aesl_autobram_a_0_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_1 [aesl_autobram_a_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_2 [aesl_autobram_a_2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a_3 [aesl_autobram_a_3_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top&#xA;Built simulation snapshot matrixmul&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_4b/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:17:01.415+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-04-05T09:16:57.505+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-04-05T09:16:15.945+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-04-05T09:15:24.575+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-04-05T09:14:59.948+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
