head	1.9;
access;
symbols
	binutils-2_24-branch:1.9.0.4
	binutils-2_24-branchpoint:1.9
	binutils-2_21_1:1.8
	binutils-2_23_2:1.9
	binutils-2_23_1:1.9
	binutils-2_23:1.9
	binutils-2_23-branch:1.9.0.2
	binutils-2_23-branchpoint:1.9
	binutils-2_22_branch:1.8.0.6
	binutils-2_22:1.8
	binutils-2_22-branch:1.8.0.4
	binutils-2_22-branchpoint:1.8
	binutils-2_21:1.8
	binutils-2_21-branch:1.8.0.2
	binutils-2_21-branchpoint:1.8
	binutils-2_20_1:1.7.4.1
	binutils-2_20:1.7.4.1
	binutils-2_20-branch:1.7.0.4
	binutils-2_20-branchpoint:1.7
	dje-cgen-play1-branch:1.7.0.2
	dje-cgen-play1-branchpoint:1.7
	binutils_latest_snapshot:1.9;
locks; strict;
comment	@# @;


1.9
date	2012.06.15.15.13.40;	author amodra;	state Exp;
branches;
next	1.8;

1.8
date	2009.10.01.13.09.56;	author uweigand;	state Exp;
branches;
next	1.7;

1.7
date	2009.05.14.16.56.09;	author uweigand;	state Exp;
branches
	1.7.4.1;
next	1.6;

1.6
date	2009.05.14.16.04.02;	author uweigand;	state Exp;
branches;
next	1.5;

1.5
date	2009.05.14.15.26.36;	author uweigand;	state Exp;
branches;
next	1.4;

1.4
date	2009.05.14.04.30.02;	author amodra;	state Exp;
branches;
next	1.3;

1.3
date	2009.03.17.12.46.19;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2009.01.21.02.28.22;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	2009.01.13.01.54.15;	author amodra;	state Exp;
branches;
next	;

1.7.4.1
date	2009.10.01.13.16.24;	author uweigand;	state Exp;
branches;
next	;


desc
@@


1.9
log
@ld/
	* ldlang.h (lang_output_section_statement_type): Add after_end field.
	(lang_abs_symbol_at_beginning_of, lang_abs_symbol_at_end_of): Delete.
	(section_for_dot): Declare.
	* ldlang.c (lang_size_sections_1): Correct comment.
	(current_section): Move earlier.
	(current_assign, prefer_next_section): New static vars.
	(lang_do_assignments_1): Add found_end param.  Detect _end
	assignment to set found_end.  Set os->after_end.  Set above statics.
	(lang_do_assignments): Adjust lang_do_assignments_1 call.  Init
	vars.
	(section_for_dot): New function.
	(lang_set_startof): Don't make an absolute symbol.
	(lang_abs_symbol_at_beginning_of, lang_abs_symbol_at_end_of): Delete.
	* ldexp.c (new_rel_from_abs): Use section_for_dot.
	* emultempl/lnk960.em (symbol_at_beginning_of): New function.
	(symbol_at_end_of): Likewise.
	(lnk960_after_allocation): Use them.
	* scripttempl/elf.sc: Precede OTHER_GOT_SYMBOLS with . = .; and
	likewise before __bss_start.

ld/testsuite/
Update far too many tests.
@
text
@#source: icache1.s
#ld: --soft-icache --num-lines=4 --non-ia-text --auto-overlay=tmpdir/icache1.lnk --auto-relink
#objdump: -D

.* elf32-spu


Disassembly of section \.text:

00000000 <_start>:
.*	41 00 02 03 	ilhu	\$3,4
.*	60 88 00 03 	iohl	\$3,4096	# 1000
.*	32 00 03 80 	br	24.*
0000000c <__icache_br_handler>:
   c:	00 00 00 00 	stop
00000010 <__icache_call_handler>:
	\.\.\.
  20:	00 04 08 00.*
  24:	31 00 02 4b 	brasl	\$75,10 <__icache_call_handler>
  28:	a0 00 00 08.*
  2c:	00 00 fc 80.*
	\.\.\.

Disassembly of section \.data:

.* <(\.data|_edata-0x10)>:
.*	00 04 08 00 	.*
.*	00 04 0d 04 	.*
.*	00 04 0c 00 	.*
.*	00 08 10 00 	.*

Disassembly of section \.bss:

.* <(__icache_tag_array|__bss_start)>:
	\.\.\.

.* <__icache_rewrite_to>:
	\.\.\.

.* <__icache_rewrite_from>:
	\.\.\.

Disassembly of section \.ovl\.init:

00000400 <__icache_fileoff>:
.*	00 00 00 00.*
.*	00 00 02 00.*
	\.\.\.

Disassembly of section \.ovly1:

00000400 <\.ovly1>:
.*	ai	\$1,\$1,64	# 40
.*	lqd	\$0,16\(\$1\)
.*	bi	\$0
	\.\.\.

Disassembly of section \.ovly2:

00000800 <f1>:
.*	40 20 00 00 	nop	\$0
.*	24 00 40 80 	stqd	\$0,16\(\$1\)
.*	1c f0 00 81 	ai	\$1,\$1,-64
.*	24 00 00 81 	stqd	\$1,0\(\$1\)
.*	33 00 78 80 	brsl	\$0,bd4 .*
.*	33 00 7a 00 	brsl	\$0,be4 .*
	\.\.\.
.*	32 00 17 80 	br	bf4 .*
	\.\.\.
 bd0:	00 04 0d 04.*
 bd4:	31 00 01 cb 	brasl	\$75,c .*
 bd8:	a0 00 08 10.*
 bdc:	00 00 e6 00.*
 be0:	00 04 0c 00.*
 be4:	31 00 01 cb 	brasl	\$75,c .*
 be8:	a0 00 08 14.*
 bec:	00 00 07 80.*
 bf0:	00 04 04 00.*
 bf4:	31 00 01 cb 	brasl	\$75,c .*
 bf8:	20 00 0b 38.*
 bfc:	00 7f 0e 80.*

Disassembly of section \.ovly3:

00000c00 <f3>:
	\.\.\.
.*	35 00 00 00 	bi	\$0

00000d04 <f2>:
.*	1c e0 00 81 	ai	\$1,\$1,-128
.*	24 00 00 81 	stqd	\$1,0\(\$1\)
	\.\.\.
.*	1c 20 00 81 	ai	\$1,\$1,128	# 80
.*	35 00 00 00 	bi	\$0
	\.\.\.

Disassembly of section \.ovly4:

00001000 <f5>:
.*	24 00 40 80 	stqd	\$0,16\(\$1\)
.*	24 f8 00 81 	stqd	\$1,-512\(\$1\)
.*	1c 80 00 81 	ai	\$1,\$1,-512
.*	33 7f fe 80 	brsl	\$0,1000 <f5>	# 1000
	\.\.\.
.*	42 01 00 03 	ila	\$3,200.*
.*	18 00 c0 81 	a	\$1,\$1,\$3
.*	34 00 40 80 	lqd	\$0,16\(\$1\)
.*	35 00 00 00 	bi	\$0
	\.\.\.

Disassembly of section \.ovly5:

00000400 <\.ovly5>:
	\.\.\.
.*	42 01 00 03 	ila	\$3,200 .*
.*	18 00 c0 81 	a	\$1,\$1,\$3
.*	34 00 40 80 	lqd	\$0,16\(\$1\)
.*	30 00 fe 80 	bra	7f4 .*
	\.\.\.
 7f0:	00 04 10 00.*
 7f4:	31 00 01 cb 	brasl	\$75,c .*
 7f8:	a0 00 07 2c.*
 7fc:	00 02 fe 80.*

Disassembly of section \.ovly6:

00000800 <\.ovly6>:
.*	31 01 7a 80 	brasl	\$0,bd4 .*
.*	33 00 7c 00 	brsl	\$0,be4 .*
	\.\.\.
.*	32 00 19 80 	br	bf4 .*
	\.\.\.
 bd0:	00 08 10 00.*
 bd4:	31 00 01 cb 	brasl	\$75,c .*
 bd8:	a0 00 08 00.*
 bdc:	00 03 7a 80.*
 be0:	00 08 10 00.*
 be4:	31 00 01 cb 	brasl	\$75,c .*
 be8:	a0 00 08 04.*
 bec:	00 00 83 80.*
 bf0:	00 08 04 00.*
 bf4:	31 00 01 cb 	brasl	\$75,c .*
 bf8:	20 00 0b 28.*
 bfc:	00 7f 02 80.*

Disassembly of section \.ovly7:

00000c00 <\.ovly7>:
.*	41 7f ff 83 	ilhu	\$3,65535	# ffff
.*	60 f8 30 03 	iohl	\$3,61536	# f060
.*	18 00 c0 84 	a	\$4,\$1,\$3
.*	00 20 00 00 	lnop
.*	04 00 02 01 	ori	\$1,\$4,0
.*	24 00 02 04 	stqd	\$4,0\(\$4\)
.*	33 00 77 80 	brsl	\$0,fd4 .*
.*	33 00 79 00 	brsl	\$0,fe4 .*
.*	34 00 00 81 	lqd	\$1,0\(\$1\)
	\.\.\.
.*	32 00 16 00 	br	ff4 .*
	\.\.\.
     fd0:	00 04 10 00.*
     fd4:	31 00 01 cb 	brasl	\$75,c .*
     fd8:	a0 00 0c 18.*
     fdc:	00 00 0a 80.*
     fe0:	00 08 10 00.*
     fe4:	31 00 01 cb 	brasl	\$75,c .*
     fe8:	a0 00 0c 1c.*
     fec:	00 00 05 80.*
     ff0:	00 08 08 00.*
     ff4:	31 00 01 cb 	brasl	\$75,c .*
     ff8:	20 00 0f 44.*
     ffc:	00 7f 01 80.*

Disassembly of section \.ovly8:

00001000 <f4>:
.*	24 00 40 80 	stqd	\$0,16\(\$1\)
.*	24 f8 00 81 	stqd	\$1,-512\(\$1\)
.*	1c 80 00 81 	ai	\$1,\$1,-512
.*	31 02 7c 80 	brasl	\$0,13e4 .*
	\.\.\.
.*	32 00 18 80 	br	13f4 .*
	\.\.\.
    13e0:	00 04 0d 04.*
    13e4:	31 00 01 cb 	brasl	\$75,c .*
    13e8:	a0 00 10 0c.*
    13ec:	00 03 dc 00.*
    13f0:	00 08 0c 00.*
    13f4:	31 00 01 cb 	brasl	\$75,c .*
    13f8:	20 00 13 30.*
    13fc:	00 7f 02 80.*

#pass
@


1.8
log
@bfd/
	* elf32-spu.c (spu_elf_auto_overlay): Insert icache linker script
	after .toe instead of before .text section.  Set the LMA of all
	overlay sections to their icache IA address.
	(spu_elf_find_overlays): Determine icache set id without reference
	to the LMA.

ld/testsuite/
	* ld-spu/icache1.d: Update to new section layout.
@
text
@d26 1
a26 1
.* <.data>:
d34 1
a34 1
.* <__icache_tag_array>:
@


1.7
log
@bfd/
	* elf32-spu.c (build_stub): Always build "compact" sofware
	i-cache stubs.

ld/
	* emultempl/spuelf.em (PARSE_AND_LIST_ARGS_CASES): Always use
	compact stubs with software i-cache.

ld/testsuite/
	* ld-spu/icache1.d: Update for compact stubs.
@
text
@d8 38
a45 2
Disassembly of section .ovl.init:
00000000 <__icache_fileoff>:
d52 1
a52 1
00000000 <\.ovly1>:
d60 1
a60 1
00000400 <f1>:
d65 2
a66 2
.*	33 00 78 80 	brsl	\$0,7d4 .*
.*	33 00 7a 00 	brsl	\$0,7e4 .*
d68 1
a68 1
.*	32 00 17 80 	br	7f4 .*
d70 12
a81 12
 7d0:	00 04 09 04.*
 7d4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7d8:	a0 00 04 10.*
 7dc:	00 00 e6 00.*
 7e0:	00 04 08 00.*
 7e4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7e8:	a0 00 04 14.*
 7ec:	00 00 07 80.*
 7f0:	00 04 00 00.*
 7f4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7f8:	20 00 07 38.*
 7fc:	00 7f 0e 80.*
d85 1
a85 1
00000800 <f3>:
d89 1
a89 1
00000904 <f2>:
d99 1
a99 1
00000c00 <f5>:
d103 1
a103 1
.*	33 7f fe 80 	brsl	\$0,c00 <f5>	# c00
d113 1
a113 1
00000000 <\.ovly5>:
d118 1
a118 1
.*	30 00 7e 80 	bra	3f4 .*
d120 4
a123 4
 3f0:	00 04 0c 00.*
 3f4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 3f8:	a0 00 03 2c.*
 3fc:	00 01 fe 80.*
d127 18
a144 18
00000400 <\.ovly6>:
.*	31 00 fa 80 	brasl	\$0,7d4 .*
.*	33 00 7c 00 	brsl	\$0,7e4 .*
	\.\.\.
.*	32 00 19 80 	br	7f4 .*
	\.\.\.
 7d0:	00 08 0c 00.*
 7d4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7d8:	a0 00 04 00.*
 7dc:	00 01 7a 80.*
 7e0:	00 08 0c 00.*
 7e4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7e8:	a0 00 04 04.*
 7ec:	00 00 83 80.*
 7f0:	00 08 00 00.*
 7f4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7f8:	20 00 07 28.*
 7fc:	00 7f 02 80.*
d148 1
a148 1
00000800 <\.ovly7>:
d155 2
a156 2
.*	33 00 77 80 	brsl	\$0,bd4 .*
.*	33 00 79 00 	brsl	\$0,be4 .*
d159 1
a159 1
.*	32 00 16 00 	br	bf4 .*
d161 12
a172 12
 bd0:	00 04 0c 00.*
 bd4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 bd8:	a0 00 08 18.*
 bdc:	00 00 0a 80.*
 be0:	00 08 0c 00.*
 be4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 be8:	a0 00 08 1c.*
 bec:	00 00 05 80.*
 bf0:	00 08 04 00.*
 bf4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 bf8:	20 00 0b 44.*
 bfc:	00 7f 01 80.*
d176 1
a176 1
00000c00 <f4>:
d180 1
a180 1
.*	31 01 fc 80 	brasl	\$0,fe4 .*
d182 1
a182 1
.*	32 00 18 80 	br	ff4 .*
d184 8
a191 23
     fe0:	00 04 09 04.*
     fe4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
     fe8:	a0 00 0c 0c.*
     fec:	00 00 dc 00.*
     ff0:	00 08 08 00.*
     ff4:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
     ff8:	20 00 0f 30.*
     ffc:	00 7f 02 80.*

Disassembly of section \.text:

00001000 <_start>:
.*	41 00 02 03 	ilhu	\$3,4
.*	60 86 00 03 	iohl	\$3,3072	# c00
.*	32 00 03 80 	br	1024.*
0000100c <__icache_br_handler>:
    100c:	00 00 00 00 	stop
00001010 <__icache_call_handler>:
	\.\.\.
    1020:	00 04 04 00.*
    1024:	31 02 02 4b 	brasl	\$75,1010 <__icache_call_handler>
    1028:	a0 00 10 08.*
    102c:	00 7e 7c 80.*
@


1.7.4.1
log
@bfd/
	* elf32-spu.c (spu_elf_auto_overlay): Insert icache linker script
	after .toe instead of before .text section.  Set the LMA of all
	overlay sections to their icache IA address.
	(spu_elf_find_overlays): Determine icache set id without reference
	to the LMA.

ld/testsuite/
	* ld-spu/icache1.d: Update to new section layout.
@
text
@d8 2
a9 38
Disassembly of section \.text:

00000000 <_start>:
.*	41 00 02 03 	ilhu	\$3,4
.*	60 88 00 03 	iohl	\$3,4096	# 1000
.*	32 00 03 80 	br	24.*
0000000c <__icache_br_handler>:
   c:	00 00 00 00 	stop
00000010 <__icache_call_handler>:
	\.\.\.
  20:	00 04 08 00.*
  24:	31 00 02 4b 	brasl	\$75,10 <__icache_call_handler>
  28:	a0 00 00 08.*
  2c:	00 00 fc 80.*
	\.\.\.

Disassembly of section \.data:

.* <.data>:
.*	00 04 08 00 	.*
.*	00 04 0d 04 	.*
.*	00 04 0c 00 	.*
.*	00 08 10 00 	.*

Disassembly of section \.bss:

.* <__icache_tag_array>:
	\.\.\.

.* <__icache_rewrite_to>:
	\.\.\.

.* <__icache_rewrite_from>:
	\.\.\.

Disassembly of section \.ovl\.init:

00000400 <__icache_fileoff>:
d16 1
a16 1
00000400 <\.ovly1>:
d24 1
a24 1
00000800 <f1>:
d29 2
a30 2
.*	33 00 78 80 	brsl	\$0,bd4 .*
.*	33 00 7a 00 	brsl	\$0,be4 .*
d32 1
a32 1
.*	32 00 17 80 	br	bf4 .*
d34 12
a45 12
 bd0:	00 04 0d 04.*
 bd4:	31 00 01 cb 	brasl	\$75,c .*
 bd8:	a0 00 08 10.*
 bdc:	00 00 e6 00.*
 be0:	00 04 0c 00.*
 be4:	31 00 01 cb 	brasl	\$75,c .*
 be8:	a0 00 08 14.*
 bec:	00 00 07 80.*
 bf0:	00 04 04 00.*
 bf4:	31 00 01 cb 	brasl	\$75,c .*
 bf8:	20 00 0b 38.*
 bfc:	00 7f 0e 80.*
d49 1
a49 1
00000c00 <f3>:
d53 1
a53 1
00000d04 <f2>:
d63 1
a63 1
00001000 <f5>:
d67 1
a67 1
.*	33 7f fe 80 	brsl	\$0,1000 <f5>	# 1000
d77 1
a77 1
00000400 <\.ovly5>:
d82 1
a82 1
.*	30 00 fe 80 	bra	7f4 .*
d84 4
a87 4
 7f0:	00 04 10 00.*
 7f4:	31 00 01 cb 	brasl	\$75,c .*
 7f8:	a0 00 07 2c.*
 7fc:	00 02 fe 80.*
d91 18
a108 18
00000800 <\.ovly6>:
.*	31 01 7a 80 	brasl	\$0,bd4 .*
.*	33 00 7c 00 	brsl	\$0,be4 .*
	\.\.\.
.*	32 00 19 80 	br	bf4 .*
	\.\.\.
 bd0:	00 08 10 00.*
 bd4:	31 00 01 cb 	brasl	\$75,c .*
 bd8:	a0 00 08 00.*
 bdc:	00 03 7a 80.*
 be0:	00 08 10 00.*
 be4:	31 00 01 cb 	brasl	\$75,c .*
 be8:	a0 00 08 04.*
 bec:	00 00 83 80.*
 bf0:	00 08 04 00.*
 bf4:	31 00 01 cb 	brasl	\$75,c .*
 bf8:	20 00 0b 28.*
 bfc:	00 7f 02 80.*
d112 1
a112 1
00000c00 <\.ovly7>:
d119 2
a120 2
.*	33 00 77 80 	brsl	\$0,fd4 .*
.*	33 00 79 00 	brsl	\$0,fe4 .*
d123 1
a123 1
.*	32 00 16 00 	br	ff4 .*
d125 12
a136 12
     fd0:	00 04 10 00.*
     fd4:	31 00 01 cb 	brasl	\$75,c .*
     fd8:	a0 00 0c 18.*
     fdc:	00 00 0a 80.*
     fe0:	00 08 10 00.*
     fe4:	31 00 01 cb 	brasl	\$75,c .*
     fe8:	a0 00 0c 1c.*
     fec:	00 00 05 80.*
     ff0:	00 08 08 00.*
     ff4:	31 00 01 cb 	brasl	\$75,c .*
     ff8:	20 00 0f 44.*
     ffc:	00 7f 01 80.*
d140 1
a140 1
00001000 <f4>:
d144 1
a144 1
.*	31 02 7c 80 	brasl	\$0,13e4 .*
d146 1
a146 1
.*	32 00 18 80 	br	13f4 .*
d148 23
a170 8
    13e0:	00 04 0d 04.*
    13e4:	31 00 01 cb 	brasl	\$75,c .*
    13e8:	a0 00 10 0c.*
    13ec:	00 03 dc 00.*
    13f0:	00 08 0c 00.*
    13f4:	31 00 01 cb 	brasl	\$75,c .*
    13f8:	20 00 13 30.*
    13fc:	00 7f 02 80.*
@


1.6
log
@bfd/
	* elf32-spu.c (struct spu_link_hash_table): Add fromelem_size_log2.
	(spu_elf_setup): Initialize it.
	(spu_elf_size_stubs): Move .ovtab into .bss for software i-cache.
	Update to new-sytle cache manager data structures.
	(spu_elf_build_stubs): Generate new-style cache manager data
	structures and symbols.
	(spu_elf_auto_overlay): Update size computation.

ld/testsuite/
	* ld-spu/icache1.d: Update all addresses to accomodate icache
	buffer shifted down 0x800 bytes.
@
text
@d29 2
a30 2
.*	33 00 73 80 	brsl	\$0,7ac .*
.*	33 00 77 00 	brsl	\$0,7cc .*
d32 1
a32 1
.*	32 00 16 80 	br	7ec .*
d34 12
a45 19
 7a0:	00 00 00 02.*
 7a4:	00 04 09 04.*
 7a8:	a0 00 04 10.*
 7ac:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7b0:	00 00 ed 00.*
	\.\.\.
 7c0:	00 00 00 02.*
 7c4:	00 04 08 00.*
 7c8:	a0 00 04 14.*
 7cc:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7d0:	00 00 00 00.*
 7d4:	00 00 0a 80.*
	\.\.\.
 7e4:	00 04 00 00.*
 7e8:	20 00 07 38.*
 7ec:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
	\.\.\.
 7f8:	00 7f 0f 80.*
 7fc:	00 00 00 00.*
d82 1
a82 6
.*	30 00 7d 80 	bra	3ec .*
	\.\.\.
 3e0:	00 00 00 03.*
 3e4:	00 04 0c 00.*
 3e8:	a0 00 03 2c.*
 3ec:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
d84 4
a87 1
 3fc:	00 01 fd 80.*
d92 2
a93 2
.*	31 00 f5 80 	brasl	\$0,7ac .*
.*	33 00 79 00 	brsl	\$0,7cc .*
d95 1
a95 1
.*	32 00 18 80 	br	7ec .*
d97 12
a108 20
 7a0:	00 00 00 07.*
 7a4:	00 08 0c 00.*
 7a8:	a0 00 04 00.*
 7ac:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7b0:	00 01 75 80.*
	\.\.\.
 7c0:	00 00 00 07.*
 7c4:	00 08 0c 00.*
 7c8:	a0 00 04 04.*
 7cc:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 7d0:	00 00 00 00.*
 7d4:	00 00 86 80.*
	\.\.\.
 7e0:	00 00 00 04.*
 7e4:	00 08 00 00.*
 7e8:	20 00 07 28.*
 7ec:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
	\.\.\.
 7f8:	00 7f 03 80.*
 7fc:	00 00 00 00.*
d119 2
a120 2
.*	33 00 72 80 	brsl	\$0,bac .*
.*	33 00 76 00 	brsl	\$0,bcc .*
d123 1
a123 13
.*	32 00 15 00 	br	bec .*
	\.\.\.
 ba0:	00 00 00 03.*
 ba4:	00 04 0c 00.*
 ba8:	a0 00 08 18.*
 bac:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
	\.\.\.
 bb8:	00 00 0f 80.*
 bbc:	00 00 00 00.*
 bc0:	00 00 00 07.*
 bc4:	00 08 0c 00.*
 bc8:	a0 00 08 1c.*
 bcc:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
d125 3
d129 8
a136 7
 be0:	00 00 00 05.*
 be4:	00 08 04 00.*
 be8:	20 00 0b 44.*
 bec:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
 bf0:	00 00 00 00.*
 bf4:	00 7f 02 80.*
	\.\.\.
d144 1
a144 3
.*	31 01 f9 80 	brasl	\$0,fcc .*
	\.\.\.
.*	32 00 17 80 	br	fec .*
d146 1
a146 11
     fc0:	00 00 00 02.*
     fc4:	00 04 09 04.*
     fc8:	a0 00 0c 0c.*
     fcc:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
	\.\.\.
     fdc:	00 00 d9 00.*
     fe0:	00 00 00 06.*
     fe4:	00 08 08 00.*
     fe8:	20 00 0f 30.*
     fec:	31 02 01 cb 	brasl	\$75,100c <__icache_br_handler>
     ff0:	00 7f 0d 80.*
d148 8
d162 1
a162 1
.*	32 00 04 80 	br	102c.*
d167 2
a168 2
    1020:	00 00 00 01.*
    1024:	00 04 04 00.*
d170 1
a170 4
    102c:	31 02 02 4b 	brasl	\$75,1010 <__icache_call_handler>
	\.\.\.
    1038:	00 7e 7b 80.*
	\.\.\.
@


1.5
log
@bfd/
	* elf32-spu.c (spu_elf_modify_segment_map): Move all PF_OVERLAY
	segments first amongst the program headers.

ld/testsuite/
	* ld-spu/icache.d: Update file offsets.
	* ld-spu/ovl.d: Likewise.
	* ld-spu/ovl1.d: Likewise.
@
text
@d9 1
a9 1
00000800 <__icache_fileoff>:
d16 1
a16 1
00000800 <\.ovly1>:
d24 1
a24 1
00000c00 <f1>:
d29 2
a30 2
.*	33 00 73 80 	brsl	\$0,fac .*
.*	33 00 77 00 	brsl	\$0,fcc .*
d32 1
a32 1
.*	32 00 16 80 	br	fec .*
d34 16
a49 5
     fa0:	00 00 00 02.*
     fa4:	00 04 11 04.*
     fa8:	a0 00 0c 10.*
     fac:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
     fb0:	00 00 ed 00.*
d51 2
a52 13
     fc0:	00 00 00 02.*
     fc4:	00 04 10 00.*
     fc8:	a0 00 0c 14.*
     fcc:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
     fd0:	00 00 00 00.*
     fd4:	00 00 0a 80.*
	\.\.\.
     fe4:	00 04 08 00.*
     fe8:	20 00 0f 38.*
     fec:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
	\.\.\.
     ff8:	00 7f 0f 80.*
     ffc:	00 00 00 00.*
d56 1
a56 1
00001000 <f3>:
d60 1
a60 1
00001104 <f2>:
d70 1
a70 1
00001400 <f5>:
d74 1
a74 1
.*	33 7f fe 80 	brsl	\$0,1400 <f5>	# 1400
d84 1
a84 1
00000800 <\.ovly5>:
d89 1
a89 1
.*	30 01 7d 80 	bra	bec .*
d91 4
a94 4
 be0:	00 00 00 03.*
 be4:	00 04 14 00.*
 be8:	a0 00 0b 2c.*
 bec:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
d96 1
a96 1
 bfc:	00 03 fd 80.*
d100 23
a122 23
00000c00 <\.ovly6>:
.*	31 01 f5 80 	brasl	\$0,fac .*
.*	33 00 79 00 	brsl	\$0,fcc .*
	\.\.\.
.*	32 00 18 80 	br	fec .*
	\.\.\.
     fa0:	00 00 00 07.*
     fa4:	00 08 14 00.*
     fa8:	a0 00 0c 00.*
     fac:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
     fb0:	00 03 75 80.*
	\.\.\.
     fc0:	00 00 00 07.*
     fc4:	00 08 14 00.*
     fc8:	a0 00 0c 04.*
     fcc:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
     fd0:	00 00 00 00.*
     fd4:	00 00 86 80.*
	\.\.\.
     fe0:	00 00 00 04.*
     fe4:	00 08 08 00.*
     fe8:	20 00 0f 28.*
     fec:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
d124 2
a125 2
     ff8:	00 7f 03 80.*
     ffc:	00 00 00 00.*
d129 1
a129 1
00001000 <\.ovly7>:
d136 2
a137 2
.*	33 00 72 80 	brsl	\$0,13ac .*
.*	33 00 76 00 	brsl	\$0,13cc .*
d140 1
a140 1
.*	32 00 15 00 	br	13ec .*
d142 19
a160 19
    13a0:	00 00 00 03.*
    13a4:	00 04 14 00.*
    13a8:	a0 00 10 18.*
    13ac:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
	\.\.\.
    13b8:	00 00 0f 80.*
    13bc:	00 00 00 00.*
    13c0:	00 00 00 07.*
    13c4:	00 08 14 00.*
    13c8:	a0 00 10 1c.*
    13cc:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
	\.\.\.
    13dc:	00 00 0a 80.*
    13e0:	00 00 00 05.*
    13e4:	00 08 0c 00.*
    13e8:	20 00 13 44.*
    13ec:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
    13f0:	00 00 00 00.*
    13f4:	00 7f 02 80.*
d165 1
a165 1
00001400 <f4>:
d169 1
a169 1
.*	31 02 f9 80 	brasl	\$0,17cc .*
d171 1
a171 1
.*	32 00 17 80 	br	17ec .*
d173 11
a183 11
    17c0:	00 00 00 02.*
    17c4:	00 04 11 04.*
    17c8:	a0 00 14 0c.*
    17cc:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
	\.\.\.
    17dc:	00 00 d9 00.*
    17e0:	00 00 00 06.*
    17e4:	00 08 10 00.*
    17e8:	20 00 17 30.*
    17ec:	31 03 01 cb 	brasl	\$75,180c <__icache_br_handler>
    17f0:	00 7f 0d 80.*
d188 1
a188 1
00001800 <_start>:
d190 10
a199 10
.*	60 8a 00 03 	iohl	\$3,5120	# 1400
.*	32 00 04 80 	br	182c.*
0000180c <__icache_br_handler>:
    180c:	00 00 00 00 	stop
00001810 <__icache_call_handler>:
	\.\.\.
    1820:	00 00 00 01.*
    1824:	00 04 0c 00.*
    1828:	a0 00 18 08.*
    182c:	31 03 02 4b 	brasl	\$75,1810 <__icache_call_handler>
d201 1
a201 1
    1838:	00 7e 7b 80.*
@


1.4
log
@bfd/
	* elf32-spu.c (spu_elf_size_stubs): Split out section placement to..
	(spu_elf_place_overlay_data): ..here.  New function.
	* elf32-spu.h (spu_elf_place_overlay_data): Declare.
ld/
	* emultempl/spuelf.em (spu_before_allocation): Call
	spu_elf_place_overlay_data.
ld/testsuite/
	* ld-spu/icache1.d: Update for changed overlay manager placement.
	* ld-spu/ovl.d: Likewise.
	* ld-spu/ovl2.d: Likewise.
@
text
@d11 1
a11 1
.*	00 00 07 00.*
@


1.3
log
@bfd/
	* elf32-spu.h (struct spu_elf_params): ovly_flavour now only 1 bit.
	Add compact_stub.
	(emum _ovly_flavour): Delete ovly_compact, ovly_none.
	* elf32-spu.c (struct spu_link_hash_table): Replace ovly_load and
	ovly_return fields with ovly_entry[2].  Adjust all users.
	(spu_elf_find_overlays): Set ovly_entry[1] from __icache_call_handler
	when soft-icache.
	(spu_elf_build_stubs): Likewise.
	(ovl_stub_size): Change arg to spu_elf_params pointer.  Adjust for
	ovly_flavour changes.  Update all callers.
	(ovl_stub_size_log2): New function.
	(build_stub): Handle compact icache stubs.  Use different manager
	entry point for stubs in non-icache area.
	(spu_elf_size_stubs): Don't allocate space for indirect branch
	descriptors.
	(spu_elf_build_stubs): And don't built them.
ld/
	* emultempl/spu_icache.S: Add new entry to dummy handler.
	* emultempl/spu_icache.o_c: Regenerate.
	* emultempl/spuelf.em (params): Init new field.
	(no_overlays): New static var.
	(spu_before_allocation): Use it.
	(OPTION_SPU_COMPACT_STUBS): Define.
	(PARSE_AND_LIST_LONGOPTS, PARSE_AND_LIST_OPTIONS): Add compact-stubs.
	(PARSE_AND_LIST_ARGS_CASES): Handle compact-stubs.  Adjust no-overlays
	handling.
ld/testsuite/
	* ld-spu/icache1.d: Update for fixed set_id, new manager entry, and
	reduced data.
@
text
@d37 1
a37 1
     fac:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d43 1
a43 1
     fcc:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d49 1
a49 1
     fec:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d76 1
a76 1
.*	42 01 00 03 	ila	\$3,200 <__icache_linked_list\+0x1c0>
d94 1
a94 1
 bec:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d109 1
a109 1
     fac:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d115 1
a115 1
     fcc:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d122 1
a122 1
     fec:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d145 1
a145 1
    13ac:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d152 1
a152 1
    13cc:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d158 1
a158 1
    13ec:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d176 1
a176 1
    17cc:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d182 1
a182 1
    17ec:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
d192 3
d199 1
a199 1
    182c:	31 03 0a cb 	brasl	\$75,1854 <__icache_call_handler>
a203 1
00001850 <__icache_br_handler>:
@


1.2
log
@	* ld-spu/icache1.d: Add --non-ia-text to ld options.
@
text
@d11 1
a11 1
.*	00 00 07 80.*
d35 1
a35 1
     fa4:	00 00 11 04.*
d41 1
a41 1
     fc4:	00 00 10 00.*
d47 1
a47 1
     fe4:	00 00 08 00.*
d92 1
a92 1
 be4:	00 00 14 00.*
d107 1
a107 1
     fa4:	00 04 14 00.*
d113 1
a113 1
     fc4:	00 04 14 00.*
d120 1
a120 1
     fe4:	00 04 08 00.*
d143 1
a143 1
    13a4:	00 00 14 00.*
d150 1
a150 1
    13c4:	00 04 14 00.*
d156 1
a156 1
    13e4:	00 04 0c 00.*
d174 1
a174 1
    17c4:	00 00 11 04.*
d180 1
a180 1
    17e4:	00 04 10 00.*
d189 1
a189 1
.*	41 00 00 03 	ilhu	\$3,0
d194 1
a194 1
    1824:	00 00 0c 00.*
d196 1
a196 1
    182c:	31 03 0a 4b 	brasl	\$75,1850 <__icache_br_handler>
@


1.1
log
@	* ld-spu/icache1.s: New file.
	* ld-spu/icache1.d: New file.
@
text
@d2 1
a2 1
#ld: --soft-icache --num-lines=4 --auto-overlay=tmpdir/icache1.lnk --auto-relink
@

