$comment
	File created using the following command:
		vcd file boolean1.msim.vcd -direction
$end
$date
	Sat May 20 15:04:30 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module boolean1_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % Z $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - D~input_o $end
$var wire 1 . A~input_o $end
$var wire 1 / B~input_o $end
$var wire 1 0 C~input_o $end
$var wire 1 1 inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
$end
#1000000
1!
1.
#2000000
1"
0!
1/
0.
#3000000
1!
1.
11
1%
#4000000
1#
0"
0!
10
0/
0.
01
0%
#5000000
1!
1.
#6000000
1"
0!
1/
0.
#7000000
1!
1.
11
1%
#8000000
1$
0#
0"
0!
1-
00
0/
0.
01
0%
#9000000
1!
1.
#10000000
1"
0!
1/
0.
#11000000
1!
1.
11
1%
#12000000
1#
0"
0!
10
0/
0.
#13000000
1!
1.
#14000000
1"
0!
1/
0.
#15000000
1!
1.
#16000000
