
ESDLab1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002eca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000066  00802000  00002eca  00002f5e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000067  00802066  00802066  00002fc4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002fc4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003020  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003f8  00000000  00000000  00003060  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000eb43  00000000  00000000  00003458  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004994  00000000  00000000  00011f9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005b24  00000000  00000000  0001692f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000016f8  00000000  00000000  0001c454  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f3ec  00000000  00000000  0001db4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005483  00000000  00000000  0004cf38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003e0  00000000  00000000  000523c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a56d  00000000  00000000  000527a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f9 c0       	rjmp	.+498    	; 0x1f4 <__ctors_end>
       2:	00 00       	nop
       4:	1d c1       	rjmp	.+570    	; 0x240 <__bad_interrupt>
       6:	00 00       	nop
       8:	1b c1       	rjmp	.+566    	; 0x240 <__bad_interrupt>
       a:	00 00       	nop
       c:	19 c1       	rjmp	.+562    	; 0x240 <__bad_interrupt>
       e:	00 00       	nop
      10:	17 c1       	rjmp	.+558    	; 0x240 <__bad_interrupt>
      12:	00 00       	nop
      14:	15 c1       	rjmp	.+554    	; 0x240 <__bad_interrupt>
      16:	00 00       	nop
      18:	13 c1       	rjmp	.+550    	; 0x240 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	11 c1       	rjmp	.+546    	; 0x240 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0f c1       	rjmp	.+542    	; 0x240 <__bad_interrupt>
      22:	00 00       	nop
      24:	0d c1       	rjmp	.+538    	; 0x240 <__bad_interrupt>
      26:	00 00       	nop
      28:	0b c1       	rjmp	.+534    	; 0x240 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	09 c1       	rjmp	.+530    	; 0x240 <__bad_interrupt>
      2e:	00 00       	nop
      30:	07 c1       	rjmp	.+526    	; 0x240 <__bad_interrupt>
      32:	00 00       	nop
      34:	05 c1       	rjmp	.+522    	; 0x240 <__bad_interrupt>
      36:	00 00       	nop
      38:	8c c2       	rjmp	.+1304   	; 0x552 <__vector_14>
      3a:	00 00       	nop
      3c:	c2 c2       	rjmp	.+1412   	; 0x5c2 <__vector_15>
      3e:	00 00       	nop
      40:	f8 c2       	rjmp	.+1520   	; 0x632 <__vector_16>
      42:	00 00       	nop
      44:	2e c3       	rjmp	.+1628   	; 0x6a2 <__vector_17>
      46:	00 00       	nop
      48:	64 c3       	rjmp	.+1736   	; 0x712 <__vector_18>
      4a:	00 00       	nop
      4c:	9a c3       	rjmp	.+1844   	; 0x782 <__vector_19>
      4e:	00 00       	nop
      50:	d0 c3       	rjmp	.+1952   	; 0x7f2 <__vector_20>
      52:	00 00       	nop
      54:	06 c4       	rjmp	.+2060   	; 0x862 <__vector_21>
      56:	00 00       	nop
      58:	3c c4       	rjmp	.+2168   	; 0x8d2 <__vector_22>
      5a:	00 00       	nop
      5c:	72 c4       	rjmp	.+2276   	; 0x942 <__vector_23>
      5e:	00 00       	nop
      60:	ef c0       	rjmp	.+478    	; 0x240 <__bad_interrupt>
      62:	00 00       	nop
      64:	ed c0       	rjmp	.+474    	; 0x240 <__bad_interrupt>
      66:	00 00       	nop
      68:	eb c0       	rjmp	.+470    	; 0x240 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e9 c0       	rjmp	.+466    	; 0x240 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e7 c0       	rjmp	.+462    	; 0x240 <__bad_interrupt>
      72:	00 00       	nop
      74:	e5 c0       	rjmp	.+458    	; 0x240 <__bad_interrupt>
      76:	00 00       	nop
      78:	e3 c0       	rjmp	.+454    	; 0x240 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e1 c0       	rjmp	.+450    	; 0x240 <__bad_interrupt>
      7e:	00 00       	nop
      80:	df c0       	rjmp	.+446    	; 0x240 <__bad_interrupt>
      82:	00 00       	nop
      84:	dd c0       	rjmp	.+442    	; 0x240 <__bad_interrupt>
      86:	00 00       	nop
      88:	db c0       	rjmp	.+438    	; 0x240 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d9 c0       	rjmp	.+434    	; 0x240 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d7 c0       	rjmp	.+430    	; 0x240 <__bad_interrupt>
      92:	00 00       	nop
      94:	d5 c0       	rjmp	.+426    	; 0x240 <__bad_interrupt>
      96:	00 00       	nop
      98:	d3 c0       	rjmp	.+422    	; 0x240 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 de 0e 	jmp	0x1dbc	; 0x1dbc <__vector_39>
      a0:	0c 94 1b 0f 	jmp	0x1e36	; 0x1e36 <__vector_40>
      a4:	0c 94 58 0f 	jmp	0x1eb0	; 0x1eb0 <__vector_41>
      a8:	0c 94 95 0f 	jmp	0x1f2a	; 0x1f2a <__vector_42>
      ac:	c9 c0       	rjmp	.+402    	; 0x240 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c7 c0       	rjmp	.+398    	; 0x240 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c5 c0       	rjmp	.+394    	; 0x240 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c3 c0       	rjmp	.+390    	; 0x240 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	aa c6       	rjmp	.+3412   	; 0xe12 <__vector_47>
      be:	00 00       	nop
      c0:	e0 c6       	rjmp	.+3520   	; 0xe82 <__vector_48>
      c2:	00 00       	nop
      c4:	16 c7       	rjmp	.+3628   	; 0xef2 <__vector_49>
      c6:	00 00       	nop
      c8:	4c c7       	rjmp	.+3736   	; 0xf62 <__vector_50>
      ca:	00 00       	nop
      cc:	82 c7       	rjmp	.+3844   	; 0xfd2 <__vector_51>
      ce:	00 00       	nop
      d0:	b8 c7       	rjmp	.+3952   	; 0x1042 <__vector_52>
      d2:	00 00       	nop
      d4:	ee c7       	rjmp	.+4060   	; 0x10b2 <__vector_53>
      d6:	00 00       	nop
      d8:	0c 94 91 08 	jmp	0x1122	; 0x1122 <__vector_54>
      dc:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__vector_55>
      e0:	0c 94 01 09 	jmp	0x1202	; 0x1202 <__vector_56>
      e4:	ad c0       	rjmp	.+346    	; 0x240 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ab c0       	rjmp	.+342    	; 0x240 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a9 c0       	rjmp	.+338    	; 0x240 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a7 c0       	rjmp	.+334    	; 0x240 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a5 c0       	rjmp	.+330    	; 0x240 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a3 c0       	rjmp	.+326    	; 0x240 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a1 c0       	rjmp	.+322    	; 0x240 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9f c0       	rjmp	.+318    	; 0x240 <__bad_interrupt>
     102:	00 00       	nop
     104:	9d c0       	rjmp	.+314    	; 0x240 <__bad_interrupt>
     106:	00 00       	nop
     108:	9b c0       	rjmp	.+310    	; 0x240 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	99 c0       	rjmp	.+306    	; 0x240 <__bad_interrupt>
     10e:	00 00       	nop
     110:	97 c0       	rjmp	.+302    	; 0x240 <__bad_interrupt>
     112:	00 00       	nop
     114:	95 c0       	rjmp	.+298    	; 0x240 <__bad_interrupt>
     116:	00 00       	nop
     118:	93 c0       	rjmp	.+294    	; 0x240 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 ea 0d 	jmp	0x1bd4	; 0x1bd4 <__vector_71>
     120:	0c 94 27 0e 	jmp	0x1c4e	; 0x1c4e <__vector_72>
     124:	0c 94 64 0e 	jmp	0x1cc8	; 0x1cc8 <__vector_73>
     128:	0c 94 a1 0e 	jmp	0x1d42	; 0x1d42 <__vector_74>
     12c:	89 c0       	rjmp	.+274    	; 0x240 <__bad_interrupt>
     12e:	00 00       	nop
     130:	87 c0       	rjmp	.+270    	; 0x240 <__bad_interrupt>
     132:	00 00       	nop
     134:	3e c4       	rjmp	.+2172   	; 0x9b2 <__vector_77>
     136:	00 00       	nop
     138:	74 c4       	rjmp	.+2280   	; 0xa22 <__vector_78>
     13a:	00 00       	nop
     13c:	aa c4       	rjmp	.+2388   	; 0xa92 <__vector_79>
     13e:	00 00       	nop
     140:	e0 c4       	rjmp	.+2496   	; 0xb02 <__vector_80>
     142:	00 00       	nop
     144:	16 c5       	rjmp	.+2604   	; 0xb72 <__vector_81>
     146:	00 00       	nop
     148:	4c c5       	rjmp	.+2712   	; 0xbe2 <__vector_82>
     14a:	00 00       	nop
     14c:	82 c5       	rjmp	.+2820   	; 0xc52 <__vector_83>
     14e:	00 00       	nop
     150:	b8 c5       	rjmp	.+2928   	; 0xcc2 <__vector_84>
     152:	00 00       	nop
     154:	ee c5       	rjmp	.+3036   	; 0xd32 <__vector_85>
     156:	00 00       	nop
     158:	24 c6       	rjmp	.+3144   	; 0xda2 <__vector_86>
     15a:	00 00       	nop
     15c:	71 c0       	rjmp	.+226    	; 0x240 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6f c0       	rjmp	.+222    	; 0x240 <__bad_interrupt>
     162:	00 00       	nop
     164:	6d c0       	rjmp	.+218    	; 0x240 <__bad_interrupt>
     166:	00 00       	nop
     168:	6b c0       	rjmp	.+214    	; 0x240 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	69 c0       	rjmp	.+210    	; 0x240 <__bad_interrupt>
     16e:	00 00       	nop
     170:	67 c0       	rjmp	.+206    	; 0x240 <__bad_interrupt>
     172:	00 00       	nop
     174:	65 c0       	rjmp	.+202    	; 0x240 <__bad_interrupt>
     176:	00 00       	nop
     178:	63 c0       	rjmp	.+198    	; 0x240 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	61 c0       	rjmp	.+194    	; 0x240 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5f c0       	rjmp	.+190    	; 0x240 <__bad_interrupt>
     182:	00 00       	nop
     184:	5d c0       	rjmp	.+186    	; 0x240 <__bad_interrupt>
     186:	00 00       	nop
     188:	5b c0       	rjmp	.+182    	; 0x240 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	59 c0       	rjmp	.+178    	; 0x240 <__bad_interrupt>
     18e:	00 00       	nop
     190:	57 c0       	rjmp	.+174    	; 0x240 <__bad_interrupt>
     192:	00 00       	nop
     194:	55 c0       	rjmp	.+170    	; 0x240 <__bad_interrupt>
     196:	00 00       	nop
     198:	53 c0       	rjmp	.+166    	; 0x240 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	51 c0       	rjmp	.+162    	; 0x240 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4f c0       	rjmp	.+158    	; 0x240 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4d c0       	rjmp	.+154    	; 0x240 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4b c0       	rjmp	.+150    	; 0x240 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	49 c0       	rjmp	.+146    	; 0x240 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 39 09 	jmp	0x1272	; 0x1272 <__vector_108>
     1b4:	0c 94 71 09 	jmp	0x12e2	; 0x12e2 <__vector_109>
     1b8:	0c 94 a9 09 	jmp	0x1352	; 0x1352 <__vector_110>
     1bc:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__vector_111>
     1c0:	0c 94 19 0a 	jmp	0x1432	; 0x1432 <__vector_112>
     1c4:	0c 94 51 0a 	jmp	0x14a2	; 0x14a2 <__vector_113>
     1c8:	0c 94 89 0a 	jmp	0x1512	; 0x1512 <__vector_114>
     1cc:	0c 94 c1 0a 	jmp	0x1582	; 0x1582 <__vector_115>
     1d0:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__vector_116>
     1d4:	0c 94 31 0b 	jmp	0x1662	; 0x1662 <__vector_117>
     1d8:	33 c0       	rjmp	.+102    	; 0x240 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	31 c0       	rjmp	.+98     	; 0x240 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2f c0       	rjmp	.+94     	; 0x240 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2d c0       	rjmp	.+90     	; 0x240 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2b c0       	rjmp	.+86     	; 0x240 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	29 c0       	rjmp	.+82     	; 0x240 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	27 c0       	rjmp	.+78     	; 0x240 <__bad_interrupt>
	...

000001f4 <__ctors_end>:
     1f4:	11 24       	eor	r1, r1
     1f6:	1f be       	out	0x3f, r1	; 63
     1f8:	cf ef       	ldi	r28, 0xFF	; 255
     1fa:	cd bf       	out	0x3d, r28	; 61
     1fc:	df e3       	ldi	r29, 0x3F	; 63
     1fe:	de bf       	out	0x3e, r29	; 62
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0c bf       	out	0x3c, r16	; 60
     204:	18 be       	out	0x38, r1	; 56
     206:	19 be       	out	0x39, r1	; 57
     208:	1a be       	out	0x3a, r1	; 58
     20a:	1b be       	out	0x3b, r1	; 59

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	ea ec       	ldi	r30, 0xCA	; 202
     214:	fe e2       	ldi	r31, 0x2E	; 46
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a6 36       	cpi	r26, 0x66	; 102
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>
     226:	1b be       	out	0x3b, r1	; 59

00000228 <__do_clear_bss>:
     228:	20 e2       	ldi	r18, 0x20	; 32
     22a:	a6 e6       	ldi	r26, 0x66	; 102
     22c:	b0 e2       	ldi	r27, 0x20	; 32
     22e:	01 c0       	rjmp	.+2      	; 0x232 <.do_clear_bss_start>

00000230 <.do_clear_bss_loop>:
     230:	1d 92       	st	X+, r1

00000232 <.do_clear_bss_start>:
     232:	ad 3c       	cpi	r26, 0xCD	; 205
     234:	b2 07       	cpc	r27, r18
     236:	e1 f7       	brne	.-8      	; 0x230 <.do_clear_bss_loop>
     238:	0e 94 e1 12 	call	0x25c2	; 0x25c2 <main>
     23c:	0c 94 63 17 	jmp	0x2ec6	; 0x2ec6 <_exit>

00000240 <__bad_interrupt>:
     240:	df ce       	rjmp	.-578    	; 0x0 <__vectors>

00000242 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
     242:	cf 93       	push	r28
     244:	df 93       	push	r29
     246:	1f 92       	push	r1
     248:	cd b7       	in	r28, 0x3d	; 61
     24a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     24c:	2f b7       	in	r18, 0x3f	; 63
     24e:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     250:	f8 94       	cli
	return flags;
     252:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     254:	28 2f       	mov	r18, r24
     256:	39 2f       	mov	r19, r25
     258:	21 15       	cp	r18, r1
     25a:	82 e0       	ldi	r24, 0x02	; 2
     25c:	38 07       	cpc	r19, r24
     25e:	29 f4       	brne	.+10     	; 0x26a <adc_set_callback+0x28>
		adca_callback = callback;
     260:	60 93 c4 20 	sts	0x20C4, r22	; 0x8020c4 <adca_callback>
     264:	70 93 c5 20 	sts	0x20C5, r23	; 0x8020c5 <adca_callback+0x1>
     268:	07 c0       	rjmp	.+14     	; 0x278 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     26a:	20 34       	cpi	r18, 0x40	; 64
     26c:	32 40       	sbci	r19, 0x02	; 2
     26e:	21 f4       	brne	.+8      	; 0x278 <adc_set_callback+0x36>
		adcb_callback = callback;
     270:	60 93 c2 20 	sts	0x20C2, r22	; 0x8020c2 <adcb_callback>
     274:	70 93 c3 20 	sts	0x20C3, r23	; 0x8020c3 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     278:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
     27a:	0f 90       	pop	r0
     27c:	df 91       	pop	r29
     27e:	cf 91       	pop	r28
     280:	08 95       	ret

00000282 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     282:	81 15       	cp	r24, r1
     284:	22 e0       	ldi	r18, 0x02	; 2
     286:	92 07       	cpc	r25, r18
     288:	69 f4       	brne	.+26     	; 0x2a4 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     28a:	80 91 67 20 	lds	r24, 0x2067	; 0x802067 <adca_enable_count>
     28e:	91 e0       	ldi	r25, 0x01	; 1
     290:	98 0f       	add	r25, r24
     292:	90 93 67 20 	sts	0x2067, r25	; 0x802067 <adca_enable_count>
     296:	81 11       	cpse	r24, r1
     298:	14 c0       	rjmp	.+40     	; 0x2c2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     29a:	62 e0       	ldi	r22, 0x02	; 2
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	0c 94 1f 11 	jmp	0x223e	; 0x223e <sysclk_enable_module>
     2a2:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2a4:	80 34       	cpi	r24, 0x40	; 64
     2a6:	92 40       	sbci	r25, 0x02	; 2
     2a8:	61 f4       	brne	.+24     	; 0x2c2 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     2aa:	80 91 66 20 	lds	r24, 0x2066	; 0x802066 <__data_end>
     2ae:	91 e0       	ldi	r25, 0x01	; 1
     2b0:	98 0f       	add	r25, r24
     2b2:	90 93 66 20 	sts	0x2066, r25	; 0x802066 <__data_end>
     2b6:	81 11       	cpse	r24, r1
     2b8:	04 c0       	rjmp	.+8      	; 0x2c2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2ba:	62 e0       	ldi	r22, 0x02	; 2
     2bc:	82 e0       	ldi	r24, 0x02	; 2
     2be:	0c 94 1f 11 	jmp	0x223e	; 0x223e <sysclk_enable_module>
     2c2:	08 95       	ret

000002c4 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2c4:	81 15       	cp	r24, r1
     2c6:	22 e0       	ldi	r18, 0x02	; 2
     2c8:	92 07       	cpc	r25, r18
     2ca:	61 f4       	brne	.+24     	; 0x2e4 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     2cc:	80 91 67 20 	lds	r24, 0x2067	; 0x802067 <adca_enable_count>
     2d0:	81 50       	subi	r24, 0x01	; 1
     2d2:	80 93 67 20 	sts	0x2067, r24	; 0x802067 <adca_enable_count>
     2d6:	81 11       	cpse	r24, r1
     2d8:	13 c0       	rjmp	.+38     	; 0x300 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     2da:	62 e0       	ldi	r22, 0x02	; 2
     2dc:	81 e0       	ldi	r24, 0x01	; 1
     2de:	0c 94 35 11 	jmp	0x226a	; 0x226a <sysclk_disable_module>
     2e2:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2e4:	80 34       	cpi	r24, 0x40	; 64
     2e6:	92 40       	sbci	r25, 0x02	; 2
     2e8:	59 f4       	brne	.+22     	; 0x300 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     2ea:	80 91 66 20 	lds	r24, 0x2066	; 0x802066 <__data_end>
     2ee:	81 50       	subi	r24, 0x01	; 1
     2f0:	80 93 66 20 	sts	0x2066, r24	; 0x802066 <__data_end>
     2f4:	81 11       	cpse	r24, r1
     2f6:	04 c0       	rjmp	.+8      	; 0x300 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2f8:	62 e0       	ldi	r22, 0x02	; 2
     2fa:	82 e0       	ldi	r24, 0x02	; 2
     2fc:	0c 94 35 11 	jmp	0x226a	; 0x226a <sysclk_disable_module>
     300:	08 95       	ret

00000302 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     302:	ef 92       	push	r14
     304:	ff 92       	push	r15
     306:	1f 93       	push	r17
     308:	cf 93       	push	r28
     30a:	df 93       	push	r29
     30c:	1f 92       	push	r1
     30e:	1f 92       	push	r1
     310:	cd b7       	in	r28, 0x3d	; 61
     312:	de b7       	in	r29, 0x3e	; 62
     314:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     316:	8f b7       	in	r24, 0x3f	; 63
     318:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     31a:	f8 94       	cli
	return flags;
     31c:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     31e:	c7 01       	movw	r24, r14
     320:	b0 df       	rcall	.-160    	; 0x282 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     322:	f7 01       	movw	r30, r14
     324:	80 81       	ld	r24, Z
     326:	81 60       	ori	r24, 0x01	; 1
     328:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     32a:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     32c:	80 91 c7 20 	lds	r24, 0x20C7	; 0x8020c7 <sleepmgr_locks+0x1>
     330:	8f 3f       	cpi	r24, 0xFF	; 255
     332:	09 f4       	brne	.+2      	; 0x336 <adc_enable+0x34>
     334:	ff cf       	rjmp	.-2      	; 0x334 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     336:	8f b7       	in	r24, 0x3f	; 63
     338:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     33a:	f8 94       	cli
	return flags;
     33c:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     33e:	e6 ec       	ldi	r30, 0xC6	; 198
     340:	f0 e2       	ldi	r31, 0x20	; 32
     342:	81 81       	ldd	r24, Z+1	; 0x01
     344:	8f 5f       	subi	r24, 0xFF	; 255
     346:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     348:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     34a:	0f 90       	pop	r0
     34c:	0f 90       	pop	r0
     34e:	df 91       	pop	r29
     350:	cf 91       	pop	r28
     352:	1f 91       	pop	r17
     354:	ff 90       	pop	r15
     356:	ef 90       	pop	r14
     358:	08 95       	ret

0000035a <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
     35a:	81 15       	cp	r24, r1
     35c:	23 e0       	ldi	r18, 0x03	; 3
     35e:	92 07       	cpc	r25, r18
     360:	69 f4       	brne	.+26     	; 0x37c <dac_enable_clock+0x22>
     362:	80 91 69 20 	lds	r24, 0x2069	; 0x802069 <daca_enable_count>
     366:	91 e0       	ldi	r25, 0x01	; 1
     368:	98 0f       	add	r25, r24
     36a:	90 93 69 20 	sts	0x2069, r25	; 0x802069 <daca_enable_count>
     36e:	81 11       	cpse	r24, r1
     370:	14 c0       	rjmp	.+40     	; 0x39a <dac_enable_clock+0x40>
     372:	64 e0       	ldi	r22, 0x04	; 4
     374:	81 e0       	ldi	r24, 0x01	; 1
     376:	0c 94 1f 11 	jmp	0x223e	; 0x223e <sysclk_enable_module>
     37a:	08 95       	ret
     37c:	80 32       	cpi	r24, 0x20	; 32
     37e:	93 40       	sbci	r25, 0x03	; 3
     380:	61 f4       	brne	.+24     	; 0x39a <dac_enable_clock+0x40>
     382:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <dacb_enable_count>
     386:	91 e0       	ldi	r25, 0x01	; 1
     388:	98 0f       	add	r25, r24
     38a:	90 93 68 20 	sts	0x2068, r25	; 0x802068 <dacb_enable_count>
     38e:	81 11       	cpse	r24, r1
     390:	04 c0       	rjmp	.+8      	; 0x39a <dac_enable_clock+0x40>
     392:	64 e0       	ldi	r22, 0x04	; 4
     394:	82 e0       	ldi	r24, 0x02	; 2
     396:	0c 94 1f 11 	jmp	0x223e	; 0x223e <sysclk_enable_module>
     39a:	08 95       	ret

0000039c <dac_disable_clock>:
     39c:	81 15       	cp	r24, r1
     39e:	23 e0       	ldi	r18, 0x03	; 3
     3a0:	92 07       	cpc	r25, r18
     3a2:	61 f4       	brne	.+24     	; 0x3bc <dac_disable_clock+0x20>
     3a4:	80 91 69 20 	lds	r24, 0x2069	; 0x802069 <daca_enable_count>
     3a8:	81 50       	subi	r24, 0x01	; 1
     3aa:	80 93 69 20 	sts	0x2069, r24	; 0x802069 <daca_enable_count>
     3ae:	81 11       	cpse	r24, r1
     3b0:	13 c0       	rjmp	.+38     	; 0x3d8 <dac_disable_clock+0x3c>
     3b2:	64 e0       	ldi	r22, 0x04	; 4
     3b4:	81 e0       	ldi	r24, 0x01	; 1
     3b6:	0c 94 35 11 	jmp	0x226a	; 0x226a <sysclk_disable_module>
     3ba:	08 95       	ret
     3bc:	80 32       	cpi	r24, 0x20	; 32
     3be:	93 40       	sbci	r25, 0x03	; 3
     3c0:	59 f4       	brne	.+22     	; 0x3d8 <dac_disable_clock+0x3c>
     3c2:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <dacb_enable_count>
     3c6:	81 50       	subi	r24, 0x01	; 1
     3c8:	80 93 68 20 	sts	0x2068, r24	; 0x802068 <dacb_enable_count>
     3cc:	81 11       	cpse	r24, r1
     3ce:	04 c0       	rjmp	.+8      	; 0x3d8 <dac_disable_clock+0x3c>
     3d0:	64 e0       	ldi	r22, 0x04	; 4
     3d2:	82 e0       	ldi	r24, 0x02	; 2
     3d4:	0c 94 35 11 	jmp	0x226a	; 0x226a <sysclk_disable_module>
     3d8:	08 95       	ret

000003da <dac_enable>:
     3da:	ef 92       	push	r14
     3dc:	ff 92       	push	r15
     3de:	1f 93       	push	r17
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	1f 92       	push	r1
     3e6:	1f 92       	push	r1
     3e8:	cd b7       	in	r28, 0x3d	; 61
     3ea:	de b7       	in	r29, 0x3e	; 62
     3ec:	2f b7       	in	r18, 0x3f	; 63
     3ee:	29 83       	std	Y+1, r18	; 0x01
     3f0:	f8 94       	cli
     3f2:	19 81       	ldd	r17, Y+1	; 0x01
     3f4:	20 91 c7 20 	lds	r18, 0x20C7	; 0x8020c7 <sleepmgr_locks+0x1>
     3f8:	2f 3f       	cpi	r18, 0xFF	; 255
     3fa:	09 f4       	brne	.+2      	; 0x3fe <dac_enable+0x24>
     3fc:	ff cf       	rjmp	.-2      	; 0x3fc <dac_enable+0x22>
     3fe:	7c 01       	movw	r14, r24
     400:	8f b7       	in	r24, 0x3f	; 63
     402:	8a 83       	std	Y+2, r24	; 0x02
     404:	f8 94       	cli
     406:	9a 81       	ldd	r25, Y+2	; 0x02
     408:	e6 ec       	ldi	r30, 0xC6	; 198
     40a:	f0 e2       	ldi	r31, 0x20	; 32
     40c:	81 81       	ldd	r24, Z+1	; 0x01
     40e:	8f 5f       	subi	r24, 0xFF	; 255
     410:	81 83       	std	Z+1, r24	; 0x01
     412:	9f bf       	out	0x3f, r25	; 63
     414:	c7 01       	movw	r24, r14
     416:	a1 df       	rcall	.-190    	; 0x35a <dac_enable_clock>
     418:	f7 01       	movw	r30, r14
     41a:	80 81       	ld	r24, Z
     41c:	81 60       	ori	r24, 0x01	; 1
     41e:	80 83       	st	Z, r24
     420:	1f bf       	out	0x3f, r17	; 63
     422:	0f 90       	pop	r0
     424:	0f 90       	pop	r0
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	1f 91       	pop	r17
     42c:	ff 90       	pop	r15
     42e:	ef 90       	pop	r14
     430:	08 95       	ret

00000432 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
     432:	bf 92       	push	r11
     434:	cf 92       	push	r12
     436:	df 92       	push	r13
     438:	ef 92       	push	r14
     43a:	ff 92       	push	r15
     43c:	0f 93       	push	r16
     43e:	1f 93       	push	r17
     440:	cf 93       	push	r28
     442:	df 93       	push	r29
     444:	1f 92       	push	r1
     446:	cd b7       	in	r28, 0x3d	; 61
     448:	de b7       	in	r29, 0x3e	; 62
     44a:	8c 01       	movw	r16, r24
     44c:	7b 01       	movw	r14, r22
	uint8_t    gaincal1;
	uint8_t    offsetcal1;
#endif

#if defined(DACA)
	if ((uintptr_t)dac == (uintptr_t)&DACA) {
     44e:	81 15       	cp	r24, r1
     450:	23 e0       	ldi	r18, 0x03	; 3
     452:	92 07       	cpc	r25, r18
     454:	69 f4       	brne	.+26     	; 0x470 <dac_write_configuration+0x3e>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     456:	61 e3       	ldi	r22, 0x31	; 49
     458:	70 e0       	ldi	r23, 0x00	; 0
     45a:	82 e0       	ldi	r24, 0x02	; 2
     45c:	0e 94 4a 11 	call	0x2294	; 0x2294 <nvm_read_byte>
     460:	b8 2e       	mov	r11, r24
     462:	60 e3       	ldi	r22, 0x30	; 48
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	82 e0       	ldi	r24, 0x02	; 2
     468:	0e 94 4a 11 	call	0x2294	; 0x2294 <nvm_read_byte>
     46c:	c8 2e       	mov	r12, r24
     46e:	0f c0       	rjmp	.+30     	; 0x48e <dac_write_configuration+0x5c>
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
     470:	80 32       	cpi	r24, 0x20	; 32
     472:	93 40       	sbci	r25, 0x03	; 3
     474:	81 f5       	brne	.+96     	; 0x4d6 <dac_write_configuration+0xa4>
     476:	63 e3       	ldi	r22, 0x33	; 51
     478:	70 e0       	ldi	r23, 0x00	; 0
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	0e 94 4a 11 	call	0x2294	; 0x2294 <nvm_read_byte>
     480:	b8 2e       	mov	r11, r24
     482:	62 e3       	ldi	r22, 0x32	; 50
     484:	70 e0       	ldi	r23, 0x00	; 0
     486:	82 e0       	ldi	r24, 0x02	; 2
     488:	0e 94 4a 11 	call	0x2294	; 0x2294 <nvm_read_byte>
     48c:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     48e:	8f b7       	in	r24, 0x3f	; 63
     490:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     492:	f8 94       	cli
	return flags;
     494:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
     496:	c8 01       	movw	r24, r16
     498:	60 df       	rcall	.-320    	; 0x35a <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
     49a:	f8 01       	movw	r30, r16
     49c:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
     49e:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
     4a0:	f7 01       	movw	r30, r14
     4a2:	91 81       	ldd	r25, Z+1	; 0x01
     4a4:	f8 01       	movw	r30, r16
     4a6:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
     4a8:	f7 01       	movw	r30, r14
     4aa:	92 81       	ldd	r25, Z+2	; 0x02
     4ac:	f8 01       	movw	r30, r16
     4ae:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
     4b0:	f7 01       	movw	r30, r14
     4b2:	93 81       	ldd	r25, Z+3	; 0x03
     4b4:	f8 01       	movw	r30, r16
     4b6:	93 83       	std	Z+3, r25	; 0x03

#if XMEGA_DAC_VERSION_1
	dac->TIMCTRL = conf->timctrl;
     4b8:	f7 01       	movw	r30, r14
     4ba:	94 81       	ldd	r25, Z+4	; 0x04
     4bc:	f8 01       	movw	r30, r16
     4be:	94 83       	std	Z+4, r25	; 0x04

	dac->GAINCAL = gaincal0;
     4c0:	b0 86       	std	Z+8, r11	; 0x08
	dac->OFFSETCAL = offsetcal0;
     4c2:	c1 86       	std	Z+9, r12	; 0x09
	dac->CH0OFFSETCAL = offsetcal0;
	dac->CH1GAINCAL = gaincal1;
	dac->CH1OFFSETCAL = offsetcal1;
#endif

	dac->CTRLA = conf->ctrla | enable;
     4c4:	81 70       	andi	r24, 0x01	; 1
     4c6:	f7 01       	movw	r30, r14
     4c8:	90 81       	ld	r25, Z
     4ca:	89 2b       	or	r24, r25
     4cc:	f8 01       	movw	r30, r16
     4ce:	80 83       	st	Z, r24

	dac_disable_clock(dac);
     4d0:	c8 01       	movw	r24, r16
     4d2:	64 df       	rcall	.-312    	; 0x39c <dac_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4d4:	df be       	out	0x3f, r13	; 63
	cpu_irq_restore(flags);
}
     4d6:	0f 90       	pop	r0
     4d8:	df 91       	pop	r29
     4da:	cf 91       	pop	r28
     4dc:	1f 91       	pop	r17
     4de:	0f 91       	pop	r16
     4e0:	ff 90       	pop	r15
     4e2:	ef 90       	pop	r14
     4e4:	df 90       	pop	r13
     4e6:	cf 90       	pop	r12
     4e8:	bf 90       	pop	r11
     4ea:	08 95       	ret

000004ec <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
     4ec:	df 92       	push	r13
     4ee:	ef 92       	push	r14
     4f0:	ff 92       	push	r15
     4f2:	0f 93       	push	r16
     4f4:	1f 93       	push	r17
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	1f 92       	push	r1
     4fc:	cd b7       	in	r28, 0x3d	; 61
     4fe:	de b7       	in	r29, 0x3e	; 62
     500:	8c 01       	movw	r16, r24
     502:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     504:	8f b7       	in	r24, 0x3f	; 63
     506:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     508:	f8 94       	cli
	return flags;
     50a:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
     50c:	c8 01       	movw	r24, r16
     50e:	25 df       	rcall	.-438    	; 0x35a <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
     510:	f8 01       	movw	r30, r16
     512:	80 81       	ld	r24, Z
     514:	8e 7f       	andi	r24, 0xFE	; 254
     516:	f7 01       	movw	r30, r14
     518:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
     51a:	f8 01       	movw	r30, r16
     51c:	81 81       	ldd	r24, Z+1	; 0x01
     51e:	f7 01       	movw	r30, r14
     520:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
     522:	f8 01       	movw	r30, r16
     524:	82 81       	ldd	r24, Z+2	; 0x02
     526:	f7 01       	movw	r30, r14
     528:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
     52a:	f8 01       	movw	r30, r16
     52c:	83 81       	ldd	r24, Z+3	; 0x03
     52e:	f7 01       	movw	r30, r14
     530:	83 83       	std	Z+3, r24	; 0x03

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
     532:	f8 01       	movw	r30, r16
     534:	84 81       	ldd	r24, Z+4	; 0x04
     536:	f7 01       	movw	r30, r14
     538:	84 83       	std	Z+4, r24	; 0x04
#endif

	dac_disable_clock(dac);
     53a:	c8 01       	movw	r24, r16
     53c:	2f df       	rcall	.-418    	; 0x39c <dac_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     53e:	df be       	out	0x3f, r13	; 63
	cpu_irq_restore(flags);
}
     540:	0f 90       	pop	r0
     542:	df 91       	pop	r29
     544:	cf 91       	pop	r28
     546:	1f 91       	pop	r17
     548:	0f 91       	pop	r16
     54a:	ff 90       	pop	r15
     54c:	ef 90       	pop	r14
     54e:	df 90       	pop	r13
     550:	08 95       	ret

00000552 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     552:	1f 92       	push	r1
     554:	0f 92       	push	r0
     556:	0f b6       	in	r0, 0x3f	; 63
     558:	0f 92       	push	r0
     55a:	11 24       	eor	r1, r1
     55c:	08 b6       	in	r0, 0x38	; 56
     55e:	0f 92       	push	r0
     560:	18 be       	out	0x38, r1	; 56
     562:	09 b6       	in	r0, 0x39	; 57
     564:	0f 92       	push	r0
     566:	19 be       	out	0x39, r1	; 57
     568:	0b b6       	in	r0, 0x3b	; 59
     56a:	0f 92       	push	r0
     56c:	1b be       	out	0x3b, r1	; 59
     56e:	2f 93       	push	r18
     570:	3f 93       	push	r19
     572:	4f 93       	push	r20
     574:	5f 93       	push	r21
     576:	6f 93       	push	r22
     578:	7f 93       	push	r23
     57a:	8f 93       	push	r24
     57c:	9f 93       	push	r25
     57e:	af 93       	push	r26
     580:	bf 93       	push	r27
     582:	ef 93       	push	r30
     584:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     586:	e0 91 b8 20 	lds	r30, 0x20B8	; 0x8020b8 <tc_tcc0_ovf_callback>
     58a:	f0 91 b9 20 	lds	r31, 0x20B9	; 0x8020b9 <tc_tcc0_ovf_callback+0x1>
     58e:	30 97       	sbiw	r30, 0x00	; 0
     590:	09 f0       	breq	.+2      	; 0x594 <__vector_14+0x42>
		tc_tcc0_ovf_callback();
     592:	19 95       	eicall
	}
}
     594:	ff 91       	pop	r31
     596:	ef 91       	pop	r30
     598:	bf 91       	pop	r27
     59a:	af 91       	pop	r26
     59c:	9f 91       	pop	r25
     59e:	8f 91       	pop	r24
     5a0:	7f 91       	pop	r23
     5a2:	6f 91       	pop	r22
     5a4:	5f 91       	pop	r21
     5a6:	4f 91       	pop	r20
     5a8:	3f 91       	pop	r19
     5aa:	2f 91       	pop	r18
     5ac:	0f 90       	pop	r0
     5ae:	0b be       	out	0x3b, r0	; 59
     5b0:	0f 90       	pop	r0
     5b2:	09 be       	out	0x39, r0	; 57
     5b4:	0f 90       	pop	r0
     5b6:	08 be       	out	0x38, r0	; 56
     5b8:	0f 90       	pop	r0
     5ba:	0f be       	out	0x3f, r0	; 63
     5bc:	0f 90       	pop	r0
     5be:	1f 90       	pop	r1
     5c0:	18 95       	reti

000005c2 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     5c2:	1f 92       	push	r1
     5c4:	0f 92       	push	r0
     5c6:	0f b6       	in	r0, 0x3f	; 63
     5c8:	0f 92       	push	r0
     5ca:	11 24       	eor	r1, r1
     5cc:	08 b6       	in	r0, 0x38	; 56
     5ce:	0f 92       	push	r0
     5d0:	18 be       	out	0x38, r1	; 56
     5d2:	09 b6       	in	r0, 0x39	; 57
     5d4:	0f 92       	push	r0
     5d6:	19 be       	out	0x39, r1	; 57
     5d8:	0b b6       	in	r0, 0x3b	; 59
     5da:	0f 92       	push	r0
     5dc:	1b be       	out	0x3b, r1	; 59
     5de:	2f 93       	push	r18
     5e0:	3f 93       	push	r19
     5e2:	4f 93       	push	r20
     5e4:	5f 93       	push	r21
     5e6:	6f 93       	push	r22
     5e8:	7f 93       	push	r23
     5ea:	8f 93       	push	r24
     5ec:	9f 93       	push	r25
     5ee:	af 93       	push	r26
     5f0:	bf 93       	push	r27
     5f2:	ef 93       	push	r30
     5f4:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     5f6:	e0 91 b6 20 	lds	r30, 0x20B6	; 0x8020b6 <tc_tcc0_err_callback>
     5fa:	f0 91 b7 20 	lds	r31, 0x20B7	; 0x8020b7 <tc_tcc0_err_callback+0x1>
     5fe:	30 97       	sbiw	r30, 0x00	; 0
     600:	09 f0       	breq	.+2      	; 0x604 <__vector_15+0x42>
		tc_tcc0_err_callback();
     602:	19 95       	eicall
	}
}
     604:	ff 91       	pop	r31
     606:	ef 91       	pop	r30
     608:	bf 91       	pop	r27
     60a:	af 91       	pop	r26
     60c:	9f 91       	pop	r25
     60e:	8f 91       	pop	r24
     610:	7f 91       	pop	r23
     612:	6f 91       	pop	r22
     614:	5f 91       	pop	r21
     616:	4f 91       	pop	r20
     618:	3f 91       	pop	r19
     61a:	2f 91       	pop	r18
     61c:	0f 90       	pop	r0
     61e:	0b be       	out	0x3b, r0	; 59
     620:	0f 90       	pop	r0
     622:	09 be       	out	0x39, r0	; 57
     624:	0f 90       	pop	r0
     626:	08 be       	out	0x38, r0	; 56
     628:	0f 90       	pop	r0
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	0f 90       	pop	r0
     62e:	1f 90       	pop	r1
     630:	18 95       	reti

00000632 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     632:	1f 92       	push	r1
     634:	0f 92       	push	r0
     636:	0f b6       	in	r0, 0x3f	; 63
     638:	0f 92       	push	r0
     63a:	11 24       	eor	r1, r1
     63c:	08 b6       	in	r0, 0x38	; 56
     63e:	0f 92       	push	r0
     640:	18 be       	out	0x38, r1	; 56
     642:	09 b6       	in	r0, 0x39	; 57
     644:	0f 92       	push	r0
     646:	19 be       	out	0x39, r1	; 57
     648:	0b b6       	in	r0, 0x3b	; 59
     64a:	0f 92       	push	r0
     64c:	1b be       	out	0x3b, r1	; 59
     64e:	2f 93       	push	r18
     650:	3f 93       	push	r19
     652:	4f 93       	push	r20
     654:	5f 93       	push	r21
     656:	6f 93       	push	r22
     658:	7f 93       	push	r23
     65a:	8f 93       	push	r24
     65c:	9f 93       	push	r25
     65e:	af 93       	push	r26
     660:	bf 93       	push	r27
     662:	ef 93       	push	r30
     664:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     666:	e0 91 b4 20 	lds	r30, 0x20B4	; 0x8020b4 <tc_tcc0_cca_callback>
     66a:	f0 91 b5 20 	lds	r31, 0x20B5	; 0x8020b5 <tc_tcc0_cca_callback+0x1>
     66e:	30 97       	sbiw	r30, 0x00	; 0
     670:	09 f0       	breq	.+2      	; 0x674 <__vector_16+0x42>
		tc_tcc0_cca_callback();
     672:	19 95       	eicall
	}
}
     674:	ff 91       	pop	r31
     676:	ef 91       	pop	r30
     678:	bf 91       	pop	r27
     67a:	af 91       	pop	r26
     67c:	9f 91       	pop	r25
     67e:	8f 91       	pop	r24
     680:	7f 91       	pop	r23
     682:	6f 91       	pop	r22
     684:	5f 91       	pop	r21
     686:	4f 91       	pop	r20
     688:	3f 91       	pop	r19
     68a:	2f 91       	pop	r18
     68c:	0f 90       	pop	r0
     68e:	0b be       	out	0x3b, r0	; 59
     690:	0f 90       	pop	r0
     692:	09 be       	out	0x39, r0	; 57
     694:	0f 90       	pop	r0
     696:	08 be       	out	0x38, r0	; 56
     698:	0f 90       	pop	r0
     69a:	0f be       	out	0x3f, r0	; 63
     69c:	0f 90       	pop	r0
     69e:	1f 90       	pop	r1
     6a0:	18 95       	reti

000006a2 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     6a2:	1f 92       	push	r1
     6a4:	0f 92       	push	r0
     6a6:	0f b6       	in	r0, 0x3f	; 63
     6a8:	0f 92       	push	r0
     6aa:	11 24       	eor	r1, r1
     6ac:	08 b6       	in	r0, 0x38	; 56
     6ae:	0f 92       	push	r0
     6b0:	18 be       	out	0x38, r1	; 56
     6b2:	09 b6       	in	r0, 0x39	; 57
     6b4:	0f 92       	push	r0
     6b6:	19 be       	out	0x39, r1	; 57
     6b8:	0b b6       	in	r0, 0x3b	; 59
     6ba:	0f 92       	push	r0
     6bc:	1b be       	out	0x3b, r1	; 59
     6be:	2f 93       	push	r18
     6c0:	3f 93       	push	r19
     6c2:	4f 93       	push	r20
     6c4:	5f 93       	push	r21
     6c6:	6f 93       	push	r22
     6c8:	7f 93       	push	r23
     6ca:	8f 93       	push	r24
     6cc:	9f 93       	push	r25
     6ce:	af 93       	push	r26
     6d0:	bf 93       	push	r27
     6d2:	ef 93       	push	r30
     6d4:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     6d6:	e0 91 b2 20 	lds	r30, 0x20B2	; 0x8020b2 <tc_tcc0_ccb_callback>
     6da:	f0 91 b3 20 	lds	r31, 0x20B3	; 0x8020b3 <tc_tcc0_ccb_callback+0x1>
     6de:	30 97       	sbiw	r30, 0x00	; 0
     6e0:	09 f0       	breq	.+2      	; 0x6e4 <__vector_17+0x42>
		tc_tcc0_ccb_callback();
     6e2:	19 95       	eicall
	}
}
     6e4:	ff 91       	pop	r31
     6e6:	ef 91       	pop	r30
     6e8:	bf 91       	pop	r27
     6ea:	af 91       	pop	r26
     6ec:	9f 91       	pop	r25
     6ee:	8f 91       	pop	r24
     6f0:	7f 91       	pop	r23
     6f2:	6f 91       	pop	r22
     6f4:	5f 91       	pop	r21
     6f6:	4f 91       	pop	r20
     6f8:	3f 91       	pop	r19
     6fa:	2f 91       	pop	r18
     6fc:	0f 90       	pop	r0
     6fe:	0b be       	out	0x3b, r0	; 59
     700:	0f 90       	pop	r0
     702:	09 be       	out	0x39, r0	; 57
     704:	0f 90       	pop	r0
     706:	08 be       	out	0x38, r0	; 56
     708:	0f 90       	pop	r0
     70a:	0f be       	out	0x3f, r0	; 63
     70c:	0f 90       	pop	r0
     70e:	1f 90       	pop	r1
     710:	18 95       	reti

00000712 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     712:	1f 92       	push	r1
     714:	0f 92       	push	r0
     716:	0f b6       	in	r0, 0x3f	; 63
     718:	0f 92       	push	r0
     71a:	11 24       	eor	r1, r1
     71c:	08 b6       	in	r0, 0x38	; 56
     71e:	0f 92       	push	r0
     720:	18 be       	out	0x38, r1	; 56
     722:	09 b6       	in	r0, 0x39	; 57
     724:	0f 92       	push	r0
     726:	19 be       	out	0x39, r1	; 57
     728:	0b b6       	in	r0, 0x3b	; 59
     72a:	0f 92       	push	r0
     72c:	1b be       	out	0x3b, r1	; 59
     72e:	2f 93       	push	r18
     730:	3f 93       	push	r19
     732:	4f 93       	push	r20
     734:	5f 93       	push	r21
     736:	6f 93       	push	r22
     738:	7f 93       	push	r23
     73a:	8f 93       	push	r24
     73c:	9f 93       	push	r25
     73e:	af 93       	push	r26
     740:	bf 93       	push	r27
     742:	ef 93       	push	r30
     744:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     746:	e0 91 b0 20 	lds	r30, 0x20B0	; 0x8020b0 <tc_tcc0_ccc_callback>
     74a:	f0 91 b1 20 	lds	r31, 0x20B1	; 0x8020b1 <tc_tcc0_ccc_callback+0x1>
     74e:	30 97       	sbiw	r30, 0x00	; 0
     750:	09 f0       	breq	.+2      	; 0x754 <__vector_18+0x42>
		tc_tcc0_ccc_callback();
     752:	19 95       	eicall
	}
}
     754:	ff 91       	pop	r31
     756:	ef 91       	pop	r30
     758:	bf 91       	pop	r27
     75a:	af 91       	pop	r26
     75c:	9f 91       	pop	r25
     75e:	8f 91       	pop	r24
     760:	7f 91       	pop	r23
     762:	6f 91       	pop	r22
     764:	5f 91       	pop	r21
     766:	4f 91       	pop	r20
     768:	3f 91       	pop	r19
     76a:	2f 91       	pop	r18
     76c:	0f 90       	pop	r0
     76e:	0b be       	out	0x3b, r0	; 59
     770:	0f 90       	pop	r0
     772:	09 be       	out	0x39, r0	; 57
     774:	0f 90       	pop	r0
     776:	08 be       	out	0x38, r0	; 56
     778:	0f 90       	pop	r0
     77a:	0f be       	out	0x3f, r0	; 63
     77c:	0f 90       	pop	r0
     77e:	1f 90       	pop	r1
     780:	18 95       	reti

00000782 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     782:	1f 92       	push	r1
     784:	0f 92       	push	r0
     786:	0f b6       	in	r0, 0x3f	; 63
     788:	0f 92       	push	r0
     78a:	11 24       	eor	r1, r1
     78c:	08 b6       	in	r0, 0x38	; 56
     78e:	0f 92       	push	r0
     790:	18 be       	out	0x38, r1	; 56
     792:	09 b6       	in	r0, 0x39	; 57
     794:	0f 92       	push	r0
     796:	19 be       	out	0x39, r1	; 57
     798:	0b b6       	in	r0, 0x3b	; 59
     79a:	0f 92       	push	r0
     79c:	1b be       	out	0x3b, r1	; 59
     79e:	2f 93       	push	r18
     7a0:	3f 93       	push	r19
     7a2:	4f 93       	push	r20
     7a4:	5f 93       	push	r21
     7a6:	6f 93       	push	r22
     7a8:	7f 93       	push	r23
     7aa:	8f 93       	push	r24
     7ac:	9f 93       	push	r25
     7ae:	af 93       	push	r26
     7b0:	bf 93       	push	r27
     7b2:	ef 93       	push	r30
     7b4:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     7b6:	e0 91 ae 20 	lds	r30, 0x20AE	; 0x8020ae <tc_tcc0_ccd_callback>
     7ba:	f0 91 af 20 	lds	r31, 0x20AF	; 0x8020af <tc_tcc0_ccd_callback+0x1>
     7be:	30 97       	sbiw	r30, 0x00	; 0
     7c0:	09 f0       	breq	.+2      	; 0x7c4 <__vector_19+0x42>
		tc_tcc0_ccd_callback();
     7c2:	19 95       	eicall
	}
}
     7c4:	ff 91       	pop	r31
     7c6:	ef 91       	pop	r30
     7c8:	bf 91       	pop	r27
     7ca:	af 91       	pop	r26
     7cc:	9f 91       	pop	r25
     7ce:	8f 91       	pop	r24
     7d0:	7f 91       	pop	r23
     7d2:	6f 91       	pop	r22
     7d4:	5f 91       	pop	r21
     7d6:	4f 91       	pop	r20
     7d8:	3f 91       	pop	r19
     7da:	2f 91       	pop	r18
     7dc:	0f 90       	pop	r0
     7de:	0b be       	out	0x3b, r0	; 59
     7e0:	0f 90       	pop	r0
     7e2:	09 be       	out	0x39, r0	; 57
     7e4:	0f 90       	pop	r0
     7e6:	08 be       	out	0x38, r0	; 56
     7e8:	0f 90       	pop	r0
     7ea:	0f be       	out	0x3f, r0	; 63
     7ec:	0f 90       	pop	r0
     7ee:	1f 90       	pop	r1
     7f0:	18 95       	reti

000007f2 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     7f2:	1f 92       	push	r1
     7f4:	0f 92       	push	r0
     7f6:	0f b6       	in	r0, 0x3f	; 63
     7f8:	0f 92       	push	r0
     7fa:	11 24       	eor	r1, r1
     7fc:	08 b6       	in	r0, 0x38	; 56
     7fe:	0f 92       	push	r0
     800:	18 be       	out	0x38, r1	; 56
     802:	09 b6       	in	r0, 0x39	; 57
     804:	0f 92       	push	r0
     806:	19 be       	out	0x39, r1	; 57
     808:	0b b6       	in	r0, 0x3b	; 59
     80a:	0f 92       	push	r0
     80c:	1b be       	out	0x3b, r1	; 59
     80e:	2f 93       	push	r18
     810:	3f 93       	push	r19
     812:	4f 93       	push	r20
     814:	5f 93       	push	r21
     816:	6f 93       	push	r22
     818:	7f 93       	push	r23
     81a:	8f 93       	push	r24
     81c:	9f 93       	push	r25
     81e:	af 93       	push	r26
     820:	bf 93       	push	r27
     822:	ef 93       	push	r30
     824:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     826:	e0 91 ac 20 	lds	r30, 0x20AC	; 0x8020ac <tc_tcc1_ovf_callback>
     82a:	f0 91 ad 20 	lds	r31, 0x20AD	; 0x8020ad <tc_tcc1_ovf_callback+0x1>
     82e:	30 97       	sbiw	r30, 0x00	; 0
     830:	09 f0       	breq	.+2      	; 0x834 <__vector_20+0x42>
		tc_tcc1_ovf_callback();
     832:	19 95       	eicall
	}
}
     834:	ff 91       	pop	r31
     836:	ef 91       	pop	r30
     838:	bf 91       	pop	r27
     83a:	af 91       	pop	r26
     83c:	9f 91       	pop	r25
     83e:	8f 91       	pop	r24
     840:	7f 91       	pop	r23
     842:	6f 91       	pop	r22
     844:	5f 91       	pop	r21
     846:	4f 91       	pop	r20
     848:	3f 91       	pop	r19
     84a:	2f 91       	pop	r18
     84c:	0f 90       	pop	r0
     84e:	0b be       	out	0x3b, r0	; 59
     850:	0f 90       	pop	r0
     852:	09 be       	out	0x39, r0	; 57
     854:	0f 90       	pop	r0
     856:	08 be       	out	0x38, r0	; 56
     858:	0f 90       	pop	r0
     85a:	0f be       	out	0x3f, r0	; 63
     85c:	0f 90       	pop	r0
     85e:	1f 90       	pop	r1
     860:	18 95       	reti

00000862 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     862:	1f 92       	push	r1
     864:	0f 92       	push	r0
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	0f 92       	push	r0
     86a:	11 24       	eor	r1, r1
     86c:	08 b6       	in	r0, 0x38	; 56
     86e:	0f 92       	push	r0
     870:	18 be       	out	0x38, r1	; 56
     872:	09 b6       	in	r0, 0x39	; 57
     874:	0f 92       	push	r0
     876:	19 be       	out	0x39, r1	; 57
     878:	0b b6       	in	r0, 0x3b	; 59
     87a:	0f 92       	push	r0
     87c:	1b be       	out	0x3b, r1	; 59
     87e:	2f 93       	push	r18
     880:	3f 93       	push	r19
     882:	4f 93       	push	r20
     884:	5f 93       	push	r21
     886:	6f 93       	push	r22
     888:	7f 93       	push	r23
     88a:	8f 93       	push	r24
     88c:	9f 93       	push	r25
     88e:	af 93       	push	r26
     890:	bf 93       	push	r27
     892:	ef 93       	push	r30
     894:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     896:	e0 91 aa 20 	lds	r30, 0x20AA	; 0x8020aa <tc_tcc1_err_callback>
     89a:	f0 91 ab 20 	lds	r31, 0x20AB	; 0x8020ab <tc_tcc1_err_callback+0x1>
     89e:	30 97       	sbiw	r30, 0x00	; 0
     8a0:	09 f0       	breq	.+2      	; 0x8a4 <__vector_21+0x42>
		tc_tcc1_err_callback();
     8a2:	19 95       	eicall
	}
}
     8a4:	ff 91       	pop	r31
     8a6:	ef 91       	pop	r30
     8a8:	bf 91       	pop	r27
     8aa:	af 91       	pop	r26
     8ac:	9f 91       	pop	r25
     8ae:	8f 91       	pop	r24
     8b0:	7f 91       	pop	r23
     8b2:	6f 91       	pop	r22
     8b4:	5f 91       	pop	r21
     8b6:	4f 91       	pop	r20
     8b8:	3f 91       	pop	r19
     8ba:	2f 91       	pop	r18
     8bc:	0f 90       	pop	r0
     8be:	0b be       	out	0x3b, r0	; 59
     8c0:	0f 90       	pop	r0
     8c2:	09 be       	out	0x39, r0	; 57
     8c4:	0f 90       	pop	r0
     8c6:	08 be       	out	0x38, r0	; 56
     8c8:	0f 90       	pop	r0
     8ca:	0f be       	out	0x3f, r0	; 63
     8cc:	0f 90       	pop	r0
     8ce:	1f 90       	pop	r1
     8d0:	18 95       	reti

000008d2 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     8d2:	1f 92       	push	r1
     8d4:	0f 92       	push	r0
     8d6:	0f b6       	in	r0, 0x3f	; 63
     8d8:	0f 92       	push	r0
     8da:	11 24       	eor	r1, r1
     8dc:	08 b6       	in	r0, 0x38	; 56
     8de:	0f 92       	push	r0
     8e0:	18 be       	out	0x38, r1	; 56
     8e2:	09 b6       	in	r0, 0x39	; 57
     8e4:	0f 92       	push	r0
     8e6:	19 be       	out	0x39, r1	; 57
     8e8:	0b b6       	in	r0, 0x3b	; 59
     8ea:	0f 92       	push	r0
     8ec:	1b be       	out	0x3b, r1	; 59
     8ee:	2f 93       	push	r18
     8f0:	3f 93       	push	r19
     8f2:	4f 93       	push	r20
     8f4:	5f 93       	push	r21
     8f6:	6f 93       	push	r22
     8f8:	7f 93       	push	r23
     8fa:	8f 93       	push	r24
     8fc:	9f 93       	push	r25
     8fe:	af 93       	push	r26
     900:	bf 93       	push	r27
     902:	ef 93       	push	r30
     904:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     906:	e0 91 a8 20 	lds	r30, 0x20A8	; 0x8020a8 <tc_tcc1_cca_callback>
     90a:	f0 91 a9 20 	lds	r31, 0x20A9	; 0x8020a9 <tc_tcc1_cca_callback+0x1>
     90e:	30 97       	sbiw	r30, 0x00	; 0
     910:	09 f0       	breq	.+2      	; 0x914 <__vector_22+0x42>
		tc_tcc1_cca_callback();
     912:	19 95       	eicall
	}
}
     914:	ff 91       	pop	r31
     916:	ef 91       	pop	r30
     918:	bf 91       	pop	r27
     91a:	af 91       	pop	r26
     91c:	9f 91       	pop	r25
     91e:	8f 91       	pop	r24
     920:	7f 91       	pop	r23
     922:	6f 91       	pop	r22
     924:	5f 91       	pop	r21
     926:	4f 91       	pop	r20
     928:	3f 91       	pop	r19
     92a:	2f 91       	pop	r18
     92c:	0f 90       	pop	r0
     92e:	0b be       	out	0x3b, r0	; 59
     930:	0f 90       	pop	r0
     932:	09 be       	out	0x39, r0	; 57
     934:	0f 90       	pop	r0
     936:	08 be       	out	0x38, r0	; 56
     938:	0f 90       	pop	r0
     93a:	0f be       	out	0x3f, r0	; 63
     93c:	0f 90       	pop	r0
     93e:	1f 90       	pop	r1
     940:	18 95       	reti

00000942 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     942:	1f 92       	push	r1
     944:	0f 92       	push	r0
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	0f 92       	push	r0
     94a:	11 24       	eor	r1, r1
     94c:	08 b6       	in	r0, 0x38	; 56
     94e:	0f 92       	push	r0
     950:	18 be       	out	0x38, r1	; 56
     952:	09 b6       	in	r0, 0x39	; 57
     954:	0f 92       	push	r0
     956:	19 be       	out	0x39, r1	; 57
     958:	0b b6       	in	r0, 0x3b	; 59
     95a:	0f 92       	push	r0
     95c:	1b be       	out	0x3b, r1	; 59
     95e:	2f 93       	push	r18
     960:	3f 93       	push	r19
     962:	4f 93       	push	r20
     964:	5f 93       	push	r21
     966:	6f 93       	push	r22
     968:	7f 93       	push	r23
     96a:	8f 93       	push	r24
     96c:	9f 93       	push	r25
     96e:	af 93       	push	r26
     970:	bf 93       	push	r27
     972:	ef 93       	push	r30
     974:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     976:	e0 91 a6 20 	lds	r30, 0x20A6	; 0x8020a6 <tc_tcc1_ccb_callback>
     97a:	f0 91 a7 20 	lds	r31, 0x20A7	; 0x8020a7 <tc_tcc1_ccb_callback+0x1>
     97e:	30 97       	sbiw	r30, 0x00	; 0
     980:	09 f0       	breq	.+2      	; 0x984 <__vector_23+0x42>
		tc_tcc1_ccb_callback();
     982:	19 95       	eicall
	}
}
     984:	ff 91       	pop	r31
     986:	ef 91       	pop	r30
     988:	bf 91       	pop	r27
     98a:	af 91       	pop	r26
     98c:	9f 91       	pop	r25
     98e:	8f 91       	pop	r24
     990:	7f 91       	pop	r23
     992:	6f 91       	pop	r22
     994:	5f 91       	pop	r21
     996:	4f 91       	pop	r20
     998:	3f 91       	pop	r19
     99a:	2f 91       	pop	r18
     99c:	0f 90       	pop	r0
     99e:	0b be       	out	0x3b, r0	; 59
     9a0:	0f 90       	pop	r0
     9a2:	09 be       	out	0x39, r0	; 57
     9a4:	0f 90       	pop	r0
     9a6:	08 be       	out	0x38, r0	; 56
     9a8:	0f 90       	pop	r0
     9aa:	0f be       	out	0x3f, r0	; 63
     9ac:	0f 90       	pop	r0
     9ae:	1f 90       	pop	r1
     9b0:	18 95       	reti

000009b2 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     9b2:	1f 92       	push	r1
     9b4:	0f 92       	push	r0
     9b6:	0f b6       	in	r0, 0x3f	; 63
     9b8:	0f 92       	push	r0
     9ba:	11 24       	eor	r1, r1
     9bc:	08 b6       	in	r0, 0x38	; 56
     9be:	0f 92       	push	r0
     9c0:	18 be       	out	0x38, r1	; 56
     9c2:	09 b6       	in	r0, 0x39	; 57
     9c4:	0f 92       	push	r0
     9c6:	19 be       	out	0x39, r1	; 57
     9c8:	0b b6       	in	r0, 0x3b	; 59
     9ca:	0f 92       	push	r0
     9cc:	1b be       	out	0x3b, r1	; 59
     9ce:	2f 93       	push	r18
     9d0:	3f 93       	push	r19
     9d2:	4f 93       	push	r20
     9d4:	5f 93       	push	r21
     9d6:	6f 93       	push	r22
     9d8:	7f 93       	push	r23
     9da:	8f 93       	push	r24
     9dc:	9f 93       	push	r25
     9de:	af 93       	push	r26
     9e0:	bf 93       	push	r27
     9e2:	ef 93       	push	r30
     9e4:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     9e6:	e0 91 a4 20 	lds	r30, 0x20A4	; 0x8020a4 <tc_tcd0_ovf_callback>
     9ea:	f0 91 a5 20 	lds	r31, 0x20A5	; 0x8020a5 <tc_tcd0_ovf_callback+0x1>
     9ee:	30 97       	sbiw	r30, 0x00	; 0
     9f0:	09 f0       	breq	.+2      	; 0x9f4 <__vector_77+0x42>
		tc_tcd0_ovf_callback();
     9f2:	19 95       	eicall
	}
}
     9f4:	ff 91       	pop	r31
     9f6:	ef 91       	pop	r30
     9f8:	bf 91       	pop	r27
     9fa:	af 91       	pop	r26
     9fc:	9f 91       	pop	r25
     9fe:	8f 91       	pop	r24
     a00:	7f 91       	pop	r23
     a02:	6f 91       	pop	r22
     a04:	5f 91       	pop	r21
     a06:	4f 91       	pop	r20
     a08:	3f 91       	pop	r19
     a0a:	2f 91       	pop	r18
     a0c:	0f 90       	pop	r0
     a0e:	0b be       	out	0x3b, r0	; 59
     a10:	0f 90       	pop	r0
     a12:	09 be       	out	0x39, r0	; 57
     a14:	0f 90       	pop	r0
     a16:	08 be       	out	0x38, r0	; 56
     a18:	0f 90       	pop	r0
     a1a:	0f be       	out	0x3f, r0	; 63
     a1c:	0f 90       	pop	r0
     a1e:	1f 90       	pop	r1
     a20:	18 95       	reti

00000a22 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     a22:	1f 92       	push	r1
     a24:	0f 92       	push	r0
     a26:	0f b6       	in	r0, 0x3f	; 63
     a28:	0f 92       	push	r0
     a2a:	11 24       	eor	r1, r1
     a2c:	08 b6       	in	r0, 0x38	; 56
     a2e:	0f 92       	push	r0
     a30:	18 be       	out	0x38, r1	; 56
     a32:	09 b6       	in	r0, 0x39	; 57
     a34:	0f 92       	push	r0
     a36:	19 be       	out	0x39, r1	; 57
     a38:	0b b6       	in	r0, 0x3b	; 59
     a3a:	0f 92       	push	r0
     a3c:	1b be       	out	0x3b, r1	; 59
     a3e:	2f 93       	push	r18
     a40:	3f 93       	push	r19
     a42:	4f 93       	push	r20
     a44:	5f 93       	push	r21
     a46:	6f 93       	push	r22
     a48:	7f 93       	push	r23
     a4a:	8f 93       	push	r24
     a4c:	9f 93       	push	r25
     a4e:	af 93       	push	r26
     a50:	bf 93       	push	r27
     a52:	ef 93       	push	r30
     a54:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     a56:	e0 91 a2 20 	lds	r30, 0x20A2	; 0x8020a2 <tc_tcd0_err_callback>
     a5a:	f0 91 a3 20 	lds	r31, 0x20A3	; 0x8020a3 <tc_tcd0_err_callback+0x1>
     a5e:	30 97       	sbiw	r30, 0x00	; 0
     a60:	09 f0       	breq	.+2      	; 0xa64 <__vector_78+0x42>
		tc_tcd0_err_callback();
     a62:	19 95       	eicall
	}
}
     a64:	ff 91       	pop	r31
     a66:	ef 91       	pop	r30
     a68:	bf 91       	pop	r27
     a6a:	af 91       	pop	r26
     a6c:	9f 91       	pop	r25
     a6e:	8f 91       	pop	r24
     a70:	7f 91       	pop	r23
     a72:	6f 91       	pop	r22
     a74:	5f 91       	pop	r21
     a76:	4f 91       	pop	r20
     a78:	3f 91       	pop	r19
     a7a:	2f 91       	pop	r18
     a7c:	0f 90       	pop	r0
     a7e:	0b be       	out	0x3b, r0	; 59
     a80:	0f 90       	pop	r0
     a82:	09 be       	out	0x39, r0	; 57
     a84:	0f 90       	pop	r0
     a86:	08 be       	out	0x38, r0	; 56
     a88:	0f 90       	pop	r0
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	0f 90       	pop	r0
     a8e:	1f 90       	pop	r1
     a90:	18 95       	reti

00000a92 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     a92:	1f 92       	push	r1
     a94:	0f 92       	push	r0
     a96:	0f b6       	in	r0, 0x3f	; 63
     a98:	0f 92       	push	r0
     a9a:	11 24       	eor	r1, r1
     a9c:	08 b6       	in	r0, 0x38	; 56
     a9e:	0f 92       	push	r0
     aa0:	18 be       	out	0x38, r1	; 56
     aa2:	09 b6       	in	r0, 0x39	; 57
     aa4:	0f 92       	push	r0
     aa6:	19 be       	out	0x39, r1	; 57
     aa8:	0b b6       	in	r0, 0x3b	; 59
     aaa:	0f 92       	push	r0
     aac:	1b be       	out	0x3b, r1	; 59
     aae:	2f 93       	push	r18
     ab0:	3f 93       	push	r19
     ab2:	4f 93       	push	r20
     ab4:	5f 93       	push	r21
     ab6:	6f 93       	push	r22
     ab8:	7f 93       	push	r23
     aba:	8f 93       	push	r24
     abc:	9f 93       	push	r25
     abe:	af 93       	push	r26
     ac0:	bf 93       	push	r27
     ac2:	ef 93       	push	r30
     ac4:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     ac6:	e0 91 a0 20 	lds	r30, 0x20A0	; 0x8020a0 <tc_tcd0_cca_callback>
     aca:	f0 91 a1 20 	lds	r31, 0x20A1	; 0x8020a1 <tc_tcd0_cca_callback+0x1>
     ace:	30 97       	sbiw	r30, 0x00	; 0
     ad0:	09 f0       	breq	.+2      	; 0xad4 <__vector_79+0x42>
		tc_tcd0_cca_callback();
     ad2:	19 95       	eicall
	}
}
     ad4:	ff 91       	pop	r31
     ad6:	ef 91       	pop	r30
     ad8:	bf 91       	pop	r27
     ada:	af 91       	pop	r26
     adc:	9f 91       	pop	r25
     ade:	8f 91       	pop	r24
     ae0:	7f 91       	pop	r23
     ae2:	6f 91       	pop	r22
     ae4:	5f 91       	pop	r21
     ae6:	4f 91       	pop	r20
     ae8:	3f 91       	pop	r19
     aea:	2f 91       	pop	r18
     aec:	0f 90       	pop	r0
     aee:	0b be       	out	0x3b, r0	; 59
     af0:	0f 90       	pop	r0
     af2:	09 be       	out	0x39, r0	; 57
     af4:	0f 90       	pop	r0
     af6:	08 be       	out	0x38, r0	; 56
     af8:	0f 90       	pop	r0
     afa:	0f be       	out	0x3f, r0	; 63
     afc:	0f 90       	pop	r0
     afe:	1f 90       	pop	r1
     b00:	18 95       	reti

00000b02 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     b02:	1f 92       	push	r1
     b04:	0f 92       	push	r0
     b06:	0f b6       	in	r0, 0x3f	; 63
     b08:	0f 92       	push	r0
     b0a:	11 24       	eor	r1, r1
     b0c:	08 b6       	in	r0, 0x38	; 56
     b0e:	0f 92       	push	r0
     b10:	18 be       	out	0x38, r1	; 56
     b12:	09 b6       	in	r0, 0x39	; 57
     b14:	0f 92       	push	r0
     b16:	19 be       	out	0x39, r1	; 57
     b18:	0b b6       	in	r0, 0x3b	; 59
     b1a:	0f 92       	push	r0
     b1c:	1b be       	out	0x3b, r1	; 59
     b1e:	2f 93       	push	r18
     b20:	3f 93       	push	r19
     b22:	4f 93       	push	r20
     b24:	5f 93       	push	r21
     b26:	6f 93       	push	r22
     b28:	7f 93       	push	r23
     b2a:	8f 93       	push	r24
     b2c:	9f 93       	push	r25
     b2e:	af 93       	push	r26
     b30:	bf 93       	push	r27
     b32:	ef 93       	push	r30
     b34:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     b36:	e0 91 9e 20 	lds	r30, 0x209E	; 0x80209e <tc_tcd0_ccb_callback>
     b3a:	f0 91 9f 20 	lds	r31, 0x209F	; 0x80209f <tc_tcd0_ccb_callback+0x1>
     b3e:	30 97       	sbiw	r30, 0x00	; 0
     b40:	09 f0       	breq	.+2      	; 0xb44 <__vector_80+0x42>
		tc_tcd0_ccb_callback();
     b42:	19 95       	eicall
	}
}
     b44:	ff 91       	pop	r31
     b46:	ef 91       	pop	r30
     b48:	bf 91       	pop	r27
     b4a:	af 91       	pop	r26
     b4c:	9f 91       	pop	r25
     b4e:	8f 91       	pop	r24
     b50:	7f 91       	pop	r23
     b52:	6f 91       	pop	r22
     b54:	5f 91       	pop	r21
     b56:	4f 91       	pop	r20
     b58:	3f 91       	pop	r19
     b5a:	2f 91       	pop	r18
     b5c:	0f 90       	pop	r0
     b5e:	0b be       	out	0x3b, r0	; 59
     b60:	0f 90       	pop	r0
     b62:	09 be       	out	0x39, r0	; 57
     b64:	0f 90       	pop	r0
     b66:	08 be       	out	0x38, r0	; 56
     b68:	0f 90       	pop	r0
     b6a:	0f be       	out	0x3f, r0	; 63
     b6c:	0f 90       	pop	r0
     b6e:	1f 90       	pop	r1
     b70:	18 95       	reti

00000b72 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     b72:	1f 92       	push	r1
     b74:	0f 92       	push	r0
     b76:	0f b6       	in	r0, 0x3f	; 63
     b78:	0f 92       	push	r0
     b7a:	11 24       	eor	r1, r1
     b7c:	08 b6       	in	r0, 0x38	; 56
     b7e:	0f 92       	push	r0
     b80:	18 be       	out	0x38, r1	; 56
     b82:	09 b6       	in	r0, 0x39	; 57
     b84:	0f 92       	push	r0
     b86:	19 be       	out	0x39, r1	; 57
     b88:	0b b6       	in	r0, 0x3b	; 59
     b8a:	0f 92       	push	r0
     b8c:	1b be       	out	0x3b, r1	; 59
     b8e:	2f 93       	push	r18
     b90:	3f 93       	push	r19
     b92:	4f 93       	push	r20
     b94:	5f 93       	push	r21
     b96:	6f 93       	push	r22
     b98:	7f 93       	push	r23
     b9a:	8f 93       	push	r24
     b9c:	9f 93       	push	r25
     b9e:	af 93       	push	r26
     ba0:	bf 93       	push	r27
     ba2:	ef 93       	push	r30
     ba4:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     ba6:	e0 91 9c 20 	lds	r30, 0x209C	; 0x80209c <tc_tcd0_ccc_callback>
     baa:	f0 91 9d 20 	lds	r31, 0x209D	; 0x80209d <tc_tcd0_ccc_callback+0x1>
     bae:	30 97       	sbiw	r30, 0x00	; 0
     bb0:	09 f0       	breq	.+2      	; 0xbb4 <__vector_81+0x42>
		tc_tcd0_ccc_callback();
     bb2:	19 95       	eicall
	}
}
     bb4:	ff 91       	pop	r31
     bb6:	ef 91       	pop	r30
     bb8:	bf 91       	pop	r27
     bba:	af 91       	pop	r26
     bbc:	9f 91       	pop	r25
     bbe:	8f 91       	pop	r24
     bc0:	7f 91       	pop	r23
     bc2:	6f 91       	pop	r22
     bc4:	5f 91       	pop	r21
     bc6:	4f 91       	pop	r20
     bc8:	3f 91       	pop	r19
     bca:	2f 91       	pop	r18
     bcc:	0f 90       	pop	r0
     bce:	0b be       	out	0x3b, r0	; 59
     bd0:	0f 90       	pop	r0
     bd2:	09 be       	out	0x39, r0	; 57
     bd4:	0f 90       	pop	r0
     bd6:	08 be       	out	0x38, r0	; 56
     bd8:	0f 90       	pop	r0
     bda:	0f be       	out	0x3f, r0	; 63
     bdc:	0f 90       	pop	r0
     bde:	1f 90       	pop	r1
     be0:	18 95       	reti

00000be2 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     be2:	1f 92       	push	r1
     be4:	0f 92       	push	r0
     be6:	0f b6       	in	r0, 0x3f	; 63
     be8:	0f 92       	push	r0
     bea:	11 24       	eor	r1, r1
     bec:	08 b6       	in	r0, 0x38	; 56
     bee:	0f 92       	push	r0
     bf0:	18 be       	out	0x38, r1	; 56
     bf2:	09 b6       	in	r0, 0x39	; 57
     bf4:	0f 92       	push	r0
     bf6:	19 be       	out	0x39, r1	; 57
     bf8:	0b b6       	in	r0, 0x3b	; 59
     bfa:	0f 92       	push	r0
     bfc:	1b be       	out	0x3b, r1	; 59
     bfe:	2f 93       	push	r18
     c00:	3f 93       	push	r19
     c02:	4f 93       	push	r20
     c04:	5f 93       	push	r21
     c06:	6f 93       	push	r22
     c08:	7f 93       	push	r23
     c0a:	8f 93       	push	r24
     c0c:	9f 93       	push	r25
     c0e:	af 93       	push	r26
     c10:	bf 93       	push	r27
     c12:	ef 93       	push	r30
     c14:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     c16:	e0 91 9a 20 	lds	r30, 0x209A	; 0x80209a <tc_tcd0_ccd_callback>
     c1a:	f0 91 9b 20 	lds	r31, 0x209B	; 0x80209b <tc_tcd0_ccd_callback+0x1>
     c1e:	30 97       	sbiw	r30, 0x00	; 0
     c20:	09 f0       	breq	.+2      	; 0xc24 <__vector_82+0x42>
		tc_tcd0_ccd_callback();
     c22:	19 95       	eicall
	}
}
     c24:	ff 91       	pop	r31
     c26:	ef 91       	pop	r30
     c28:	bf 91       	pop	r27
     c2a:	af 91       	pop	r26
     c2c:	9f 91       	pop	r25
     c2e:	8f 91       	pop	r24
     c30:	7f 91       	pop	r23
     c32:	6f 91       	pop	r22
     c34:	5f 91       	pop	r21
     c36:	4f 91       	pop	r20
     c38:	3f 91       	pop	r19
     c3a:	2f 91       	pop	r18
     c3c:	0f 90       	pop	r0
     c3e:	0b be       	out	0x3b, r0	; 59
     c40:	0f 90       	pop	r0
     c42:	09 be       	out	0x39, r0	; 57
     c44:	0f 90       	pop	r0
     c46:	08 be       	out	0x38, r0	; 56
     c48:	0f 90       	pop	r0
     c4a:	0f be       	out	0x3f, r0	; 63
     c4c:	0f 90       	pop	r0
     c4e:	1f 90       	pop	r1
     c50:	18 95       	reti

00000c52 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     c52:	1f 92       	push	r1
     c54:	0f 92       	push	r0
     c56:	0f b6       	in	r0, 0x3f	; 63
     c58:	0f 92       	push	r0
     c5a:	11 24       	eor	r1, r1
     c5c:	08 b6       	in	r0, 0x38	; 56
     c5e:	0f 92       	push	r0
     c60:	18 be       	out	0x38, r1	; 56
     c62:	09 b6       	in	r0, 0x39	; 57
     c64:	0f 92       	push	r0
     c66:	19 be       	out	0x39, r1	; 57
     c68:	0b b6       	in	r0, 0x3b	; 59
     c6a:	0f 92       	push	r0
     c6c:	1b be       	out	0x3b, r1	; 59
     c6e:	2f 93       	push	r18
     c70:	3f 93       	push	r19
     c72:	4f 93       	push	r20
     c74:	5f 93       	push	r21
     c76:	6f 93       	push	r22
     c78:	7f 93       	push	r23
     c7a:	8f 93       	push	r24
     c7c:	9f 93       	push	r25
     c7e:	af 93       	push	r26
     c80:	bf 93       	push	r27
     c82:	ef 93       	push	r30
     c84:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     c86:	e0 91 98 20 	lds	r30, 0x2098	; 0x802098 <tc_tcd1_ovf_callback>
     c8a:	f0 91 99 20 	lds	r31, 0x2099	; 0x802099 <tc_tcd1_ovf_callback+0x1>
     c8e:	30 97       	sbiw	r30, 0x00	; 0
     c90:	09 f0       	breq	.+2      	; 0xc94 <__vector_83+0x42>
		tc_tcd1_ovf_callback();
     c92:	19 95       	eicall
	}
}
     c94:	ff 91       	pop	r31
     c96:	ef 91       	pop	r30
     c98:	bf 91       	pop	r27
     c9a:	af 91       	pop	r26
     c9c:	9f 91       	pop	r25
     c9e:	8f 91       	pop	r24
     ca0:	7f 91       	pop	r23
     ca2:	6f 91       	pop	r22
     ca4:	5f 91       	pop	r21
     ca6:	4f 91       	pop	r20
     ca8:	3f 91       	pop	r19
     caa:	2f 91       	pop	r18
     cac:	0f 90       	pop	r0
     cae:	0b be       	out	0x3b, r0	; 59
     cb0:	0f 90       	pop	r0
     cb2:	09 be       	out	0x39, r0	; 57
     cb4:	0f 90       	pop	r0
     cb6:	08 be       	out	0x38, r0	; 56
     cb8:	0f 90       	pop	r0
     cba:	0f be       	out	0x3f, r0	; 63
     cbc:	0f 90       	pop	r0
     cbe:	1f 90       	pop	r1
     cc0:	18 95       	reti

00000cc2 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     cc2:	1f 92       	push	r1
     cc4:	0f 92       	push	r0
     cc6:	0f b6       	in	r0, 0x3f	; 63
     cc8:	0f 92       	push	r0
     cca:	11 24       	eor	r1, r1
     ccc:	08 b6       	in	r0, 0x38	; 56
     cce:	0f 92       	push	r0
     cd0:	18 be       	out	0x38, r1	; 56
     cd2:	09 b6       	in	r0, 0x39	; 57
     cd4:	0f 92       	push	r0
     cd6:	19 be       	out	0x39, r1	; 57
     cd8:	0b b6       	in	r0, 0x3b	; 59
     cda:	0f 92       	push	r0
     cdc:	1b be       	out	0x3b, r1	; 59
     cde:	2f 93       	push	r18
     ce0:	3f 93       	push	r19
     ce2:	4f 93       	push	r20
     ce4:	5f 93       	push	r21
     ce6:	6f 93       	push	r22
     ce8:	7f 93       	push	r23
     cea:	8f 93       	push	r24
     cec:	9f 93       	push	r25
     cee:	af 93       	push	r26
     cf0:	bf 93       	push	r27
     cf2:	ef 93       	push	r30
     cf4:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     cf6:	e0 91 96 20 	lds	r30, 0x2096	; 0x802096 <tc_tcd1_err_callback>
     cfa:	f0 91 97 20 	lds	r31, 0x2097	; 0x802097 <tc_tcd1_err_callback+0x1>
     cfe:	30 97       	sbiw	r30, 0x00	; 0
     d00:	09 f0       	breq	.+2      	; 0xd04 <__vector_84+0x42>
		tc_tcd1_err_callback();
     d02:	19 95       	eicall
	}
}
     d04:	ff 91       	pop	r31
     d06:	ef 91       	pop	r30
     d08:	bf 91       	pop	r27
     d0a:	af 91       	pop	r26
     d0c:	9f 91       	pop	r25
     d0e:	8f 91       	pop	r24
     d10:	7f 91       	pop	r23
     d12:	6f 91       	pop	r22
     d14:	5f 91       	pop	r21
     d16:	4f 91       	pop	r20
     d18:	3f 91       	pop	r19
     d1a:	2f 91       	pop	r18
     d1c:	0f 90       	pop	r0
     d1e:	0b be       	out	0x3b, r0	; 59
     d20:	0f 90       	pop	r0
     d22:	09 be       	out	0x39, r0	; 57
     d24:	0f 90       	pop	r0
     d26:	08 be       	out	0x38, r0	; 56
     d28:	0f 90       	pop	r0
     d2a:	0f be       	out	0x3f, r0	; 63
     d2c:	0f 90       	pop	r0
     d2e:	1f 90       	pop	r1
     d30:	18 95       	reti

00000d32 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     d32:	1f 92       	push	r1
     d34:	0f 92       	push	r0
     d36:	0f b6       	in	r0, 0x3f	; 63
     d38:	0f 92       	push	r0
     d3a:	11 24       	eor	r1, r1
     d3c:	08 b6       	in	r0, 0x38	; 56
     d3e:	0f 92       	push	r0
     d40:	18 be       	out	0x38, r1	; 56
     d42:	09 b6       	in	r0, 0x39	; 57
     d44:	0f 92       	push	r0
     d46:	19 be       	out	0x39, r1	; 57
     d48:	0b b6       	in	r0, 0x3b	; 59
     d4a:	0f 92       	push	r0
     d4c:	1b be       	out	0x3b, r1	; 59
     d4e:	2f 93       	push	r18
     d50:	3f 93       	push	r19
     d52:	4f 93       	push	r20
     d54:	5f 93       	push	r21
     d56:	6f 93       	push	r22
     d58:	7f 93       	push	r23
     d5a:	8f 93       	push	r24
     d5c:	9f 93       	push	r25
     d5e:	af 93       	push	r26
     d60:	bf 93       	push	r27
     d62:	ef 93       	push	r30
     d64:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
     d66:	e0 91 94 20 	lds	r30, 0x2094	; 0x802094 <tc_tcd1_cca_callback>
     d6a:	f0 91 95 20 	lds	r31, 0x2095	; 0x802095 <tc_tcd1_cca_callback+0x1>
     d6e:	30 97       	sbiw	r30, 0x00	; 0
     d70:	09 f0       	breq	.+2      	; 0xd74 <__vector_85+0x42>
		tc_tcd1_cca_callback();
     d72:	19 95       	eicall
	}
}
     d74:	ff 91       	pop	r31
     d76:	ef 91       	pop	r30
     d78:	bf 91       	pop	r27
     d7a:	af 91       	pop	r26
     d7c:	9f 91       	pop	r25
     d7e:	8f 91       	pop	r24
     d80:	7f 91       	pop	r23
     d82:	6f 91       	pop	r22
     d84:	5f 91       	pop	r21
     d86:	4f 91       	pop	r20
     d88:	3f 91       	pop	r19
     d8a:	2f 91       	pop	r18
     d8c:	0f 90       	pop	r0
     d8e:	0b be       	out	0x3b, r0	; 59
     d90:	0f 90       	pop	r0
     d92:	09 be       	out	0x39, r0	; 57
     d94:	0f 90       	pop	r0
     d96:	08 be       	out	0x38, r0	; 56
     d98:	0f 90       	pop	r0
     d9a:	0f be       	out	0x3f, r0	; 63
     d9c:	0f 90       	pop	r0
     d9e:	1f 90       	pop	r1
     da0:	18 95       	reti

00000da2 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
     da2:	1f 92       	push	r1
     da4:	0f 92       	push	r0
     da6:	0f b6       	in	r0, 0x3f	; 63
     da8:	0f 92       	push	r0
     daa:	11 24       	eor	r1, r1
     dac:	08 b6       	in	r0, 0x38	; 56
     dae:	0f 92       	push	r0
     db0:	18 be       	out	0x38, r1	; 56
     db2:	09 b6       	in	r0, 0x39	; 57
     db4:	0f 92       	push	r0
     db6:	19 be       	out	0x39, r1	; 57
     db8:	0b b6       	in	r0, 0x3b	; 59
     dba:	0f 92       	push	r0
     dbc:	1b be       	out	0x3b, r1	; 59
     dbe:	2f 93       	push	r18
     dc0:	3f 93       	push	r19
     dc2:	4f 93       	push	r20
     dc4:	5f 93       	push	r21
     dc6:	6f 93       	push	r22
     dc8:	7f 93       	push	r23
     dca:	8f 93       	push	r24
     dcc:	9f 93       	push	r25
     dce:	af 93       	push	r26
     dd0:	bf 93       	push	r27
     dd2:	ef 93       	push	r30
     dd4:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
     dd6:	e0 91 92 20 	lds	r30, 0x2092	; 0x802092 <tc_tcd1_ccb_callback>
     dda:	f0 91 93 20 	lds	r31, 0x2093	; 0x802093 <tc_tcd1_ccb_callback+0x1>
     dde:	30 97       	sbiw	r30, 0x00	; 0
     de0:	09 f0       	breq	.+2      	; 0xde4 <__vector_86+0x42>
		tc_tcd1_ccb_callback();
     de2:	19 95       	eicall
	}
}
     de4:	ff 91       	pop	r31
     de6:	ef 91       	pop	r30
     de8:	bf 91       	pop	r27
     dea:	af 91       	pop	r26
     dec:	9f 91       	pop	r25
     dee:	8f 91       	pop	r24
     df0:	7f 91       	pop	r23
     df2:	6f 91       	pop	r22
     df4:	5f 91       	pop	r21
     df6:	4f 91       	pop	r20
     df8:	3f 91       	pop	r19
     dfa:	2f 91       	pop	r18
     dfc:	0f 90       	pop	r0
     dfe:	0b be       	out	0x3b, r0	; 59
     e00:	0f 90       	pop	r0
     e02:	09 be       	out	0x39, r0	; 57
     e04:	0f 90       	pop	r0
     e06:	08 be       	out	0x38, r0	; 56
     e08:	0f 90       	pop	r0
     e0a:	0f be       	out	0x3f, r0	; 63
     e0c:	0f 90       	pop	r0
     e0e:	1f 90       	pop	r1
     e10:	18 95       	reti

00000e12 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
     e12:	1f 92       	push	r1
     e14:	0f 92       	push	r0
     e16:	0f b6       	in	r0, 0x3f	; 63
     e18:	0f 92       	push	r0
     e1a:	11 24       	eor	r1, r1
     e1c:	08 b6       	in	r0, 0x38	; 56
     e1e:	0f 92       	push	r0
     e20:	18 be       	out	0x38, r1	; 56
     e22:	09 b6       	in	r0, 0x39	; 57
     e24:	0f 92       	push	r0
     e26:	19 be       	out	0x39, r1	; 57
     e28:	0b b6       	in	r0, 0x3b	; 59
     e2a:	0f 92       	push	r0
     e2c:	1b be       	out	0x3b, r1	; 59
     e2e:	2f 93       	push	r18
     e30:	3f 93       	push	r19
     e32:	4f 93       	push	r20
     e34:	5f 93       	push	r21
     e36:	6f 93       	push	r22
     e38:	7f 93       	push	r23
     e3a:	8f 93       	push	r24
     e3c:	9f 93       	push	r25
     e3e:	af 93       	push	r26
     e40:	bf 93       	push	r27
     e42:	ef 93       	push	r30
     e44:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
     e46:	e0 91 90 20 	lds	r30, 0x2090	; 0x802090 <tc_tce0_ovf_callback>
     e4a:	f0 91 91 20 	lds	r31, 0x2091	; 0x802091 <tc_tce0_ovf_callback+0x1>
     e4e:	30 97       	sbiw	r30, 0x00	; 0
     e50:	09 f0       	breq	.+2      	; 0xe54 <__vector_47+0x42>
		tc_tce0_ovf_callback();
     e52:	19 95       	eicall
	}
}
     e54:	ff 91       	pop	r31
     e56:	ef 91       	pop	r30
     e58:	bf 91       	pop	r27
     e5a:	af 91       	pop	r26
     e5c:	9f 91       	pop	r25
     e5e:	8f 91       	pop	r24
     e60:	7f 91       	pop	r23
     e62:	6f 91       	pop	r22
     e64:	5f 91       	pop	r21
     e66:	4f 91       	pop	r20
     e68:	3f 91       	pop	r19
     e6a:	2f 91       	pop	r18
     e6c:	0f 90       	pop	r0
     e6e:	0b be       	out	0x3b, r0	; 59
     e70:	0f 90       	pop	r0
     e72:	09 be       	out	0x39, r0	; 57
     e74:	0f 90       	pop	r0
     e76:	08 be       	out	0x38, r0	; 56
     e78:	0f 90       	pop	r0
     e7a:	0f be       	out	0x3f, r0	; 63
     e7c:	0f 90       	pop	r0
     e7e:	1f 90       	pop	r1
     e80:	18 95       	reti

00000e82 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
     e82:	1f 92       	push	r1
     e84:	0f 92       	push	r0
     e86:	0f b6       	in	r0, 0x3f	; 63
     e88:	0f 92       	push	r0
     e8a:	11 24       	eor	r1, r1
     e8c:	08 b6       	in	r0, 0x38	; 56
     e8e:	0f 92       	push	r0
     e90:	18 be       	out	0x38, r1	; 56
     e92:	09 b6       	in	r0, 0x39	; 57
     e94:	0f 92       	push	r0
     e96:	19 be       	out	0x39, r1	; 57
     e98:	0b b6       	in	r0, 0x3b	; 59
     e9a:	0f 92       	push	r0
     e9c:	1b be       	out	0x3b, r1	; 59
     e9e:	2f 93       	push	r18
     ea0:	3f 93       	push	r19
     ea2:	4f 93       	push	r20
     ea4:	5f 93       	push	r21
     ea6:	6f 93       	push	r22
     ea8:	7f 93       	push	r23
     eaa:	8f 93       	push	r24
     eac:	9f 93       	push	r25
     eae:	af 93       	push	r26
     eb0:	bf 93       	push	r27
     eb2:	ef 93       	push	r30
     eb4:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
     eb6:	e0 91 8e 20 	lds	r30, 0x208E	; 0x80208e <tc_tce0_err_callback>
     eba:	f0 91 8f 20 	lds	r31, 0x208F	; 0x80208f <tc_tce0_err_callback+0x1>
     ebe:	30 97       	sbiw	r30, 0x00	; 0
     ec0:	09 f0       	breq	.+2      	; 0xec4 <__vector_48+0x42>
		tc_tce0_err_callback();
     ec2:	19 95       	eicall
	}
}
     ec4:	ff 91       	pop	r31
     ec6:	ef 91       	pop	r30
     ec8:	bf 91       	pop	r27
     eca:	af 91       	pop	r26
     ecc:	9f 91       	pop	r25
     ece:	8f 91       	pop	r24
     ed0:	7f 91       	pop	r23
     ed2:	6f 91       	pop	r22
     ed4:	5f 91       	pop	r21
     ed6:	4f 91       	pop	r20
     ed8:	3f 91       	pop	r19
     eda:	2f 91       	pop	r18
     edc:	0f 90       	pop	r0
     ede:	0b be       	out	0x3b, r0	; 59
     ee0:	0f 90       	pop	r0
     ee2:	09 be       	out	0x39, r0	; 57
     ee4:	0f 90       	pop	r0
     ee6:	08 be       	out	0x38, r0	; 56
     ee8:	0f 90       	pop	r0
     eea:	0f be       	out	0x3f, r0	; 63
     eec:	0f 90       	pop	r0
     eee:	1f 90       	pop	r1
     ef0:	18 95       	reti

00000ef2 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
     ef2:	1f 92       	push	r1
     ef4:	0f 92       	push	r0
     ef6:	0f b6       	in	r0, 0x3f	; 63
     ef8:	0f 92       	push	r0
     efa:	11 24       	eor	r1, r1
     efc:	08 b6       	in	r0, 0x38	; 56
     efe:	0f 92       	push	r0
     f00:	18 be       	out	0x38, r1	; 56
     f02:	09 b6       	in	r0, 0x39	; 57
     f04:	0f 92       	push	r0
     f06:	19 be       	out	0x39, r1	; 57
     f08:	0b b6       	in	r0, 0x3b	; 59
     f0a:	0f 92       	push	r0
     f0c:	1b be       	out	0x3b, r1	; 59
     f0e:	2f 93       	push	r18
     f10:	3f 93       	push	r19
     f12:	4f 93       	push	r20
     f14:	5f 93       	push	r21
     f16:	6f 93       	push	r22
     f18:	7f 93       	push	r23
     f1a:	8f 93       	push	r24
     f1c:	9f 93       	push	r25
     f1e:	af 93       	push	r26
     f20:	bf 93       	push	r27
     f22:	ef 93       	push	r30
     f24:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
     f26:	e0 91 8c 20 	lds	r30, 0x208C	; 0x80208c <tc_tce0_cca_callback>
     f2a:	f0 91 8d 20 	lds	r31, 0x208D	; 0x80208d <tc_tce0_cca_callback+0x1>
     f2e:	30 97       	sbiw	r30, 0x00	; 0
     f30:	09 f0       	breq	.+2      	; 0xf34 <__vector_49+0x42>
		tc_tce0_cca_callback();
     f32:	19 95       	eicall
	}
}
     f34:	ff 91       	pop	r31
     f36:	ef 91       	pop	r30
     f38:	bf 91       	pop	r27
     f3a:	af 91       	pop	r26
     f3c:	9f 91       	pop	r25
     f3e:	8f 91       	pop	r24
     f40:	7f 91       	pop	r23
     f42:	6f 91       	pop	r22
     f44:	5f 91       	pop	r21
     f46:	4f 91       	pop	r20
     f48:	3f 91       	pop	r19
     f4a:	2f 91       	pop	r18
     f4c:	0f 90       	pop	r0
     f4e:	0b be       	out	0x3b, r0	; 59
     f50:	0f 90       	pop	r0
     f52:	09 be       	out	0x39, r0	; 57
     f54:	0f 90       	pop	r0
     f56:	08 be       	out	0x38, r0	; 56
     f58:	0f 90       	pop	r0
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	0f 90       	pop	r0
     f5e:	1f 90       	pop	r1
     f60:	18 95       	reti

00000f62 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
     f62:	1f 92       	push	r1
     f64:	0f 92       	push	r0
     f66:	0f b6       	in	r0, 0x3f	; 63
     f68:	0f 92       	push	r0
     f6a:	11 24       	eor	r1, r1
     f6c:	08 b6       	in	r0, 0x38	; 56
     f6e:	0f 92       	push	r0
     f70:	18 be       	out	0x38, r1	; 56
     f72:	09 b6       	in	r0, 0x39	; 57
     f74:	0f 92       	push	r0
     f76:	19 be       	out	0x39, r1	; 57
     f78:	0b b6       	in	r0, 0x3b	; 59
     f7a:	0f 92       	push	r0
     f7c:	1b be       	out	0x3b, r1	; 59
     f7e:	2f 93       	push	r18
     f80:	3f 93       	push	r19
     f82:	4f 93       	push	r20
     f84:	5f 93       	push	r21
     f86:	6f 93       	push	r22
     f88:	7f 93       	push	r23
     f8a:	8f 93       	push	r24
     f8c:	9f 93       	push	r25
     f8e:	af 93       	push	r26
     f90:	bf 93       	push	r27
     f92:	ef 93       	push	r30
     f94:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
     f96:	e0 91 8a 20 	lds	r30, 0x208A	; 0x80208a <tc_tce0_ccb_callback>
     f9a:	f0 91 8b 20 	lds	r31, 0x208B	; 0x80208b <tc_tce0_ccb_callback+0x1>
     f9e:	30 97       	sbiw	r30, 0x00	; 0
     fa0:	09 f0       	breq	.+2      	; 0xfa4 <__vector_50+0x42>
		tc_tce0_ccb_callback();
     fa2:	19 95       	eicall
	}
}
     fa4:	ff 91       	pop	r31
     fa6:	ef 91       	pop	r30
     fa8:	bf 91       	pop	r27
     faa:	af 91       	pop	r26
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	7f 91       	pop	r23
     fb2:	6f 91       	pop	r22
     fb4:	5f 91       	pop	r21
     fb6:	4f 91       	pop	r20
     fb8:	3f 91       	pop	r19
     fba:	2f 91       	pop	r18
     fbc:	0f 90       	pop	r0
     fbe:	0b be       	out	0x3b, r0	; 59
     fc0:	0f 90       	pop	r0
     fc2:	09 be       	out	0x39, r0	; 57
     fc4:	0f 90       	pop	r0
     fc6:	08 be       	out	0x38, r0	; 56
     fc8:	0f 90       	pop	r0
     fca:	0f be       	out	0x3f, r0	; 63
     fcc:	0f 90       	pop	r0
     fce:	1f 90       	pop	r1
     fd0:	18 95       	reti

00000fd2 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
     fd2:	1f 92       	push	r1
     fd4:	0f 92       	push	r0
     fd6:	0f b6       	in	r0, 0x3f	; 63
     fd8:	0f 92       	push	r0
     fda:	11 24       	eor	r1, r1
     fdc:	08 b6       	in	r0, 0x38	; 56
     fde:	0f 92       	push	r0
     fe0:	18 be       	out	0x38, r1	; 56
     fe2:	09 b6       	in	r0, 0x39	; 57
     fe4:	0f 92       	push	r0
     fe6:	19 be       	out	0x39, r1	; 57
     fe8:	0b b6       	in	r0, 0x3b	; 59
     fea:	0f 92       	push	r0
     fec:	1b be       	out	0x3b, r1	; 59
     fee:	2f 93       	push	r18
     ff0:	3f 93       	push	r19
     ff2:	4f 93       	push	r20
     ff4:	5f 93       	push	r21
     ff6:	6f 93       	push	r22
     ff8:	7f 93       	push	r23
     ffa:	8f 93       	push	r24
     ffc:	9f 93       	push	r25
     ffe:	af 93       	push	r26
    1000:	bf 93       	push	r27
    1002:	ef 93       	push	r30
    1004:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1006:	e0 91 88 20 	lds	r30, 0x2088	; 0x802088 <tc_tce0_ccc_callback>
    100a:	f0 91 89 20 	lds	r31, 0x2089	; 0x802089 <tc_tce0_ccc_callback+0x1>
    100e:	30 97       	sbiw	r30, 0x00	; 0
    1010:	09 f0       	breq	.+2      	; 0x1014 <__vector_51+0x42>
		tc_tce0_ccc_callback();
    1012:	19 95       	eicall
	}
}
    1014:	ff 91       	pop	r31
    1016:	ef 91       	pop	r30
    1018:	bf 91       	pop	r27
    101a:	af 91       	pop	r26
    101c:	9f 91       	pop	r25
    101e:	8f 91       	pop	r24
    1020:	7f 91       	pop	r23
    1022:	6f 91       	pop	r22
    1024:	5f 91       	pop	r21
    1026:	4f 91       	pop	r20
    1028:	3f 91       	pop	r19
    102a:	2f 91       	pop	r18
    102c:	0f 90       	pop	r0
    102e:	0b be       	out	0x3b, r0	; 59
    1030:	0f 90       	pop	r0
    1032:	09 be       	out	0x39, r0	; 57
    1034:	0f 90       	pop	r0
    1036:	08 be       	out	0x38, r0	; 56
    1038:	0f 90       	pop	r0
    103a:	0f be       	out	0x3f, r0	; 63
    103c:	0f 90       	pop	r0
    103e:	1f 90       	pop	r1
    1040:	18 95       	reti

00001042 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1042:	1f 92       	push	r1
    1044:	0f 92       	push	r0
    1046:	0f b6       	in	r0, 0x3f	; 63
    1048:	0f 92       	push	r0
    104a:	11 24       	eor	r1, r1
    104c:	08 b6       	in	r0, 0x38	; 56
    104e:	0f 92       	push	r0
    1050:	18 be       	out	0x38, r1	; 56
    1052:	09 b6       	in	r0, 0x39	; 57
    1054:	0f 92       	push	r0
    1056:	19 be       	out	0x39, r1	; 57
    1058:	0b b6       	in	r0, 0x3b	; 59
    105a:	0f 92       	push	r0
    105c:	1b be       	out	0x3b, r1	; 59
    105e:	2f 93       	push	r18
    1060:	3f 93       	push	r19
    1062:	4f 93       	push	r20
    1064:	5f 93       	push	r21
    1066:	6f 93       	push	r22
    1068:	7f 93       	push	r23
    106a:	8f 93       	push	r24
    106c:	9f 93       	push	r25
    106e:	af 93       	push	r26
    1070:	bf 93       	push	r27
    1072:	ef 93       	push	r30
    1074:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1076:	e0 91 86 20 	lds	r30, 0x2086	; 0x802086 <tc_tce0_ccd_callback>
    107a:	f0 91 87 20 	lds	r31, 0x2087	; 0x802087 <tc_tce0_ccd_callback+0x1>
    107e:	30 97       	sbiw	r30, 0x00	; 0
    1080:	09 f0       	breq	.+2      	; 0x1084 <__vector_52+0x42>
		tc_tce0_ccd_callback();
    1082:	19 95       	eicall
	}
}
    1084:	ff 91       	pop	r31
    1086:	ef 91       	pop	r30
    1088:	bf 91       	pop	r27
    108a:	af 91       	pop	r26
    108c:	9f 91       	pop	r25
    108e:	8f 91       	pop	r24
    1090:	7f 91       	pop	r23
    1092:	6f 91       	pop	r22
    1094:	5f 91       	pop	r21
    1096:	4f 91       	pop	r20
    1098:	3f 91       	pop	r19
    109a:	2f 91       	pop	r18
    109c:	0f 90       	pop	r0
    109e:	0b be       	out	0x3b, r0	; 59
    10a0:	0f 90       	pop	r0
    10a2:	09 be       	out	0x39, r0	; 57
    10a4:	0f 90       	pop	r0
    10a6:	08 be       	out	0x38, r0	; 56
    10a8:	0f 90       	pop	r0
    10aa:	0f be       	out	0x3f, r0	; 63
    10ac:	0f 90       	pop	r0
    10ae:	1f 90       	pop	r1
    10b0:	18 95       	reti

000010b2 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    10b2:	1f 92       	push	r1
    10b4:	0f 92       	push	r0
    10b6:	0f b6       	in	r0, 0x3f	; 63
    10b8:	0f 92       	push	r0
    10ba:	11 24       	eor	r1, r1
    10bc:	08 b6       	in	r0, 0x38	; 56
    10be:	0f 92       	push	r0
    10c0:	18 be       	out	0x38, r1	; 56
    10c2:	09 b6       	in	r0, 0x39	; 57
    10c4:	0f 92       	push	r0
    10c6:	19 be       	out	0x39, r1	; 57
    10c8:	0b b6       	in	r0, 0x3b	; 59
    10ca:	0f 92       	push	r0
    10cc:	1b be       	out	0x3b, r1	; 59
    10ce:	2f 93       	push	r18
    10d0:	3f 93       	push	r19
    10d2:	4f 93       	push	r20
    10d4:	5f 93       	push	r21
    10d6:	6f 93       	push	r22
    10d8:	7f 93       	push	r23
    10da:	8f 93       	push	r24
    10dc:	9f 93       	push	r25
    10de:	af 93       	push	r26
    10e0:	bf 93       	push	r27
    10e2:	ef 93       	push	r30
    10e4:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    10e6:	e0 91 84 20 	lds	r30, 0x2084	; 0x802084 <tc_tce1_ovf_callback>
    10ea:	f0 91 85 20 	lds	r31, 0x2085	; 0x802085 <tc_tce1_ovf_callback+0x1>
    10ee:	30 97       	sbiw	r30, 0x00	; 0
    10f0:	09 f0       	breq	.+2      	; 0x10f4 <__vector_53+0x42>
		tc_tce1_ovf_callback();
    10f2:	19 95       	eicall
	}
}
    10f4:	ff 91       	pop	r31
    10f6:	ef 91       	pop	r30
    10f8:	bf 91       	pop	r27
    10fa:	af 91       	pop	r26
    10fc:	9f 91       	pop	r25
    10fe:	8f 91       	pop	r24
    1100:	7f 91       	pop	r23
    1102:	6f 91       	pop	r22
    1104:	5f 91       	pop	r21
    1106:	4f 91       	pop	r20
    1108:	3f 91       	pop	r19
    110a:	2f 91       	pop	r18
    110c:	0f 90       	pop	r0
    110e:	0b be       	out	0x3b, r0	; 59
    1110:	0f 90       	pop	r0
    1112:	09 be       	out	0x39, r0	; 57
    1114:	0f 90       	pop	r0
    1116:	08 be       	out	0x38, r0	; 56
    1118:	0f 90       	pop	r0
    111a:	0f be       	out	0x3f, r0	; 63
    111c:	0f 90       	pop	r0
    111e:	1f 90       	pop	r1
    1120:	18 95       	reti

00001122 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    1122:	1f 92       	push	r1
    1124:	0f 92       	push	r0
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	0f 92       	push	r0
    112a:	11 24       	eor	r1, r1
    112c:	08 b6       	in	r0, 0x38	; 56
    112e:	0f 92       	push	r0
    1130:	18 be       	out	0x38, r1	; 56
    1132:	09 b6       	in	r0, 0x39	; 57
    1134:	0f 92       	push	r0
    1136:	19 be       	out	0x39, r1	; 57
    1138:	0b b6       	in	r0, 0x3b	; 59
    113a:	0f 92       	push	r0
    113c:	1b be       	out	0x3b, r1	; 59
    113e:	2f 93       	push	r18
    1140:	3f 93       	push	r19
    1142:	4f 93       	push	r20
    1144:	5f 93       	push	r21
    1146:	6f 93       	push	r22
    1148:	7f 93       	push	r23
    114a:	8f 93       	push	r24
    114c:	9f 93       	push	r25
    114e:	af 93       	push	r26
    1150:	bf 93       	push	r27
    1152:	ef 93       	push	r30
    1154:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    1156:	e0 91 82 20 	lds	r30, 0x2082	; 0x802082 <tc_tce1_err_callback>
    115a:	f0 91 83 20 	lds	r31, 0x2083	; 0x802083 <tc_tce1_err_callback+0x1>
    115e:	30 97       	sbiw	r30, 0x00	; 0
    1160:	09 f0       	breq	.+2      	; 0x1164 <__vector_54+0x42>
		tc_tce1_err_callback();
    1162:	19 95       	eicall
	}
}
    1164:	ff 91       	pop	r31
    1166:	ef 91       	pop	r30
    1168:	bf 91       	pop	r27
    116a:	af 91       	pop	r26
    116c:	9f 91       	pop	r25
    116e:	8f 91       	pop	r24
    1170:	7f 91       	pop	r23
    1172:	6f 91       	pop	r22
    1174:	5f 91       	pop	r21
    1176:	4f 91       	pop	r20
    1178:	3f 91       	pop	r19
    117a:	2f 91       	pop	r18
    117c:	0f 90       	pop	r0
    117e:	0b be       	out	0x3b, r0	; 59
    1180:	0f 90       	pop	r0
    1182:	09 be       	out	0x39, r0	; 57
    1184:	0f 90       	pop	r0
    1186:	08 be       	out	0x38, r0	; 56
    1188:	0f 90       	pop	r0
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	0f 90       	pop	r0
    118e:	1f 90       	pop	r1
    1190:	18 95       	reti

00001192 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    1192:	1f 92       	push	r1
    1194:	0f 92       	push	r0
    1196:	0f b6       	in	r0, 0x3f	; 63
    1198:	0f 92       	push	r0
    119a:	11 24       	eor	r1, r1
    119c:	08 b6       	in	r0, 0x38	; 56
    119e:	0f 92       	push	r0
    11a0:	18 be       	out	0x38, r1	; 56
    11a2:	09 b6       	in	r0, 0x39	; 57
    11a4:	0f 92       	push	r0
    11a6:	19 be       	out	0x39, r1	; 57
    11a8:	0b b6       	in	r0, 0x3b	; 59
    11aa:	0f 92       	push	r0
    11ac:	1b be       	out	0x3b, r1	; 59
    11ae:	2f 93       	push	r18
    11b0:	3f 93       	push	r19
    11b2:	4f 93       	push	r20
    11b4:	5f 93       	push	r21
    11b6:	6f 93       	push	r22
    11b8:	7f 93       	push	r23
    11ba:	8f 93       	push	r24
    11bc:	9f 93       	push	r25
    11be:	af 93       	push	r26
    11c0:	bf 93       	push	r27
    11c2:	ef 93       	push	r30
    11c4:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    11c6:	e0 91 80 20 	lds	r30, 0x2080	; 0x802080 <tc_tce1_cca_callback>
    11ca:	f0 91 81 20 	lds	r31, 0x2081	; 0x802081 <tc_tce1_cca_callback+0x1>
    11ce:	30 97       	sbiw	r30, 0x00	; 0
    11d0:	09 f0       	breq	.+2      	; 0x11d4 <__vector_55+0x42>
		tc_tce1_cca_callback();
    11d2:	19 95       	eicall
	}
}
    11d4:	ff 91       	pop	r31
    11d6:	ef 91       	pop	r30
    11d8:	bf 91       	pop	r27
    11da:	af 91       	pop	r26
    11dc:	9f 91       	pop	r25
    11de:	8f 91       	pop	r24
    11e0:	7f 91       	pop	r23
    11e2:	6f 91       	pop	r22
    11e4:	5f 91       	pop	r21
    11e6:	4f 91       	pop	r20
    11e8:	3f 91       	pop	r19
    11ea:	2f 91       	pop	r18
    11ec:	0f 90       	pop	r0
    11ee:	0b be       	out	0x3b, r0	; 59
    11f0:	0f 90       	pop	r0
    11f2:	09 be       	out	0x39, r0	; 57
    11f4:	0f 90       	pop	r0
    11f6:	08 be       	out	0x38, r0	; 56
    11f8:	0f 90       	pop	r0
    11fa:	0f be       	out	0x3f, r0	; 63
    11fc:	0f 90       	pop	r0
    11fe:	1f 90       	pop	r1
    1200:	18 95       	reti

00001202 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    1202:	1f 92       	push	r1
    1204:	0f 92       	push	r0
    1206:	0f b6       	in	r0, 0x3f	; 63
    1208:	0f 92       	push	r0
    120a:	11 24       	eor	r1, r1
    120c:	08 b6       	in	r0, 0x38	; 56
    120e:	0f 92       	push	r0
    1210:	18 be       	out	0x38, r1	; 56
    1212:	09 b6       	in	r0, 0x39	; 57
    1214:	0f 92       	push	r0
    1216:	19 be       	out	0x39, r1	; 57
    1218:	0b b6       	in	r0, 0x3b	; 59
    121a:	0f 92       	push	r0
    121c:	1b be       	out	0x3b, r1	; 59
    121e:	2f 93       	push	r18
    1220:	3f 93       	push	r19
    1222:	4f 93       	push	r20
    1224:	5f 93       	push	r21
    1226:	6f 93       	push	r22
    1228:	7f 93       	push	r23
    122a:	8f 93       	push	r24
    122c:	9f 93       	push	r25
    122e:	af 93       	push	r26
    1230:	bf 93       	push	r27
    1232:	ef 93       	push	r30
    1234:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    1236:	e0 91 7e 20 	lds	r30, 0x207E	; 0x80207e <tc_tce1_ccb_callback>
    123a:	f0 91 7f 20 	lds	r31, 0x207F	; 0x80207f <tc_tce1_ccb_callback+0x1>
    123e:	30 97       	sbiw	r30, 0x00	; 0
    1240:	09 f0       	breq	.+2      	; 0x1244 <__vector_56+0x42>
		tc_tce1_ccb_callback();
    1242:	19 95       	eicall
	}
}
    1244:	ff 91       	pop	r31
    1246:	ef 91       	pop	r30
    1248:	bf 91       	pop	r27
    124a:	af 91       	pop	r26
    124c:	9f 91       	pop	r25
    124e:	8f 91       	pop	r24
    1250:	7f 91       	pop	r23
    1252:	6f 91       	pop	r22
    1254:	5f 91       	pop	r21
    1256:	4f 91       	pop	r20
    1258:	3f 91       	pop	r19
    125a:	2f 91       	pop	r18
    125c:	0f 90       	pop	r0
    125e:	0b be       	out	0x3b, r0	; 59
    1260:	0f 90       	pop	r0
    1262:	09 be       	out	0x39, r0	; 57
    1264:	0f 90       	pop	r0
    1266:	08 be       	out	0x38, r0	; 56
    1268:	0f 90       	pop	r0
    126a:	0f be       	out	0x3f, r0	; 63
    126c:	0f 90       	pop	r0
    126e:	1f 90       	pop	r1
    1270:	18 95       	reti

00001272 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    1272:	1f 92       	push	r1
    1274:	0f 92       	push	r0
    1276:	0f b6       	in	r0, 0x3f	; 63
    1278:	0f 92       	push	r0
    127a:	11 24       	eor	r1, r1
    127c:	08 b6       	in	r0, 0x38	; 56
    127e:	0f 92       	push	r0
    1280:	18 be       	out	0x38, r1	; 56
    1282:	09 b6       	in	r0, 0x39	; 57
    1284:	0f 92       	push	r0
    1286:	19 be       	out	0x39, r1	; 57
    1288:	0b b6       	in	r0, 0x3b	; 59
    128a:	0f 92       	push	r0
    128c:	1b be       	out	0x3b, r1	; 59
    128e:	2f 93       	push	r18
    1290:	3f 93       	push	r19
    1292:	4f 93       	push	r20
    1294:	5f 93       	push	r21
    1296:	6f 93       	push	r22
    1298:	7f 93       	push	r23
    129a:	8f 93       	push	r24
    129c:	9f 93       	push	r25
    129e:	af 93       	push	r26
    12a0:	bf 93       	push	r27
    12a2:	ef 93       	push	r30
    12a4:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    12a6:	e0 91 7c 20 	lds	r30, 0x207C	; 0x80207c <tc_tcf0_ovf_callback>
    12aa:	f0 91 7d 20 	lds	r31, 0x207D	; 0x80207d <tc_tcf0_ovf_callback+0x1>
    12ae:	30 97       	sbiw	r30, 0x00	; 0
    12b0:	09 f0       	breq	.+2      	; 0x12b4 <__vector_108+0x42>
		tc_tcf0_ovf_callback();
    12b2:	19 95       	eicall
	}
}
    12b4:	ff 91       	pop	r31
    12b6:	ef 91       	pop	r30
    12b8:	bf 91       	pop	r27
    12ba:	af 91       	pop	r26
    12bc:	9f 91       	pop	r25
    12be:	8f 91       	pop	r24
    12c0:	7f 91       	pop	r23
    12c2:	6f 91       	pop	r22
    12c4:	5f 91       	pop	r21
    12c6:	4f 91       	pop	r20
    12c8:	3f 91       	pop	r19
    12ca:	2f 91       	pop	r18
    12cc:	0f 90       	pop	r0
    12ce:	0b be       	out	0x3b, r0	; 59
    12d0:	0f 90       	pop	r0
    12d2:	09 be       	out	0x39, r0	; 57
    12d4:	0f 90       	pop	r0
    12d6:	08 be       	out	0x38, r0	; 56
    12d8:	0f 90       	pop	r0
    12da:	0f be       	out	0x3f, r0	; 63
    12dc:	0f 90       	pop	r0
    12de:	1f 90       	pop	r1
    12e0:	18 95       	reti

000012e2 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    12e2:	1f 92       	push	r1
    12e4:	0f 92       	push	r0
    12e6:	0f b6       	in	r0, 0x3f	; 63
    12e8:	0f 92       	push	r0
    12ea:	11 24       	eor	r1, r1
    12ec:	08 b6       	in	r0, 0x38	; 56
    12ee:	0f 92       	push	r0
    12f0:	18 be       	out	0x38, r1	; 56
    12f2:	09 b6       	in	r0, 0x39	; 57
    12f4:	0f 92       	push	r0
    12f6:	19 be       	out	0x39, r1	; 57
    12f8:	0b b6       	in	r0, 0x3b	; 59
    12fa:	0f 92       	push	r0
    12fc:	1b be       	out	0x3b, r1	; 59
    12fe:	2f 93       	push	r18
    1300:	3f 93       	push	r19
    1302:	4f 93       	push	r20
    1304:	5f 93       	push	r21
    1306:	6f 93       	push	r22
    1308:	7f 93       	push	r23
    130a:	8f 93       	push	r24
    130c:	9f 93       	push	r25
    130e:	af 93       	push	r26
    1310:	bf 93       	push	r27
    1312:	ef 93       	push	r30
    1314:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    1316:	e0 91 7a 20 	lds	r30, 0x207A	; 0x80207a <tc_tcf0_err_callback>
    131a:	f0 91 7b 20 	lds	r31, 0x207B	; 0x80207b <tc_tcf0_err_callback+0x1>
    131e:	30 97       	sbiw	r30, 0x00	; 0
    1320:	09 f0       	breq	.+2      	; 0x1324 <__vector_109+0x42>
		tc_tcf0_err_callback();
    1322:	19 95       	eicall
	}
}
    1324:	ff 91       	pop	r31
    1326:	ef 91       	pop	r30
    1328:	bf 91       	pop	r27
    132a:	af 91       	pop	r26
    132c:	9f 91       	pop	r25
    132e:	8f 91       	pop	r24
    1330:	7f 91       	pop	r23
    1332:	6f 91       	pop	r22
    1334:	5f 91       	pop	r21
    1336:	4f 91       	pop	r20
    1338:	3f 91       	pop	r19
    133a:	2f 91       	pop	r18
    133c:	0f 90       	pop	r0
    133e:	0b be       	out	0x3b, r0	; 59
    1340:	0f 90       	pop	r0
    1342:	09 be       	out	0x39, r0	; 57
    1344:	0f 90       	pop	r0
    1346:	08 be       	out	0x38, r0	; 56
    1348:	0f 90       	pop	r0
    134a:	0f be       	out	0x3f, r0	; 63
    134c:	0f 90       	pop	r0
    134e:	1f 90       	pop	r1
    1350:	18 95       	reti

00001352 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    1352:	1f 92       	push	r1
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	0f 92       	push	r0
    135a:	11 24       	eor	r1, r1
    135c:	08 b6       	in	r0, 0x38	; 56
    135e:	0f 92       	push	r0
    1360:	18 be       	out	0x38, r1	; 56
    1362:	09 b6       	in	r0, 0x39	; 57
    1364:	0f 92       	push	r0
    1366:	19 be       	out	0x39, r1	; 57
    1368:	0b b6       	in	r0, 0x3b	; 59
    136a:	0f 92       	push	r0
    136c:	1b be       	out	0x3b, r1	; 59
    136e:	2f 93       	push	r18
    1370:	3f 93       	push	r19
    1372:	4f 93       	push	r20
    1374:	5f 93       	push	r21
    1376:	6f 93       	push	r22
    1378:	7f 93       	push	r23
    137a:	8f 93       	push	r24
    137c:	9f 93       	push	r25
    137e:	af 93       	push	r26
    1380:	bf 93       	push	r27
    1382:	ef 93       	push	r30
    1384:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    1386:	e0 91 78 20 	lds	r30, 0x2078	; 0x802078 <tc_tcf0_cca_callback>
    138a:	f0 91 79 20 	lds	r31, 0x2079	; 0x802079 <tc_tcf0_cca_callback+0x1>
    138e:	30 97       	sbiw	r30, 0x00	; 0
    1390:	09 f0       	breq	.+2      	; 0x1394 <__vector_110+0x42>
		tc_tcf0_cca_callback();
    1392:	19 95       	eicall
	}
}
    1394:	ff 91       	pop	r31
    1396:	ef 91       	pop	r30
    1398:	bf 91       	pop	r27
    139a:	af 91       	pop	r26
    139c:	9f 91       	pop	r25
    139e:	8f 91       	pop	r24
    13a0:	7f 91       	pop	r23
    13a2:	6f 91       	pop	r22
    13a4:	5f 91       	pop	r21
    13a6:	4f 91       	pop	r20
    13a8:	3f 91       	pop	r19
    13aa:	2f 91       	pop	r18
    13ac:	0f 90       	pop	r0
    13ae:	0b be       	out	0x3b, r0	; 59
    13b0:	0f 90       	pop	r0
    13b2:	09 be       	out	0x39, r0	; 57
    13b4:	0f 90       	pop	r0
    13b6:	08 be       	out	0x38, r0	; 56
    13b8:	0f 90       	pop	r0
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	0f 90       	pop	r0
    13be:	1f 90       	pop	r1
    13c0:	18 95       	reti

000013c2 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    13c2:	1f 92       	push	r1
    13c4:	0f 92       	push	r0
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	0f 92       	push	r0
    13ca:	11 24       	eor	r1, r1
    13cc:	08 b6       	in	r0, 0x38	; 56
    13ce:	0f 92       	push	r0
    13d0:	18 be       	out	0x38, r1	; 56
    13d2:	09 b6       	in	r0, 0x39	; 57
    13d4:	0f 92       	push	r0
    13d6:	19 be       	out	0x39, r1	; 57
    13d8:	0b b6       	in	r0, 0x3b	; 59
    13da:	0f 92       	push	r0
    13dc:	1b be       	out	0x3b, r1	; 59
    13de:	2f 93       	push	r18
    13e0:	3f 93       	push	r19
    13e2:	4f 93       	push	r20
    13e4:	5f 93       	push	r21
    13e6:	6f 93       	push	r22
    13e8:	7f 93       	push	r23
    13ea:	8f 93       	push	r24
    13ec:	9f 93       	push	r25
    13ee:	af 93       	push	r26
    13f0:	bf 93       	push	r27
    13f2:	ef 93       	push	r30
    13f4:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    13f6:	e0 91 76 20 	lds	r30, 0x2076	; 0x802076 <tc_tcf0_ccb_callback>
    13fa:	f0 91 77 20 	lds	r31, 0x2077	; 0x802077 <tc_tcf0_ccb_callback+0x1>
    13fe:	30 97       	sbiw	r30, 0x00	; 0
    1400:	09 f0       	breq	.+2      	; 0x1404 <__vector_111+0x42>
		tc_tcf0_ccb_callback();
    1402:	19 95       	eicall
	}
}
    1404:	ff 91       	pop	r31
    1406:	ef 91       	pop	r30
    1408:	bf 91       	pop	r27
    140a:	af 91       	pop	r26
    140c:	9f 91       	pop	r25
    140e:	8f 91       	pop	r24
    1410:	7f 91       	pop	r23
    1412:	6f 91       	pop	r22
    1414:	5f 91       	pop	r21
    1416:	4f 91       	pop	r20
    1418:	3f 91       	pop	r19
    141a:	2f 91       	pop	r18
    141c:	0f 90       	pop	r0
    141e:	0b be       	out	0x3b, r0	; 59
    1420:	0f 90       	pop	r0
    1422:	09 be       	out	0x39, r0	; 57
    1424:	0f 90       	pop	r0
    1426:	08 be       	out	0x38, r0	; 56
    1428:	0f 90       	pop	r0
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	0f 90       	pop	r0
    142e:	1f 90       	pop	r1
    1430:	18 95       	reti

00001432 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    1432:	1f 92       	push	r1
    1434:	0f 92       	push	r0
    1436:	0f b6       	in	r0, 0x3f	; 63
    1438:	0f 92       	push	r0
    143a:	11 24       	eor	r1, r1
    143c:	08 b6       	in	r0, 0x38	; 56
    143e:	0f 92       	push	r0
    1440:	18 be       	out	0x38, r1	; 56
    1442:	09 b6       	in	r0, 0x39	; 57
    1444:	0f 92       	push	r0
    1446:	19 be       	out	0x39, r1	; 57
    1448:	0b b6       	in	r0, 0x3b	; 59
    144a:	0f 92       	push	r0
    144c:	1b be       	out	0x3b, r1	; 59
    144e:	2f 93       	push	r18
    1450:	3f 93       	push	r19
    1452:	4f 93       	push	r20
    1454:	5f 93       	push	r21
    1456:	6f 93       	push	r22
    1458:	7f 93       	push	r23
    145a:	8f 93       	push	r24
    145c:	9f 93       	push	r25
    145e:	af 93       	push	r26
    1460:	bf 93       	push	r27
    1462:	ef 93       	push	r30
    1464:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    1466:	e0 91 74 20 	lds	r30, 0x2074	; 0x802074 <tc_tcf0_ccc_callback>
    146a:	f0 91 75 20 	lds	r31, 0x2075	; 0x802075 <tc_tcf0_ccc_callback+0x1>
    146e:	30 97       	sbiw	r30, 0x00	; 0
    1470:	09 f0       	breq	.+2      	; 0x1474 <__vector_112+0x42>
		tc_tcf0_ccc_callback();
    1472:	19 95       	eicall
	}
}
    1474:	ff 91       	pop	r31
    1476:	ef 91       	pop	r30
    1478:	bf 91       	pop	r27
    147a:	af 91       	pop	r26
    147c:	9f 91       	pop	r25
    147e:	8f 91       	pop	r24
    1480:	7f 91       	pop	r23
    1482:	6f 91       	pop	r22
    1484:	5f 91       	pop	r21
    1486:	4f 91       	pop	r20
    1488:	3f 91       	pop	r19
    148a:	2f 91       	pop	r18
    148c:	0f 90       	pop	r0
    148e:	0b be       	out	0x3b, r0	; 59
    1490:	0f 90       	pop	r0
    1492:	09 be       	out	0x39, r0	; 57
    1494:	0f 90       	pop	r0
    1496:	08 be       	out	0x38, r0	; 56
    1498:	0f 90       	pop	r0
    149a:	0f be       	out	0x3f, r0	; 63
    149c:	0f 90       	pop	r0
    149e:	1f 90       	pop	r1
    14a0:	18 95       	reti

000014a2 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    14a2:	1f 92       	push	r1
    14a4:	0f 92       	push	r0
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	0f 92       	push	r0
    14aa:	11 24       	eor	r1, r1
    14ac:	08 b6       	in	r0, 0x38	; 56
    14ae:	0f 92       	push	r0
    14b0:	18 be       	out	0x38, r1	; 56
    14b2:	09 b6       	in	r0, 0x39	; 57
    14b4:	0f 92       	push	r0
    14b6:	19 be       	out	0x39, r1	; 57
    14b8:	0b b6       	in	r0, 0x3b	; 59
    14ba:	0f 92       	push	r0
    14bc:	1b be       	out	0x3b, r1	; 59
    14be:	2f 93       	push	r18
    14c0:	3f 93       	push	r19
    14c2:	4f 93       	push	r20
    14c4:	5f 93       	push	r21
    14c6:	6f 93       	push	r22
    14c8:	7f 93       	push	r23
    14ca:	8f 93       	push	r24
    14cc:	9f 93       	push	r25
    14ce:	af 93       	push	r26
    14d0:	bf 93       	push	r27
    14d2:	ef 93       	push	r30
    14d4:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    14d6:	e0 91 72 20 	lds	r30, 0x2072	; 0x802072 <tc_tcf0_ccd_callback>
    14da:	f0 91 73 20 	lds	r31, 0x2073	; 0x802073 <tc_tcf0_ccd_callback+0x1>
    14de:	30 97       	sbiw	r30, 0x00	; 0
    14e0:	09 f0       	breq	.+2      	; 0x14e4 <__vector_113+0x42>
		tc_tcf0_ccd_callback();
    14e2:	19 95       	eicall
	}
}
    14e4:	ff 91       	pop	r31
    14e6:	ef 91       	pop	r30
    14e8:	bf 91       	pop	r27
    14ea:	af 91       	pop	r26
    14ec:	9f 91       	pop	r25
    14ee:	8f 91       	pop	r24
    14f0:	7f 91       	pop	r23
    14f2:	6f 91       	pop	r22
    14f4:	5f 91       	pop	r21
    14f6:	4f 91       	pop	r20
    14f8:	3f 91       	pop	r19
    14fa:	2f 91       	pop	r18
    14fc:	0f 90       	pop	r0
    14fe:	0b be       	out	0x3b, r0	; 59
    1500:	0f 90       	pop	r0
    1502:	09 be       	out	0x39, r0	; 57
    1504:	0f 90       	pop	r0
    1506:	08 be       	out	0x38, r0	; 56
    1508:	0f 90       	pop	r0
    150a:	0f be       	out	0x3f, r0	; 63
    150c:	0f 90       	pop	r0
    150e:	1f 90       	pop	r1
    1510:	18 95       	reti

00001512 <__vector_114>:
 *
 * This function will handle interrupt on Timer Counter F1 overflow and
 * call the callback function.
 */
ISR(TCF1_OVF_vect)
{
    1512:	1f 92       	push	r1
    1514:	0f 92       	push	r0
    1516:	0f b6       	in	r0, 0x3f	; 63
    1518:	0f 92       	push	r0
    151a:	11 24       	eor	r1, r1
    151c:	08 b6       	in	r0, 0x38	; 56
    151e:	0f 92       	push	r0
    1520:	18 be       	out	0x38, r1	; 56
    1522:	09 b6       	in	r0, 0x39	; 57
    1524:	0f 92       	push	r0
    1526:	19 be       	out	0x39, r1	; 57
    1528:	0b b6       	in	r0, 0x3b	; 59
    152a:	0f 92       	push	r0
    152c:	1b be       	out	0x3b, r1	; 59
    152e:	2f 93       	push	r18
    1530:	3f 93       	push	r19
    1532:	4f 93       	push	r20
    1534:	5f 93       	push	r21
    1536:	6f 93       	push	r22
    1538:	7f 93       	push	r23
    153a:	8f 93       	push	r24
    153c:	9f 93       	push	r25
    153e:	af 93       	push	r26
    1540:	bf 93       	push	r27
    1542:	ef 93       	push	r30
    1544:	ff 93       	push	r31
	if (tc_tcf1_ovf_callback) {
    1546:	e0 91 70 20 	lds	r30, 0x2070	; 0x802070 <tc_tcf1_ovf_callback>
    154a:	f0 91 71 20 	lds	r31, 0x2071	; 0x802071 <tc_tcf1_ovf_callback+0x1>
    154e:	30 97       	sbiw	r30, 0x00	; 0
    1550:	09 f0       	breq	.+2      	; 0x1554 <__vector_114+0x42>
		tc_tcf1_ovf_callback();
    1552:	19 95       	eicall
	}
}
    1554:	ff 91       	pop	r31
    1556:	ef 91       	pop	r30
    1558:	bf 91       	pop	r27
    155a:	af 91       	pop	r26
    155c:	9f 91       	pop	r25
    155e:	8f 91       	pop	r24
    1560:	7f 91       	pop	r23
    1562:	6f 91       	pop	r22
    1564:	5f 91       	pop	r21
    1566:	4f 91       	pop	r20
    1568:	3f 91       	pop	r19
    156a:	2f 91       	pop	r18
    156c:	0f 90       	pop	r0
    156e:	0b be       	out	0x3b, r0	; 59
    1570:	0f 90       	pop	r0
    1572:	09 be       	out	0x39, r0	; 57
    1574:	0f 90       	pop	r0
    1576:	08 be       	out	0x38, r0	; 56
    1578:	0f 90       	pop	r0
    157a:	0f be       	out	0x3f, r0	; 63
    157c:	0f 90       	pop	r0
    157e:	1f 90       	pop	r1
    1580:	18 95       	reti

00001582 <__vector_115>:
 *
 * This function will handle interrupt on Timer Counter F1 error and
 * call the callback function.
 */
ISR(TCF1_ERR_vect)
{
    1582:	1f 92       	push	r1
    1584:	0f 92       	push	r0
    1586:	0f b6       	in	r0, 0x3f	; 63
    1588:	0f 92       	push	r0
    158a:	11 24       	eor	r1, r1
    158c:	08 b6       	in	r0, 0x38	; 56
    158e:	0f 92       	push	r0
    1590:	18 be       	out	0x38, r1	; 56
    1592:	09 b6       	in	r0, 0x39	; 57
    1594:	0f 92       	push	r0
    1596:	19 be       	out	0x39, r1	; 57
    1598:	0b b6       	in	r0, 0x3b	; 59
    159a:	0f 92       	push	r0
    159c:	1b be       	out	0x3b, r1	; 59
    159e:	2f 93       	push	r18
    15a0:	3f 93       	push	r19
    15a2:	4f 93       	push	r20
    15a4:	5f 93       	push	r21
    15a6:	6f 93       	push	r22
    15a8:	7f 93       	push	r23
    15aa:	8f 93       	push	r24
    15ac:	9f 93       	push	r25
    15ae:	af 93       	push	r26
    15b0:	bf 93       	push	r27
    15b2:	ef 93       	push	r30
    15b4:	ff 93       	push	r31
	if (tc_tcf1_err_callback) {
    15b6:	e0 91 6e 20 	lds	r30, 0x206E	; 0x80206e <tc_tcf1_err_callback>
    15ba:	f0 91 6f 20 	lds	r31, 0x206F	; 0x80206f <tc_tcf1_err_callback+0x1>
    15be:	30 97       	sbiw	r30, 0x00	; 0
    15c0:	09 f0       	breq	.+2      	; 0x15c4 <__vector_115+0x42>
		tc_tcf1_err_callback();
    15c2:	19 95       	eicall
	}
}
    15c4:	ff 91       	pop	r31
    15c6:	ef 91       	pop	r30
    15c8:	bf 91       	pop	r27
    15ca:	af 91       	pop	r26
    15cc:	9f 91       	pop	r25
    15ce:	8f 91       	pop	r24
    15d0:	7f 91       	pop	r23
    15d2:	6f 91       	pop	r22
    15d4:	5f 91       	pop	r21
    15d6:	4f 91       	pop	r20
    15d8:	3f 91       	pop	r19
    15da:	2f 91       	pop	r18
    15dc:	0f 90       	pop	r0
    15de:	0b be       	out	0x3b, r0	; 59
    15e0:	0f 90       	pop	r0
    15e2:	09 be       	out	0x39, r0	; 57
    15e4:	0f 90       	pop	r0
    15e6:	08 be       	out	0x38, r0	; 56
    15e8:	0f 90       	pop	r0
    15ea:	0f be       	out	0x3f, r0	; 63
    15ec:	0f 90       	pop	r0
    15ee:	1f 90       	pop	r1
    15f0:	18 95       	reti

000015f2 <__vector_116>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF1_CCA_vect)
{
    15f2:	1f 92       	push	r1
    15f4:	0f 92       	push	r0
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	0f 92       	push	r0
    15fa:	11 24       	eor	r1, r1
    15fc:	08 b6       	in	r0, 0x38	; 56
    15fe:	0f 92       	push	r0
    1600:	18 be       	out	0x38, r1	; 56
    1602:	09 b6       	in	r0, 0x39	; 57
    1604:	0f 92       	push	r0
    1606:	19 be       	out	0x39, r1	; 57
    1608:	0b b6       	in	r0, 0x3b	; 59
    160a:	0f 92       	push	r0
    160c:	1b be       	out	0x3b, r1	; 59
    160e:	2f 93       	push	r18
    1610:	3f 93       	push	r19
    1612:	4f 93       	push	r20
    1614:	5f 93       	push	r21
    1616:	6f 93       	push	r22
    1618:	7f 93       	push	r23
    161a:	8f 93       	push	r24
    161c:	9f 93       	push	r25
    161e:	af 93       	push	r26
    1620:	bf 93       	push	r27
    1622:	ef 93       	push	r30
    1624:	ff 93       	push	r31
	if (tc_tcf1_cca_callback) {
    1626:	e0 91 6c 20 	lds	r30, 0x206C	; 0x80206c <tc_tcf1_cca_callback>
    162a:	f0 91 6d 20 	lds	r31, 0x206D	; 0x80206d <tc_tcf1_cca_callback+0x1>
    162e:	30 97       	sbiw	r30, 0x00	; 0
    1630:	09 f0       	breq	.+2      	; 0x1634 <__vector_116+0x42>
		tc_tcf1_cca_callback();
    1632:	19 95       	eicall
	}
}
    1634:	ff 91       	pop	r31
    1636:	ef 91       	pop	r30
    1638:	bf 91       	pop	r27
    163a:	af 91       	pop	r26
    163c:	9f 91       	pop	r25
    163e:	8f 91       	pop	r24
    1640:	7f 91       	pop	r23
    1642:	6f 91       	pop	r22
    1644:	5f 91       	pop	r21
    1646:	4f 91       	pop	r20
    1648:	3f 91       	pop	r19
    164a:	2f 91       	pop	r18
    164c:	0f 90       	pop	r0
    164e:	0b be       	out	0x3b, r0	; 59
    1650:	0f 90       	pop	r0
    1652:	09 be       	out	0x39, r0	; 57
    1654:	0f 90       	pop	r0
    1656:	08 be       	out	0x38, r0	; 56
    1658:	0f 90       	pop	r0
    165a:	0f be       	out	0x3f, r0	; 63
    165c:	0f 90       	pop	r0
    165e:	1f 90       	pop	r1
    1660:	18 95       	reti

00001662 <__vector_117>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF1_CCB_vect)
{
    1662:	1f 92       	push	r1
    1664:	0f 92       	push	r0
    1666:	0f b6       	in	r0, 0x3f	; 63
    1668:	0f 92       	push	r0
    166a:	11 24       	eor	r1, r1
    166c:	08 b6       	in	r0, 0x38	; 56
    166e:	0f 92       	push	r0
    1670:	18 be       	out	0x38, r1	; 56
    1672:	09 b6       	in	r0, 0x39	; 57
    1674:	0f 92       	push	r0
    1676:	19 be       	out	0x39, r1	; 57
    1678:	0b b6       	in	r0, 0x3b	; 59
    167a:	0f 92       	push	r0
    167c:	1b be       	out	0x3b, r1	; 59
    167e:	2f 93       	push	r18
    1680:	3f 93       	push	r19
    1682:	4f 93       	push	r20
    1684:	5f 93       	push	r21
    1686:	6f 93       	push	r22
    1688:	7f 93       	push	r23
    168a:	8f 93       	push	r24
    168c:	9f 93       	push	r25
    168e:	af 93       	push	r26
    1690:	bf 93       	push	r27
    1692:	ef 93       	push	r30
    1694:	ff 93       	push	r31
	if (tc_tcf1_ccb_callback) {
    1696:	e0 91 6a 20 	lds	r30, 0x206A	; 0x80206a <tc_tcf1_ccb_callback>
    169a:	f0 91 6b 20 	lds	r31, 0x206B	; 0x80206b <tc_tcf1_ccb_callback+0x1>
    169e:	30 97       	sbiw	r30, 0x00	; 0
    16a0:	09 f0       	breq	.+2      	; 0x16a4 <__vector_117+0x42>
		tc_tcf1_ccb_callback();
    16a2:	19 95       	eicall
	}
}
    16a4:	ff 91       	pop	r31
    16a6:	ef 91       	pop	r30
    16a8:	bf 91       	pop	r27
    16aa:	af 91       	pop	r26
    16ac:	9f 91       	pop	r25
    16ae:	8f 91       	pop	r24
    16b0:	7f 91       	pop	r23
    16b2:	6f 91       	pop	r22
    16b4:	5f 91       	pop	r21
    16b6:	4f 91       	pop	r20
    16b8:	3f 91       	pop	r19
    16ba:	2f 91       	pop	r18
    16bc:	0f 90       	pop	r0
    16be:	0b be       	out	0x3b, r0	; 59
    16c0:	0f 90       	pop	r0
    16c2:	09 be       	out	0x39, r0	; 57
    16c4:	0f 90       	pop	r0
    16c6:	08 be       	out	0x38, r0	; 56
    16c8:	0f 90       	pop	r0
    16ca:	0f be       	out	0x3f, r0	; 63
    16cc:	0f 90       	pop	r0
    16ce:	1f 90       	pop	r1
    16d0:	18 95       	reti

000016d2 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    16d2:	fc 01       	movw	r30, r24
    16d4:	91 81       	ldd	r25, Z+1	; 0x01
    16d6:	95 ff       	sbrs	r25, 5
    16d8:	fd cf       	rjmp	.-6      	; 0x16d4 <usart_putchar+0x2>
    16da:	60 83       	st	Z, r22
    16dc:	80 e0       	ldi	r24, 0x00	; 0
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	08 95       	ret

000016e2 <usart_getchar>:
    16e2:	fc 01       	movw	r30, r24
    16e4:	91 81       	ldd	r25, Z+1	; 0x01
    16e6:	99 23       	and	r25, r25
    16e8:	ec f7       	brge	.-6      	; 0x16e4 <usart_getchar+0x2>
    16ea:	80 81       	ld	r24, Z
    16ec:	08 95       	ret

000016ee <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    16ee:	4f 92       	push	r4
    16f0:	5f 92       	push	r5
    16f2:	6f 92       	push	r6
    16f4:	7f 92       	push	r7
    16f6:	8f 92       	push	r8
    16f8:	9f 92       	push	r9
    16fa:	af 92       	push	r10
    16fc:	bf 92       	push	r11
    16fe:	ef 92       	push	r14
    1700:	ff 92       	push	r15
    1702:	0f 93       	push	r16
    1704:	1f 93       	push	r17
    1706:	cf 93       	push	r28
    1708:	7c 01       	movw	r14, r24
    170a:	4a 01       	movw	r8, r20
    170c:	5b 01       	movw	r10, r22
    170e:	28 01       	movw	r4, r16
    1710:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1712:	fc 01       	movw	r30, r24
    1714:	84 81       	ldd	r24, Z+4	; 0x04
    1716:	82 ff       	sbrs	r24, 2
    1718:	16 c0       	rjmp	.+44     	; 0x1746 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    171a:	d9 01       	movw	r26, r18
    171c:	c8 01       	movw	r24, r16
    171e:	68 94       	set
    1720:	12 f8       	bld	r1, 2
    1722:	b6 95       	lsr	r27
    1724:	a7 95       	ror	r26
    1726:	97 95       	ror	r25
    1728:	87 95       	ror	r24
    172a:	16 94       	lsr	r1
    172c:	d1 f7       	brne	.-12     	; 0x1722 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    172e:	b9 01       	movw	r22, r18
    1730:	a8 01       	movw	r20, r16
    1732:	03 2e       	mov	r0, r19
    1734:	36 e1       	ldi	r19, 0x16	; 22
    1736:	76 95       	lsr	r23
    1738:	67 95       	ror	r22
    173a:	57 95       	ror	r21
    173c:	47 95       	ror	r20
    173e:	3a 95       	dec	r19
    1740:	d1 f7       	brne	.-12     	; 0x1736 <usart_set_baudrate+0x48>
    1742:	30 2d       	mov	r19, r0
    1744:	15 c0       	rjmp	.+42     	; 0x1770 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1746:	d9 01       	movw	r26, r18
    1748:	c8 01       	movw	r24, r16
    174a:	68 94       	set
    174c:	13 f8       	bld	r1, 3
    174e:	b6 95       	lsr	r27
    1750:	a7 95       	ror	r26
    1752:	97 95       	ror	r25
    1754:	87 95       	ror	r24
    1756:	16 94       	lsr	r1
    1758:	d1 f7       	brne	.-12     	; 0x174e <usart_set_baudrate+0x60>
		min_rate /= 2;
    175a:	b9 01       	movw	r22, r18
    175c:	a8 01       	movw	r20, r16
    175e:	03 2e       	mov	r0, r19
    1760:	37 e1       	ldi	r19, 0x17	; 23
    1762:	76 95       	lsr	r23
    1764:	67 95       	ror	r22
    1766:	57 95       	ror	r21
    1768:	47 95       	ror	r20
    176a:	3a 95       	dec	r19
    176c:	d1 f7       	brne	.-12     	; 0x1762 <usart_set_baudrate+0x74>
    176e:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1770:	88 15       	cp	r24, r8
    1772:	99 05       	cpc	r25, r9
    1774:	aa 05       	cpc	r26, r10
    1776:	bb 05       	cpc	r27, r11
    1778:	08 f4       	brcc	.+2      	; 0x177c <usart_set_baudrate+0x8e>
    177a:	a5 c0       	rjmp	.+330    	; 0x18c6 <usart_set_baudrate+0x1d8>
    177c:	84 16       	cp	r8, r20
    177e:	95 06       	cpc	r9, r21
    1780:	a6 06       	cpc	r10, r22
    1782:	b7 06       	cpc	r11, r23
    1784:	08 f4       	brcc	.+2      	; 0x1788 <usart_set_baudrate+0x9a>
    1786:	a1 c0       	rjmp	.+322    	; 0x18ca <usart_set_baudrate+0x1dc>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1788:	f7 01       	movw	r30, r14
    178a:	84 81       	ldd	r24, Z+4	; 0x04
    178c:	82 fd       	sbrc	r24, 2
    178e:	04 c0       	rjmp	.+8      	; 0x1798 <usart_set_baudrate+0xaa>
		baud *= 2;
    1790:	88 0c       	add	r8, r8
    1792:	99 1c       	adc	r9, r9
    1794:	aa 1c       	adc	r10, r10
    1796:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1798:	c3 01       	movw	r24, r6
    179a:	b2 01       	movw	r22, r4
    179c:	a5 01       	movw	r20, r10
    179e:	94 01       	movw	r18, r8
    17a0:	0e 94 4f 14 	call	0x289e	; 0x289e <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    17a4:	2f 3f       	cpi	r18, 0xFF	; 255
    17a6:	31 05       	cpc	r19, r1
    17a8:	41 05       	cpc	r20, r1
    17aa:	51 05       	cpc	r21, r1
    17ac:	08 f4       	brcc	.+2      	; 0x17b0 <usart_set_baudrate+0xc2>
    17ae:	8f c0       	rjmp	.+286    	; 0x18ce <usart_set_baudrate+0x1e0>
    17b0:	8f ef       	ldi	r24, 0xFF	; 255
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	a0 e0       	ldi	r26, 0x00	; 0
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	c9 ef       	ldi	r28, 0xF9	; 249
    17ba:	05 c0       	rjmp	.+10     	; 0x17c6 <usart_set_baudrate+0xd8>
    17bc:	28 17       	cp	r18, r24
    17be:	39 07       	cpc	r19, r25
    17c0:	4a 07       	cpc	r20, r26
    17c2:	5b 07       	cpc	r21, r27
    17c4:	58 f0       	brcs	.+22     	; 0x17dc <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    17c6:	88 0f       	add	r24, r24
    17c8:	99 1f       	adc	r25, r25
    17ca:	aa 1f       	adc	r26, r26
    17cc:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    17ce:	cd 3f       	cpi	r28, 0xFD	; 253
    17d0:	0c f4       	brge	.+2      	; 0x17d4 <usart_set_baudrate+0xe6>
			limit |= 1;
    17d2:	81 60       	ori	r24, 0x01	; 1
    17d4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    17d6:	c7 30       	cpi	r28, 0x07	; 7
    17d8:	89 f7       	brne	.-30     	; 0x17bc <usart_set_baudrate+0xce>
    17da:	4f c0       	rjmp	.+158    	; 0x187a <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    17dc:	cc 23       	and	r28, r28
    17de:	0c f0       	brlt	.+2      	; 0x17e2 <usart_set_baudrate+0xf4>
    17e0:	4c c0       	rjmp	.+152    	; 0x187a <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    17e2:	d5 01       	movw	r26, r10
    17e4:	c4 01       	movw	r24, r8
    17e6:	88 0f       	add	r24, r24
    17e8:	99 1f       	adc	r25, r25
    17ea:	aa 1f       	adc	r26, r26
    17ec:	bb 1f       	adc	r27, r27
    17ee:	88 0f       	add	r24, r24
    17f0:	99 1f       	adc	r25, r25
    17f2:	aa 1f       	adc	r26, r26
    17f4:	bb 1f       	adc	r27, r27
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	aa 1f       	adc	r26, r26
    17fc:	bb 1f       	adc	r27, r27
    17fe:	48 1a       	sub	r4, r24
    1800:	59 0a       	sbc	r5, r25
    1802:	6a 0a       	sbc	r6, r26
    1804:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1806:	ce 3f       	cpi	r28, 0xFE	; 254
    1808:	f4 f4       	brge	.+60     	; 0x1846 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    180a:	8d ef       	ldi	r24, 0xFD	; 253
    180c:	9f ef       	ldi	r25, 0xFF	; 255
    180e:	8c 1b       	sub	r24, r28
    1810:	91 09       	sbc	r25, r1
    1812:	c7 fd       	sbrc	r28, 7
    1814:	93 95       	inc	r25
    1816:	04 c0       	rjmp	.+8      	; 0x1820 <usart_set_baudrate+0x132>
    1818:	44 0c       	add	r4, r4
    181a:	55 1c       	adc	r5, r5
    181c:	66 1c       	adc	r6, r6
    181e:	77 1c       	adc	r7, r7
    1820:	8a 95       	dec	r24
    1822:	d2 f7       	brpl	.-12     	; 0x1818 <usart_set_baudrate+0x12a>
    1824:	d5 01       	movw	r26, r10
    1826:	c4 01       	movw	r24, r8
    1828:	b6 95       	lsr	r27
    182a:	a7 95       	ror	r26
    182c:	97 95       	ror	r25
    182e:	87 95       	ror	r24
    1830:	bc 01       	movw	r22, r24
    1832:	cd 01       	movw	r24, r26
    1834:	64 0d       	add	r22, r4
    1836:	75 1d       	adc	r23, r5
    1838:	86 1d       	adc	r24, r6
    183a:	97 1d       	adc	r25, r7
    183c:	a5 01       	movw	r20, r10
    183e:	94 01       	movw	r18, r8
    1840:	0e 94 4f 14 	call	0x289e	; 0x289e <__udivmodsi4>
    1844:	36 c0       	rjmp	.+108    	; 0x18b2 <usart_set_baudrate+0x1c4>
		} else {
			baud <<= exp + 3;
    1846:	83 e0       	ldi	r24, 0x03	; 3
    1848:	8c 0f       	add	r24, r28
    184a:	a5 01       	movw	r20, r10
    184c:	94 01       	movw	r18, r8
    184e:	04 c0       	rjmp	.+8      	; 0x1858 <usart_set_baudrate+0x16a>
    1850:	22 0f       	add	r18, r18
    1852:	33 1f       	adc	r19, r19
    1854:	44 1f       	adc	r20, r20
    1856:	55 1f       	adc	r21, r21
    1858:	8a 95       	dec	r24
    185a:	d2 f7       	brpl	.-12     	; 0x1850 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    185c:	da 01       	movw	r26, r20
    185e:	c9 01       	movw	r24, r18
    1860:	b6 95       	lsr	r27
    1862:	a7 95       	ror	r26
    1864:	97 95       	ror	r25
    1866:	87 95       	ror	r24
    1868:	bc 01       	movw	r22, r24
    186a:	cd 01       	movw	r24, r26
    186c:	64 0d       	add	r22, r4
    186e:	75 1d       	adc	r23, r5
    1870:	86 1d       	adc	r24, r6
    1872:	97 1d       	adc	r25, r7
    1874:	0e 94 4f 14 	call	0x289e	; 0x289e <__udivmodsi4>
    1878:	1c c0       	rjmp	.+56     	; 0x18b2 <usart_set_baudrate+0x1c4>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    187a:	83 e0       	ldi	r24, 0x03	; 3
    187c:	8c 0f       	add	r24, r28
    187e:	a5 01       	movw	r20, r10
    1880:	94 01       	movw	r18, r8
    1882:	04 c0       	rjmp	.+8      	; 0x188c <usart_set_baudrate+0x19e>
    1884:	22 0f       	add	r18, r18
    1886:	33 1f       	adc	r19, r19
    1888:	44 1f       	adc	r20, r20
    188a:	55 1f       	adc	r21, r21
    188c:	8a 95       	dec	r24
    188e:	d2 f7       	brpl	.-12     	; 0x1884 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    1890:	da 01       	movw	r26, r20
    1892:	c9 01       	movw	r24, r18
    1894:	b6 95       	lsr	r27
    1896:	a7 95       	ror	r26
    1898:	97 95       	ror	r25
    189a:	87 95       	ror	r24
    189c:	bc 01       	movw	r22, r24
    189e:	cd 01       	movw	r24, r26
    18a0:	64 0d       	add	r22, r4
    18a2:	75 1d       	adc	r23, r5
    18a4:	86 1d       	adc	r24, r6
    18a6:	97 1d       	adc	r25, r7
    18a8:	fa d7       	rcall	.+4084   	; 0x289e <__udivmodsi4>
    18aa:	21 50       	subi	r18, 0x01	; 1
    18ac:	31 09       	sbc	r19, r1
    18ae:	41 09       	sbc	r20, r1
    18b0:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    18b2:	83 2f       	mov	r24, r19
    18b4:	8f 70       	andi	r24, 0x0F	; 15
    18b6:	c2 95       	swap	r28
    18b8:	c0 7f       	andi	r28, 0xF0	; 240
    18ba:	c8 2b       	or	r28, r24
    18bc:	f7 01       	movw	r30, r14
    18be:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    18c0:	26 83       	std	Z+6, r18	; 0x06

	return true;
    18c2:	81 e0       	ldi	r24, 0x01	; 1
    18c4:	18 c0       	rjmp	.+48     	; 0x18f6 <usart_set_baudrate+0x208>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    18c6:	80 e0       	ldi	r24, 0x00	; 0
    18c8:	16 c0       	rjmp	.+44     	; 0x18f6 <usart_set_baudrate+0x208>
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	14 c0       	rjmp	.+40     	; 0x18f6 <usart_set_baudrate+0x208>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    18ce:	d5 01       	movw	r26, r10
    18d0:	c4 01       	movw	r24, r8
    18d2:	88 0f       	add	r24, r24
    18d4:	99 1f       	adc	r25, r25
    18d6:	aa 1f       	adc	r26, r26
    18d8:	bb 1f       	adc	r27, r27
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	aa 1f       	adc	r26, r26
    18e0:	bb 1f       	adc	r27, r27
    18e2:	88 0f       	add	r24, r24
    18e4:	99 1f       	adc	r25, r25
    18e6:	aa 1f       	adc	r26, r26
    18e8:	bb 1f       	adc	r27, r27
    18ea:	48 1a       	sub	r4, r24
    18ec:	59 0a       	sbc	r5, r25
    18ee:	6a 0a       	sbc	r6, r26
    18f0:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    18f2:	c9 ef       	ldi	r28, 0xF9	; 249
    18f4:	8a cf       	rjmp	.-236    	; 0x180a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    18f6:	cf 91       	pop	r28
    18f8:	1f 91       	pop	r17
    18fa:	0f 91       	pop	r16
    18fc:	ff 90       	pop	r15
    18fe:	ef 90       	pop	r14
    1900:	bf 90       	pop	r11
    1902:	af 90       	pop	r10
    1904:	9f 90       	pop	r9
    1906:	8f 90       	pop	r8
    1908:	7f 90       	pop	r7
    190a:	6f 90       	pop	r6
    190c:	5f 90       	pop	r5
    190e:	4f 90       	pop	r4
    1910:	08 95       	ret

00001912 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1912:	0f 93       	push	r16
    1914:	1f 93       	push	r17
    1916:	cf 93       	push	r28
    1918:	df 93       	push	r29
    191a:	ec 01       	movw	r28, r24
    191c:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    191e:	00 97       	sbiw	r24, 0x00	; 0
    1920:	09 f4       	brne	.+2      	; 0x1924 <usart_init_rs232+0x12>
    1922:	36 c1       	rjmp	.+620    	; 0x1b90 <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1924:	80 3c       	cpi	r24, 0xC0	; 192
    1926:	91 05       	cpc	r25, r1
    1928:	21 f4       	brne	.+8      	; 0x1932 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    192a:	60 e1       	ldi	r22, 0x10	; 16
    192c:	80 e0       	ldi	r24, 0x00	; 0
    192e:	87 d4       	rcall	.+2318   	; 0x223e <sysclk_enable_module>
    1930:	2f c1       	rjmp	.+606    	; 0x1b90 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    1932:	c0 34       	cpi	r28, 0x40	; 64
    1934:	84 e0       	ldi	r24, 0x04	; 4
    1936:	d8 07       	cpc	r29, r24
    1938:	21 f4       	brne	.+8      	; 0x1942 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    193a:	68 e0       	ldi	r22, 0x08	; 8
    193c:	80 e0       	ldi	r24, 0x00	; 0
    193e:	7f d4       	rcall	.+2302   	; 0x223e <sysclk_enable_module>
    1940:	27 c1       	rjmp	.+590    	; 0x1b90 <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    1942:	c1 15       	cp	r28, r1
    1944:	e4 e0       	ldi	r30, 0x04	; 4
    1946:	de 07       	cpc	r29, r30
    1948:	21 f4       	brne	.+8      	; 0x1952 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    194a:	64 e0       	ldi	r22, 0x04	; 4
    194c:	80 e0       	ldi	r24, 0x00	; 0
    194e:	77 d4       	rcall	.+2286   	; 0x223e <sysclk_enable_module>
    1950:	1f c1       	rjmp	.+574    	; 0x1b90 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1952:	c0 38       	cpi	r28, 0x80	; 128
    1954:	f1 e0       	ldi	r31, 0x01	; 1
    1956:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1958:	21 f4       	brne	.+8      	; 0x1962 <usart_init_rs232+0x50>
    195a:	62 e0       	ldi	r22, 0x02	; 2
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	6f d4       	rcall	.+2270   	; 0x223e <sysclk_enable_module>
    1960:	17 c1       	rjmp	.+558    	; 0x1b90 <usart_init_rs232+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1962:	c1 15       	cp	r28, r1
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1968:	21 f4       	brne	.+8      	; 0x1972 <usart_init_rs232+0x60>
    196a:	61 e0       	ldi	r22, 0x01	; 1
    196c:	80 e0       	ldi	r24, 0x00	; 0
    196e:	67 d4       	rcall	.+2254   	; 0x223e <sysclk_enable_module>
    1970:	0f c1       	rjmp	.+542    	; 0x1b90 <usart_init_rs232+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1972:	c0 38       	cpi	r28, 0x80	; 128
    1974:	e3 e0       	ldi	r30, 0x03	; 3
    1976:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1978:	21 f4       	brne	.+8      	; 0x1982 <usart_init_rs232+0x70>
    197a:	61 e0       	ldi	r22, 0x01	; 1
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	5f d4       	rcall	.+2238   	; 0x223e <sysclk_enable_module>
    1980:	07 c1       	rjmp	.+526    	; 0x1b90 <usart_init_rs232+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1982:	c0 39       	cpi	r28, 0x90	; 144
    1984:	f3 e0       	ldi	r31, 0x03	; 3
    1986:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1988:	21 f4       	brne	.+8      	; 0x1992 <usart_init_rs232+0x80>
    198a:	61 e0       	ldi	r22, 0x01	; 1
    198c:	82 e0       	ldi	r24, 0x02	; 2
    198e:	57 d4       	rcall	.+2222   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1990:	ff c0       	rjmp	.+510    	; 0x1b90 <usart_init_rs232+0x27e>
    1992:	c1 15       	cp	r28, r1
    1994:	82 e0       	ldi	r24, 0x02	; 2
    1996:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1998:	21 f4       	brne	.+8      	; 0x19a2 <usart_init_rs232+0x90>
    199a:	62 e0       	ldi	r22, 0x02	; 2
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	4f d4       	rcall	.+2206   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    19a0:	f7 c0       	rjmp	.+494    	; 0x1b90 <usart_init_rs232+0x27e>
    19a2:	c0 34       	cpi	r28, 0x40	; 64
    19a4:	e2 e0       	ldi	r30, 0x02	; 2
    19a6:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    19a8:	21 f4       	brne	.+8      	; 0x19b2 <usart_init_rs232+0xa0>
    19aa:	62 e0       	ldi	r22, 0x02	; 2
    19ac:	82 e0       	ldi	r24, 0x02	; 2
    19ae:	47 d4       	rcall	.+2190   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    19b0:	ef c0       	rjmp	.+478    	; 0x1b90 <usart_init_rs232+0x27e>
    19b2:	c1 15       	cp	r28, r1
    19b4:	f3 e0       	ldi	r31, 0x03	; 3
    19b6:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    19b8:	21 f4       	brne	.+8      	; 0x19c2 <usart_init_rs232+0xb0>
    19ba:	64 e0       	ldi	r22, 0x04	; 4
    19bc:	81 e0       	ldi	r24, 0x01	; 1
    19be:	3f d4       	rcall	.+2174   	; 0x223e <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    19c0:	e7 c0       	rjmp	.+462    	; 0x1b90 <usart_init_rs232+0x27e>
    19c2:	c0 32       	cpi	r28, 0x20	; 32
    19c4:	83 e0       	ldi	r24, 0x03	; 3
    19c6:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    19c8:	21 f4       	brne	.+8      	; 0x19d2 <usart_init_rs232+0xc0>
    19ca:	64 e0       	ldi	r22, 0x04	; 4
    19cc:	82 e0       	ldi	r24, 0x02	; 2
    19ce:	37 d4       	rcall	.+2158   	; 0x223e <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    19d0:	df c0       	rjmp	.+446    	; 0x1b90 <usart_init_rs232+0x27e>
    19d2:	c1 15       	cp	r28, r1
    19d4:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    19d6:	de 07       	cpc	r29, r30
    19d8:	21 f4       	brne	.+8      	; 0x19e2 <usart_init_rs232+0xd0>
    19da:	61 e0       	ldi	r22, 0x01	; 1
    19dc:	83 e0       	ldi	r24, 0x03	; 3
    19de:	2f d4       	rcall	.+2142   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    19e0:	d7 c0       	rjmp	.+430    	; 0x1b90 <usart_init_rs232+0x27e>
    19e2:	c1 15       	cp	r28, r1
    19e4:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    19e6:	df 07       	cpc	r29, r31
    19e8:	21 f4       	brne	.+8      	; 0x19f2 <usart_init_rs232+0xe0>
    19ea:	61 e0       	ldi	r22, 0x01	; 1
    19ec:	84 e0       	ldi	r24, 0x04	; 4
    19ee:	27 d4       	rcall	.+2126   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    19f0:	cf c0       	rjmp	.+414    	; 0x1b90 <usart_init_rs232+0x27e>
    19f2:	c1 15       	cp	r28, r1
    19f4:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    19f6:	d8 07       	cpc	r29, r24
    19f8:	21 f4       	brne	.+8      	; 0x1a02 <usart_init_rs232+0xf0>
    19fa:	61 e0       	ldi	r22, 0x01	; 1
    19fc:	85 e0       	ldi	r24, 0x05	; 5
    19fe:	1f d4       	rcall	.+2110   	; 0x223e <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1a00:	c7 c0       	rjmp	.+398    	; 0x1b90 <usart_init_rs232+0x27e>
    1a02:	c1 15       	cp	r28, r1
    1a04:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1a06:	de 07       	cpc	r29, r30
    1a08:	21 f4       	brne	.+8      	; 0x1a12 <usart_init_rs232+0x100>
    1a0a:	61 e0       	ldi	r22, 0x01	; 1
    1a0c:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1a0e:	17 d4       	rcall	.+2094   	; 0x223e <sysclk_enable_module>
    1a10:	bf c0       	rjmp	.+382    	; 0x1b90 <usart_init_rs232+0x27e>
    1a12:	c0 34       	cpi	r28, 0x40	; 64
    1a14:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1a16:	df 07       	cpc	r29, r31
    1a18:	21 f4       	brne	.+8      	; 0x1a22 <usart_init_rs232+0x110>
    1a1a:	62 e0       	ldi	r22, 0x02	; 2
    1a1c:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1a1e:	0f d4       	rcall	.+2078   	; 0x223e <sysclk_enable_module>
    1a20:	b7 c0       	rjmp	.+366    	; 0x1b90 <usart_init_rs232+0x27e>
    1a22:	c0 34       	cpi	r28, 0x40	; 64
    1a24:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1a26:	d8 07       	cpc	r29, r24
    1a28:	21 f4       	brne	.+8      	; 0x1a32 <usart_init_rs232+0x120>
    1a2a:	62 e0       	ldi	r22, 0x02	; 2
    1a2c:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1a2e:	07 d4       	rcall	.+2062   	; 0x223e <sysclk_enable_module>
    1a30:	af c0       	rjmp	.+350    	; 0x1b90 <usart_init_rs232+0x27e>
    1a32:	c0 34       	cpi	r28, 0x40	; 64
    1a34:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1a36:	de 07       	cpc	r29, r30
    1a38:	21 f4       	brne	.+8      	; 0x1a42 <usart_init_rs232+0x130>
    1a3a:	62 e0       	ldi	r22, 0x02	; 2
    1a3c:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    1a3e:	ff d3       	rcall	.+2046   	; 0x223e <sysclk_enable_module>
    1a40:	a7 c0       	rjmp	.+334    	; 0x1b90 <usart_init_rs232+0x27e>
    1a42:	c0 34       	cpi	r28, 0x40	; 64
    1a44:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    1a46:	df 07       	cpc	r29, r31
    1a48:	21 f4       	brne	.+8      	; 0x1a52 <usart_init_rs232+0x140>
    1a4a:	62 e0       	ldi	r22, 0x02	; 2
    1a4c:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1a4e:	f7 d3       	rcall	.+2030   	; 0x223e <sysclk_enable_module>
    1a50:	9f c0       	rjmp	.+318    	; 0x1b90 <usart_init_rs232+0x27e>
    1a52:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1a54:	88 e0       	ldi	r24, 0x08	; 8
    1a56:	d8 07       	cpc	r29, r24
    1a58:	21 f4       	brne	.+8      	; 0x1a62 <usart_init_rs232+0x150>
    1a5a:	64 e0       	ldi	r22, 0x04	; 4
    1a5c:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1a5e:	ef d3       	rcall	.+2014   	; 0x223e <sysclk_enable_module>
    1a60:	97 c0       	rjmp	.+302    	; 0x1b90 <usart_init_rs232+0x27e>
    1a62:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1a64:	e9 e0       	ldi	r30, 0x09	; 9
    1a66:	de 07       	cpc	r29, r30
    1a68:	21 f4       	brne	.+8      	; 0x1a72 <usart_init_rs232+0x160>
    1a6a:	64 e0       	ldi	r22, 0x04	; 4
    1a6c:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1a6e:	e7 d3       	rcall	.+1998   	; 0x223e <sysclk_enable_module>
    1a70:	8f c0       	rjmp	.+286    	; 0x1b90 <usart_init_rs232+0x27e>
    1a72:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1a74:	fa e0       	ldi	r31, 0x0A	; 10
    1a76:	df 07       	cpc	r29, r31
    1a78:	21 f4       	brne	.+8      	; 0x1a82 <usart_init_rs232+0x170>
    1a7a:	64 e0       	ldi	r22, 0x04	; 4
    1a7c:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1a7e:	df d3       	rcall	.+1982   	; 0x223e <sysclk_enable_module>
    1a80:	87 c0       	rjmp	.+270    	; 0x1b90 <usart_init_rs232+0x27e>
    1a82:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1a84:	8b e0       	ldi	r24, 0x0B	; 11
    1a86:	d8 07       	cpc	r29, r24
    1a88:	21 f4       	brne	.+8      	; 0x1a92 <usart_init_rs232+0x180>
    1a8a:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1a8c:	86 e0       	ldi	r24, 0x06	; 6
    1a8e:	d7 d3       	rcall	.+1966   	; 0x223e <sysclk_enable_module>
    1a90:	7f c0       	rjmp	.+254    	; 0x1b90 <usart_init_rs232+0x27e>
    1a92:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1a94:	e8 e0       	ldi	r30, 0x08	; 8
    1a96:	de 07       	cpc	r29, r30
    1a98:	21 f4       	brne	.+8      	; 0x1aa2 <usart_init_rs232+0x190>
    1a9a:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1a9c:	83 e0       	ldi	r24, 0x03	; 3
    1a9e:	cf d3       	rcall	.+1950   	; 0x223e <sysclk_enable_module>
    1aa0:	77 c0       	rjmp	.+238    	; 0x1b90 <usart_init_rs232+0x27e>
    1aa2:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1aa4:	f9 e0       	ldi	r31, 0x09	; 9
    1aa6:	df 07       	cpc	r29, r31
    1aa8:	21 f4       	brne	.+8      	; 0x1ab2 <usart_init_rs232+0x1a0>
    1aaa:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    1aac:	84 e0       	ldi	r24, 0x04	; 4
    1aae:	c7 d3       	rcall	.+1934   	; 0x223e <sysclk_enable_module>
    1ab0:	6f c0       	rjmp	.+222    	; 0x1b90 <usart_init_rs232+0x27e>
    1ab2:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    1ab4:	8a e0       	ldi	r24, 0x0A	; 10
    1ab6:	d8 07       	cpc	r29, r24
    1ab8:	21 f4       	brne	.+8      	; 0x1ac2 <usart_init_rs232+0x1b0>
    1aba:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    1abc:	85 e0       	ldi	r24, 0x05	; 5
    1abe:	bf d3       	rcall	.+1918   	; 0x223e <sysclk_enable_module>
    1ac0:	67 c0       	rjmp	.+206    	; 0x1b90 <usart_init_rs232+0x27e>
    1ac2:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    1ac4:	eb e0       	ldi	r30, 0x0B	; 11
    1ac6:	de 07       	cpc	r29, r30
    1ac8:	21 f4       	brne	.+8      	; 0x1ad2 <usart_init_rs232+0x1c0>
    1aca:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1acc:	86 e0       	ldi	r24, 0x06	; 6
    1ace:	b7 d3       	rcall	.+1902   	; 0x223e <sysclk_enable_module>
    1ad0:	5f c0       	rjmp	.+190    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1ad2:	c0 3a       	cpi	r28, 0xA0	; 160
    1ad4:	f8 e0       	ldi	r31, 0x08	; 8
    1ad6:	df 07       	cpc	r29, r31
    1ad8:	21 f4       	brne	.+8      	; 0x1ae2 <usart_init_rs232+0x1d0>
    1ada:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1adc:	83 e0       	ldi	r24, 0x03	; 3
    1ade:	af d3       	rcall	.+1886   	; 0x223e <sysclk_enable_module>
    1ae0:	57 c0       	rjmp	.+174    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1ae2:	c0 3a       	cpi	r28, 0xA0	; 160
    1ae4:	89 e0       	ldi	r24, 0x09	; 9
    1ae6:	d8 07       	cpc	r29, r24
    1ae8:	21 f4       	brne	.+8      	; 0x1af2 <usart_init_rs232+0x1e0>
    1aea:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1aec:	84 e0       	ldi	r24, 0x04	; 4
    1aee:	a7 d3       	rcall	.+1870   	; 0x223e <sysclk_enable_module>
    1af0:	4f c0       	rjmp	.+158    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1af2:	c0 3a       	cpi	r28, 0xA0	; 160
    1af4:	ea e0       	ldi	r30, 0x0A	; 10
    1af6:	de 07       	cpc	r29, r30
    1af8:	21 f4       	brne	.+8      	; 0x1b02 <usart_init_rs232+0x1f0>
    1afa:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1afc:	85 e0       	ldi	r24, 0x05	; 5
    1afe:	9f d3       	rcall	.+1854   	; 0x223e <sysclk_enable_module>
    1b00:	47 c0       	rjmp	.+142    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    1b02:	c0 3a       	cpi	r28, 0xA0	; 160
    1b04:	fb e0       	ldi	r31, 0x0B	; 11
    1b06:	df 07       	cpc	r29, r31
    1b08:	21 f4       	brne	.+8      	; 0x1b12 <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1b0a:	60 e1       	ldi	r22, 0x10	; 16
    1b0c:	86 e0       	ldi	r24, 0x06	; 6
    1b0e:	97 d3       	rcall	.+1838   	; 0x223e <sysclk_enable_module>
    1b10:	3f c0       	rjmp	.+126    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1b12:	c0 3b       	cpi	r28, 0xB0	; 176
    1b14:	88 e0       	ldi	r24, 0x08	; 8
    1b16:	d8 07       	cpc	r29, r24
    1b18:	21 f4       	brne	.+8      	; 0x1b22 <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1b1a:	60 e2       	ldi	r22, 0x20	; 32
    1b1c:	83 e0       	ldi	r24, 0x03	; 3
    1b1e:	8f d3       	rcall	.+1822   	; 0x223e <sysclk_enable_module>
    1b20:	37 c0       	rjmp	.+110    	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1b22:	c0 3b       	cpi	r28, 0xB0	; 176
    1b24:	e9 e0       	ldi	r30, 0x09	; 9
    1b26:	de 07       	cpc	r29, r30
    1b28:	21 f4       	brne	.+8      	; 0x1b32 <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    1b2a:	60 e2       	ldi	r22, 0x20	; 32
    1b2c:	84 e0       	ldi	r24, 0x04	; 4
    1b2e:	87 d3       	rcall	.+1806   	; 0x223e <sysclk_enable_module>
    1b30:	2f c0       	rjmp	.+94     	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    1b32:	c0 3b       	cpi	r28, 0xB0	; 176
    1b34:	fa e0       	ldi	r31, 0x0A	; 10
    1b36:	df 07       	cpc	r29, r31
    1b38:	21 f4       	brne	.+8      	; 0x1b42 <usart_init_rs232+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    1b3a:	60 e2       	ldi	r22, 0x20	; 32
    1b3c:	85 e0       	ldi	r24, 0x05	; 5
    1b3e:	7f d3       	rcall	.+1790   	; 0x223e <sysclk_enable_module>
    1b40:	27 c0       	rjmp	.+78     	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    1b42:	c0 3b       	cpi	r28, 0xB0	; 176
    1b44:	8b e0       	ldi	r24, 0x0B	; 11
    1b46:	d8 07       	cpc	r29, r24
    1b48:	21 f4       	brne	.+8      	; 0x1b52 <usart_init_rs232+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1b4a:	60 e2       	ldi	r22, 0x20	; 32
    1b4c:	86 e0       	ldi	r24, 0x06	; 6
    1b4e:	77 d3       	rcall	.+1774   	; 0x223e <sysclk_enable_module>
    1b50:	1f c0       	rjmp	.+62     	; 0x1b90 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1b52:	c0 38       	cpi	r28, 0x80	; 128
    1b54:	e4 e0       	ldi	r30, 0x04	; 4
    1b56:	de 07       	cpc	r29, r30
    1b58:	21 f4       	brne	.+8      	; 0x1b62 <usart_init_rs232+0x250>
    1b5a:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    1b5c:	83 e0       	ldi	r24, 0x03	; 3
    1b5e:	6f d3       	rcall	.+1758   	; 0x223e <sysclk_enable_module>
    1b60:	17 c0       	rjmp	.+46     	; 0x1b90 <usart_init_rs232+0x27e>
    1b62:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    1b64:	f4 e0       	ldi	r31, 0x04	; 4
    1b66:	df 07       	cpc	r29, r31
    1b68:	21 f4       	brne	.+8      	; 0x1b72 <usart_init_rs232+0x260>
    1b6a:	60 e4       	ldi	r22, 0x40	; 64
    1b6c:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1b6e:	67 d3       	rcall	.+1742   	; 0x223e <sysclk_enable_module>
    1b70:	0f c0       	rjmp	.+30     	; 0x1b90 <usart_init_rs232+0x27e>
    1b72:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1b74:	84 e0       	ldi	r24, 0x04	; 4
    1b76:	d8 07       	cpc	r29, r24
    1b78:	21 f4       	brne	.+8      	; 0x1b82 <usart_init_rs232+0x270>
    1b7a:	60 e4       	ldi	r22, 0x40	; 64
    1b7c:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    1b7e:	5f d3       	rcall	.+1726   	; 0x223e <sysclk_enable_module>
    1b80:	07 c0       	rjmp	.+14     	; 0x1b90 <usart_init_rs232+0x27e>
    1b82:	c0 3b       	cpi	r28, 0xB0	; 176
    1b84:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    1b86:	de 07       	cpc	r29, r30
    1b88:	19 f4       	brne	.+6      	; 0x1b90 <usart_init_rs232+0x27e>
    1b8a:	60 e4       	ldi	r22, 0x40	; 64
    1b8c:	86 e0       	ldi	r24, 0x06	; 6
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1b8e:	57 d3       	rcall	.+1710   	; 0x223e <sysclk_enable_module>
    1b90:	8d 81       	ldd	r24, Y+5	; 0x05
    1b92:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1b94:	8d 83       	std	Y+5, r24	; 0x05
    1b96:	f8 01       	movw	r30, r16
    1b98:	95 81       	ldd	r25, Z+5	; 0x05
    1b9a:	84 81       	ldd	r24, Z+4	; 0x04
    1b9c:	89 2b       	or	r24, r25
    1b9e:	96 81       	ldd	r25, Z+6	; 0x06
    1ba0:	91 11       	cpse	r25, r1
    1ba2:	98 e0       	ldi	r25, 0x08	; 8
    1ba4:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1ba6:	8d 83       	std	Y+5, r24	; 0x05
    1ba8:	f8 01       	movw	r30, r16
    1baa:	40 81       	ld	r20, Z
    1bac:	51 81       	ldd	r21, Z+1	; 0x01
    1bae:	62 81       	ldd	r22, Z+2	; 0x02
    1bb0:	73 81       	ldd	r23, Z+3	; 0x03
    1bb2:	00 e8       	ldi	r16, 0x80	; 128
    1bb4:	14 e8       	ldi	r17, 0x84	; 132
    1bb6:	2e e1       	ldi	r18, 0x1E	; 30
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	ce 01       	movw	r24, r28
    1bbc:	98 dd       	rcall	.-1232   	; 0x16ee <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1bbe:	9c 81       	ldd	r25, Y+4	; 0x04
    1bc0:	98 60       	ori	r25, 0x08	; 8
    1bc2:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1bc4:	9c 81       	ldd	r25, Y+4	; 0x04
    1bc6:	90 61       	ori	r25, 0x10	; 16
    1bc8:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1bca:	df 91       	pop	r29
    1bcc:	cf 91       	pop	r28
    1bce:	1f 91       	pop	r17
    1bd0:	0f 91       	pop	r16
    1bd2:	08 95       	ret

00001bd4 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    1bd4:	1f 92       	push	r1
    1bd6:	0f 92       	push	r0
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	0f 92       	push	r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	08 b6       	in	r0, 0x38	; 56
    1be0:	0f 92       	push	r0
    1be2:	18 be       	out	0x38, r1	; 56
    1be4:	09 b6       	in	r0, 0x39	; 57
    1be6:	0f 92       	push	r0
    1be8:	19 be       	out	0x39, r1	; 57
    1bea:	0b b6       	in	r0, 0x3b	; 59
    1bec:	0f 92       	push	r0
    1bee:	1b be       	out	0x3b, r1	; 59
    1bf0:	2f 93       	push	r18
    1bf2:	3f 93       	push	r19
    1bf4:	4f 93       	push	r20
    1bf6:	5f 93       	push	r21
    1bf8:	6f 93       	push	r22
    1bfa:	7f 93       	push	r23
    1bfc:	8f 93       	push	r24
    1bfe:	9f 93       	push	r25
    1c00:	af 93       	push	r26
    1c02:	bf 93       	push	r27
    1c04:	ef 93       	push	r30
    1c06:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    1c08:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    1c0c:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    1c10:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <adca_callback>
    1c14:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <adca_callback+0x1>
    1c18:	61 e0       	ldi	r22, 0x01	; 1
    1c1a:	80 e0       	ldi	r24, 0x00	; 0
    1c1c:	92 e0       	ldi	r25, 0x02	; 2
    1c1e:	19 95       	eicall
}
    1c20:	ff 91       	pop	r31
    1c22:	ef 91       	pop	r30
    1c24:	bf 91       	pop	r27
    1c26:	af 91       	pop	r26
    1c28:	9f 91       	pop	r25
    1c2a:	8f 91       	pop	r24
    1c2c:	7f 91       	pop	r23
    1c2e:	6f 91       	pop	r22
    1c30:	5f 91       	pop	r21
    1c32:	4f 91       	pop	r20
    1c34:	3f 91       	pop	r19
    1c36:	2f 91       	pop	r18
    1c38:	0f 90       	pop	r0
    1c3a:	0b be       	out	0x3b, r0	; 59
    1c3c:	0f 90       	pop	r0
    1c3e:	09 be       	out	0x39, r0	; 57
    1c40:	0f 90       	pop	r0
    1c42:	08 be       	out	0x38, r0	; 56
    1c44:	0f 90       	pop	r0
    1c46:	0f be       	out	0x3f, r0	; 63
    1c48:	0f 90       	pop	r0
    1c4a:	1f 90       	pop	r1
    1c4c:	18 95       	reti

00001c4e <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    1c4e:	1f 92       	push	r1
    1c50:	0f 92       	push	r0
    1c52:	0f b6       	in	r0, 0x3f	; 63
    1c54:	0f 92       	push	r0
    1c56:	11 24       	eor	r1, r1
    1c58:	08 b6       	in	r0, 0x38	; 56
    1c5a:	0f 92       	push	r0
    1c5c:	18 be       	out	0x38, r1	; 56
    1c5e:	09 b6       	in	r0, 0x39	; 57
    1c60:	0f 92       	push	r0
    1c62:	19 be       	out	0x39, r1	; 57
    1c64:	0b b6       	in	r0, 0x3b	; 59
    1c66:	0f 92       	push	r0
    1c68:	1b be       	out	0x3b, r1	; 59
    1c6a:	2f 93       	push	r18
    1c6c:	3f 93       	push	r19
    1c6e:	4f 93       	push	r20
    1c70:	5f 93       	push	r21
    1c72:	6f 93       	push	r22
    1c74:	7f 93       	push	r23
    1c76:	8f 93       	push	r24
    1c78:	9f 93       	push	r25
    1c7a:	af 93       	push	r26
    1c7c:	bf 93       	push	r27
    1c7e:	ef 93       	push	r30
    1c80:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    1c82:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    1c86:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    1c8a:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <adca_callback>
    1c8e:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <adca_callback+0x1>
    1c92:	62 e0       	ldi	r22, 0x02	; 2
    1c94:	80 e0       	ldi	r24, 0x00	; 0
    1c96:	92 e0       	ldi	r25, 0x02	; 2
    1c98:	19 95       	eicall
}
    1c9a:	ff 91       	pop	r31
    1c9c:	ef 91       	pop	r30
    1c9e:	bf 91       	pop	r27
    1ca0:	af 91       	pop	r26
    1ca2:	9f 91       	pop	r25
    1ca4:	8f 91       	pop	r24
    1ca6:	7f 91       	pop	r23
    1ca8:	6f 91       	pop	r22
    1caa:	5f 91       	pop	r21
    1cac:	4f 91       	pop	r20
    1cae:	3f 91       	pop	r19
    1cb0:	2f 91       	pop	r18
    1cb2:	0f 90       	pop	r0
    1cb4:	0b be       	out	0x3b, r0	; 59
    1cb6:	0f 90       	pop	r0
    1cb8:	09 be       	out	0x39, r0	; 57
    1cba:	0f 90       	pop	r0
    1cbc:	08 be       	out	0x38, r0	; 56
    1cbe:	0f 90       	pop	r0
    1cc0:	0f be       	out	0x3f, r0	; 63
    1cc2:	0f 90       	pop	r0
    1cc4:	1f 90       	pop	r1
    1cc6:	18 95       	reti

00001cc8 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    1cc8:	1f 92       	push	r1
    1cca:	0f 92       	push	r0
    1ccc:	0f b6       	in	r0, 0x3f	; 63
    1cce:	0f 92       	push	r0
    1cd0:	11 24       	eor	r1, r1
    1cd2:	08 b6       	in	r0, 0x38	; 56
    1cd4:	0f 92       	push	r0
    1cd6:	18 be       	out	0x38, r1	; 56
    1cd8:	09 b6       	in	r0, 0x39	; 57
    1cda:	0f 92       	push	r0
    1cdc:	19 be       	out	0x39, r1	; 57
    1cde:	0b b6       	in	r0, 0x3b	; 59
    1ce0:	0f 92       	push	r0
    1ce2:	1b be       	out	0x3b, r1	; 59
    1ce4:	2f 93       	push	r18
    1ce6:	3f 93       	push	r19
    1ce8:	4f 93       	push	r20
    1cea:	5f 93       	push	r21
    1cec:	6f 93       	push	r22
    1cee:	7f 93       	push	r23
    1cf0:	8f 93       	push	r24
    1cf2:	9f 93       	push	r25
    1cf4:	af 93       	push	r26
    1cf6:	bf 93       	push	r27
    1cf8:	ef 93       	push	r30
    1cfa:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    1cfc:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    1d00:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    1d04:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <adca_callback>
    1d08:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <adca_callback+0x1>
    1d0c:	64 e0       	ldi	r22, 0x04	; 4
    1d0e:	80 e0       	ldi	r24, 0x00	; 0
    1d10:	92 e0       	ldi	r25, 0x02	; 2
    1d12:	19 95       	eicall
}
    1d14:	ff 91       	pop	r31
    1d16:	ef 91       	pop	r30
    1d18:	bf 91       	pop	r27
    1d1a:	af 91       	pop	r26
    1d1c:	9f 91       	pop	r25
    1d1e:	8f 91       	pop	r24
    1d20:	7f 91       	pop	r23
    1d22:	6f 91       	pop	r22
    1d24:	5f 91       	pop	r21
    1d26:	4f 91       	pop	r20
    1d28:	3f 91       	pop	r19
    1d2a:	2f 91       	pop	r18
    1d2c:	0f 90       	pop	r0
    1d2e:	0b be       	out	0x3b, r0	; 59
    1d30:	0f 90       	pop	r0
    1d32:	09 be       	out	0x39, r0	; 57
    1d34:	0f 90       	pop	r0
    1d36:	08 be       	out	0x38, r0	; 56
    1d38:	0f 90       	pop	r0
    1d3a:	0f be       	out	0x3f, r0	; 63
    1d3c:	0f 90       	pop	r0
    1d3e:	1f 90       	pop	r1
    1d40:	18 95       	reti

00001d42 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    1d42:	1f 92       	push	r1
    1d44:	0f 92       	push	r0
    1d46:	0f b6       	in	r0, 0x3f	; 63
    1d48:	0f 92       	push	r0
    1d4a:	11 24       	eor	r1, r1
    1d4c:	08 b6       	in	r0, 0x38	; 56
    1d4e:	0f 92       	push	r0
    1d50:	18 be       	out	0x38, r1	; 56
    1d52:	09 b6       	in	r0, 0x39	; 57
    1d54:	0f 92       	push	r0
    1d56:	19 be       	out	0x39, r1	; 57
    1d58:	0b b6       	in	r0, 0x3b	; 59
    1d5a:	0f 92       	push	r0
    1d5c:	1b be       	out	0x3b, r1	; 59
    1d5e:	2f 93       	push	r18
    1d60:	3f 93       	push	r19
    1d62:	4f 93       	push	r20
    1d64:	5f 93       	push	r21
    1d66:	6f 93       	push	r22
    1d68:	7f 93       	push	r23
    1d6a:	8f 93       	push	r24
    1d6c:	9f 93       	push	r25
    1d6e:	af 93       	push	r26
    1d70:	bf 93       	push	r27
    1d72:	ef 93       	push	r30
    1d74:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    1d76:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    1d7a:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    1d7e:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <adca_callback>
    1d82:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <adca_callback+0x1>
    1d86:	68 e0       	ldi	r22, 0x08	; 8
    1d88:	80 e0       	ldi	r24, 0x00	; 0
    1d8a:	92 e0       	ldi	r25, 0x02	; 2
    1d8c:	19 95       	eicall
}
    1d8e:	ff 91       	pop	r31
    1d90:	ef 91       	pop	r30
    1d92:	bf 91       	pop	r27
    1d94:	af 91       	pop	r26
    1d96:	9f 91       	pop	r25
    1d98:	8f 91       	pop	r24
    1d9a:	7f 91       	pop	r23
    1d9c:	6f 91       	pop	r22
    1d9e:	5f 91       	pop	r21
    1da0:	4f 91       	pop	r20
    1da2:	3f 91       	pop	r19
    1da4:	2f 91       	pop	r18
    1da6:	0f 90       	pop	r0
    1da8:	0b be       	out	0x3b, r0	; 59
    1daa:	0f 90       	pop	r0
    1dac:	09 be       	out	0x39, r0	; 57
    1dae:	0f 90       	pop	r0
    1db0:	08 be       	out	0x38, r0	; 56
    1db2:	0f 90       	pop	r0
    1db4:	0f be       	out	0x3f, r0	; 63
    1db6:	0f 90       	pop	r0
    1db8:	1f 90       	pop	r1
    1dba:	18 95       	reti

00001dbc <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    1dbc:	1f 92       	push	r1
    1dbe:	0f 92       	push	r0
    1dc0:	0f b6       	in	r0, 0x3f	; 63
    1dc2:	0f 92       	push	r0
    1dc4:	11 24       	eor	r1, r1
    1dc6:	08 b6       	in	r0, 0x38	; 56
    1dc8:	0f 92       	push	r0
    1dca:	18 be       	out	0x38, r1	; 56
    1dcc:	09 b6       	in	r0, 0x39	; 57
    1dce:	0f 92       	push	r0
    1dd0:	19 be       	out	0x39, r1	; 57
    1dd2:	0b b6       	in	r0, 0x3b	; 59
    1dd4:	0f 92       	push	r0
    1dd6:	1b be       	out	0x3b, r1	; 59
    1dd8:	2f 93       	push	r18
    1dda:	3f 93       	push	r19
    1ddc:	4f 93       	push	r20
    1dde:	5f 93       	push	r21
    1de0:	6f 93       	push	r22
    1de2:	7f 93       	push	r23
    1de4:	8f 93       	push	r24
    1de6:	9f 93       	push	r25
    1de8:	af 93       	push	r26
    1dea:	bf 93       	push	r27
    1dec:	ef 93       	push	r30
    1dee:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    1df0:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    1df4:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    1df8:	e0 91 c2 20 	lds	r30, 0x20C2	; 0x8020c2 <adcb_callback>
    1dfc:	f0 91 c3 20 	lds	r31, 0x20C3	; 0x8020c3 <adcb_callback+0x1>
    1e00:	61 e0       	ldi	r22, 0x01	; 1
    1e02:	80 e4       	ldi	r24, 0x40	; 64
    1e04:	92 e0       	ldi	r25, 0x02	; 2
    1e06:	19 95       	eicall
}
    1e08:	ff 91       	pop	r31
    1e0a:	ef 91       	pop	r30
    1e0c:	bf 91       	pop	r27
    1e0e:	af 91       	pop	r26
    1e10:	9f 91       	pop	r25
    1e12:	8f 91       	pop	r24
    1e14:	7f 91       	pop	r23
    1e16:	6f 91       	pop	r22
    1e18:	5f 91       	pop	r21
    1e1a:	4f 91       	pop	r20
    1e1c:	3f 91       	pop	r19
    1e1e:	2f 91       	pop	r18
    1e20:	0f 90       	pop	r0
    1e22:	0b be       	out	0x3b, r0	; 59
    1e24:	0f 90       	pop	r0
    1e26:	09 be       	out	0x39, r0	; 57
    1e28:	0f 90       	pop	r0
    1e2a:	08 be       	out	0x38, r0	; 56
    1e2c:	0f 90       	pop	r0
    1e2e:	0f be       	out	0x3f, r0	; 63
    1e30:	0f 90       	pop	r0
    1e32:	1f 90       	pop	r1
    1e34:	18 95       	reti

00001e36 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    1e36:	1f 92       	push	r1
    1e38:	0f 92       	push	r0
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	0f 92       	push	r0
    1e3e:	11 24       	eor	r1, r1
    1e40:	08 b6       	in	r0, 0x38	; 56
    1e42:	0f 92       	push	r0
    1e44:	18 be       	out	0x38, r1	; 56
    1e46:	09 b6       	in	r0, 0x39	; 57
    1e48:	0f 92       	push	r0
    1e4a:	19 be       	out	0x39, r1	; 57
    1e4c:	0b b6       	in	r0, 0x3b	; 59
    1e4e:	0f 92       	push	r0
    1e50:	1b be       	out	0x3b, r1	; 59
    1e52:	2f 93       	push	r18
    1e54:	3f 93       	push	r19
    1e56:	4f 93       	push	r20
    1e58:	5f 93       	push	r21
    1e5a:	6f 93       	push	r22
    1e5c:	7f 93       	push	r23
    1e5e:	8f 93       	push	r24
    1e60:	9f 93       	push	r25
    1e62:	af 93       	push	r26
    1e64:	bf 93       	push	r27
    1e66:	ef 93       	push	r30
    1e68:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    1e6a:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    1e6e:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    1e72:	e0 91 c2 20 	lds	r30, 0x20C2	; 0x8020c2 <adcb_callback>
    1e76:	f0 91 c3 20 	lds	r31, 0x20C3	; 0x8020c3 <adcb_callback+0x1>
    1e7a:	62 e0       	ldi	r22, 0x02	; 2
    1e7c:	80 e4       	ldi	r24, 0x40	; 64
    1e7e:	92 e0       	ldi	r25, 0x02	; 2
    1e80:	19 95       	eicall
}
    1e82:	ff 91       	pop	r31
    1e84:	ef 91       	pop	r30
    1e86:	bf 91       	pop	r27
    1e88:	af 91       	pop	r26
    1e8a:	9f 91       	pop	r25
    1e8c:	8f 91       	pop	r24
    1e8e:	7f 91       	pop	r23
    1e90:	6f 91       	pop	r22
    1e92:	5f 91       	pop	r21
    1e94:	4f 91       	pop	r20
    1e96:	3f 91       	pop	r19
    1e98:	2f 91       	pop	r18
    1e9a:	0f 90       	pop	r0
    1e9c:	0b be       	out	0x3b, r0	; 59
    1e9e:	0f 90       	pop	r0
    1ea0:	09 be       	out	0x39, r0	; 57
    1ea2:	0f 90       	pop	r0
    1ea4:	08 be       	out	0x38, r0	; 56
    1ea6:	0f 90       	pop	r0
    1ea8:	0f be       	out	0x3f, r0	; 63
    1eaa:	0f 90       	pop	r0
    1eac:	1f 90       	pop	r1
    1eae:	18 95       	reti

00001eb0 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    1eb0:	1f 92       	push	r1
    1eb2:	0f 92       	push	r0
    1eb4:	0f b6       	in	r0, 0x3f	; 63
    1eb6:	0f 92       	push	r0
    1eb8:	11 24       	eor	r1, r1
    1eba:	08 b6       	in	r0, 0x38	; 56
    1ebc:	0f 92       	push	r0
    1ebe:	18 be       	out	0x38, r1	; 56
    1ec0:	09 b6       	in	r0, 0x39	; 57
    1ec2:	0f 92       	push	r0
    1ec4:	19 be       	out	0x39, r1	; 57
    1ec6:	0b b6       	in	r0, 0x3b	; 59
    1ec8:	0f 92       	push	r0
    1eca:	1b be       	out	0x3b, r1	; 59
    1ecc:	2f 93       	push	r18
    1ece:	3f 93       	push	r19
    1ed0:	4f 93       	push	r20
    1ed2:	5f 93       	push	r21
    1ed4:	6f 93       	push	r22
    1ed6:	7f 93       	push	r23
    1ed8:	8f 93       	push	r24
    1eda:	9f 93       	push	r25
    1edc:	af 93       	push	r26
    1ede:	bf 93       	push	r27
    1ee0:	ef 93       	push	r30
    1ee2:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    1ee4:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    1ee8:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    1eec:	e0 91 c2 20 	lds	r30, 0x20C2	; 0x8020c2 <adcb_callback>
    1ef0:	f0 91 c3 20 	lds	r31, 0x20C3	; 0x8020c3 <adcb_callback+0x1>
    1ef4:	64 e0       	ldi	r22, 0x04	; 4
    1ef6:	80 e4       	ldi	r24, 0x40	; 64
    1ef8:	92 e0       	ldi	r25, 0x02	; 2
    1efa:	19 95       	eicall
}
    1efc:	ff 91       	pop	r31
    1efe:	ef 91       	pop	r30
    1f00:	bf 91       	pop	r27
    1f02:	af 91       	pop	r26
    1f04:	9f 91       	pop	r25
    1f06:	8f 91       	pop	r24
    1f08:	7f 91       	pop	r23
    1f0a:	6f 91       	pop	r22
    1f0c:	5f 91       	pop	r21
    1f0e:	4f 91       	pop	r20
    1f10:	3f 91       	pop	r19
    1f12:	2f 91       	pop	r18
    1f14:	0f 90       	pop	r0
    1f16:	0b be       	out	0x3b, r0	; 59
    1f18:	0f 90       	pop	r0
    1f1a:	09 be       	out	0x39, r0	; 57
    1f1c:	0f 90       	pop	r0
    1f1e:	08 be       	out	0x38, r0	; 56
    1f20:	0f 90       	pop	r0
    1f22:	0f be       	out	0x3f, r0	; 63
    1f24:	0f 90       	pop	r0
    1f26:	1f 90       	pop	r1
    1f28:	18 95       	reti

00001f2a <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    1f2a:	1f 92       	push	r1
    1f2c:	0f 92       	push	r0
    1f2e:	0f b6       	in	r0, 0x3f	; 63
    1f30:	0f 92       	push	r0
    1f32:	11 24       	eor	r1, r1
    1f34:	08 b6       	in	r0, 0x38	; 56
    1f36:	0f 92       	push	r0
    1f38:	18 be       	out	0x38, r1	; 56
    1f3a:	09 b6       	in	r0, 0x39	; 57
    1f3c:	0f 92       	push	r0
    1f3e:	19 be       	out	0x39, r1	; 57
    1f40:	0b b6       	in	r0, 0x3b	; 59
    1f42:	0f 92       	push	r0
    1f44:	1b be       	out	0x3b, r1	; 59
    1f46:	2f 93       	push	r18
    1f48:	3f 93       	push	r19
    1f4a:	4f 93       	push	r20
    1f4c:	5f 93       	push	r21
    1f4e:	6f 93       	push	r22
    1f50:	7f 93       	push	r23
    1f52:	8f 93       	push	r24
    1f54:	9f 93       	push	r25
    1f56:	af 93       	push	r26
    1f58:	bf 93       	push	r27
    1f5a:	ef 93       	push	r30
    1f5c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    1f5e:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    1f62:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    1f66:	e0 91 c2 20 	lds	r30, 0x20C2	; 0x8020c2 <adcb_callback>
    1f6a:	f0 91 c3 20 	lds	r31, 0x20C3	; 0x8020c3 <adcb_callback+0x1>
    1f6e:	68 e0       	ldi	r22, 0x08	; 8
    1f70:	80 e4       	ldi	r24, 0x40	; 64
    1f72:	92 e0       	ldi	r25, 0x02	; 2
    1f74:	19 95       	eicall
}
    1f76:	ff 91       	pop	r31
    1f78:	ef 91       	pop	r30
    1f7a:	bf 91       	pop	r27
    1f7c:	af 91       	pop	r26
    1f7e:	9f 91       	pop	r25
    1f80:	8f 91       	pop	r24
    1f82:	7f 91       	pop	r23
    1f84:	6f 91       	pop	r22
    1f86:	5f 91       	pop	r21
    1f88:	4f 91       	pop	r20
    1f8a:	3f 91       	pop	r19
    1f8c:	2f 91       	pop	r18
    1f8e:	0f 90       	pop	r0
    1f90:	0b be       	out	0x3b, r0	; 59
    1f92:	0f 90       	pop	r0
    1f94:	09 be       	out	0x39, r0	; 57
    1f96:	0f 90       	pop	r0
    1f98:	08 be       	out	0x38, r0	; 56
    1f9a:	0f 90       	pop	r0
    1f9c:	0f be       	out	0x3f, r0	; 63
    1f9e:	0f 90       	pop	r0
    1fa0:	1f 90       	pop	r1
    1fa2:	18 95       	reti

00001fa4 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1fa4:	bf 92       	push	r11
    1fa6:	cf 92       	push	r12
    1fa8:	df 92       	push	r13
    1faa:	ef 92       	push	r14
    1fac:	ff 92       	push	r15
    1fae:	0f 93       	push	r16
    1fb0:	1f 93       	push	r17
    1fb2:	cf 93       	push	r28
    1fb4:	df 93       	push	r29
    1fb6:	1f 92       	push	r1
    1fb8:	cd b7       	in	r28, 0x3d	; 61
    1fba:	de b7       	in	r29, 0x3e	; 62
    1fbc:	8c 01       	movw	r16, r24
    1fbe:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    1fc0:	81 15       	cp	r24, r1
    1fc2:	22 e0       	ldi	r18, 0x02	; 2
    1fc4:	92 07       	cpc	r25, r18
    1fc6:	71 f4       	brne	.+28     	; 0x1fe4 <adc_write_configuration+0x40>
    1fc8:	61 e2       	ldi	r22, 0x21	; 33
    1fca:	70 e0       	ldi	r23, 0x00	; 0
    1fcc:	82 e0       	ldi	r24, 0x02	; 2
    1fce:	62 d1       	rcall	.+708    	; 0x2294 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1fd0:	c8 2e       	mov	r12, r24
    1fd2:	d1 2c       	mov	r13, r1
    1fd4:	60 e2       	ldi	r22, 0x20	; 32
    1fd6:	70 e0       	ldi	r23, 0x00	; 0
    1fd8:	82 e0       	ldi	r24, 0x02	; 2
    1fda:	5c d1       	rcall	.+696    	; 0x2294 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    1fdc:	dc 2c       	mov	r13, r12
    1fde:	cc 24       	eor	r12, r12
    1fe0:	c8 2a       	or	r12, r24
    1fe2:	10 c0       	rjmp	.+32     	; 0x2004 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    1fe4:	80 34       	cpi	r24, 0x40	; 64
    1fe6:	92 40       	sbci	r25, 0x02	; 2
    1fe8:	d1 f5       	brne	.+116    	; 0x205e <adc_write_configuration+0xba>
    1fea:	65 e2       	ldi	r22, 0x25	; 37
    1fec:	70 e0       	ldi	r23, 0x00	; 0
    1fee:	82 e0       	ldi	r24, 0x02	; 2
    1ff0:	51 d1       	rcall	.+674    	; 0x2294 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    1ff2:	c8 2e       	mov	r12, r24
    1ff4:	d1 2c       	mov	r13, r1
    1ff6:	64 e2       	ldi	r22, 0x24	; 36
    1ff8:	70 e0       	ldi	r23, 0x00	; 0
    1ffa:	82 e0       	ldi	r24, 0x02	; 2
    1ffc:	4b d1       	rcall	.+662    	; 0x2294 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    1ffe:	dc 2c       	mov	r13, r12
    2000:	cc 24       	eor	r12, r12
    2002:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2004:	8f b7       	in	r24, 0x3f	; 63
    2006:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2008:	f8 94       	cli
	return flags;
    200a:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    200c:	c8 01       	movw	r24, r16
    200e:	0e 94 41 01 	call	0x282	; 0x282 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    2012:	f8 01       	movw	r30, r16
    2014:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    2016:	92 e0       	ldi	r25, 0x02	; 2
    2018:	90 83       	st	Z, r25
	adc->CAL = cal;
    201a:	c4 86       	std	Z+12, r12	; 0x0c
    201c:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    201e:	f7 01       	movw	r30, r14
    2020:	25 81       	ldd	r18, Z+5	; 0x05
    2022:	36 81       	ldd	r19, Z+6	; 0x06
    2024:	f8 01       	movw	r30, r16
    2026:	20 8f       	std	Z+24, r18	; 0x18
    2028:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    202a:	f7 01       	movw	r30, r14
    202c:	92 81       	ldd	r25, Z+2	; 0x02
    202e:	f8 01       	movw	r30, r16
    2030:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    2032:	f7 01       	movw	r30, r14
    2034:	94 81       	ldd	r25, Z+4	; 0x04
    2036:	f8 01       	movw	r30, r16
    2038:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    203a:	f7 01       	movw	r30, r14
    203c:	93 81       	ldd	r25, Z+3	; 0x03
    203e:	f8 01       	movw	r30, r16
    2040:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    2042:	f7 01       	movw	r30, r14
    2044:	91 81       	ldd	r25, Z+1	; 0x01
    2046:	f8 01       	movw	r30, r16
    2048:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    204a:	81 70       	andi	r24, 0x01	; 1
    204c:	f7 01       	movw	r30, r14
    204e:	90 81       	ld	r25, Z
    2050:	89 2b       	or	r24, r25
    2052:	f8 01       	movw	r30, r16
    2054:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    2056:	c8 01       	movw	r24, r16
    2058:	0e 94 62 01 	call	0x2c4	; 0x2c4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    205c:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    205e:	0f 90       	pop	r0
    2060:	df 91       	pop	r29
    2062:	cf 91       	pop	r28
    2064:	1f 91       	pop	r17
    2066:	0f 91       	pop	r16
    2068:	ff 90       	pop	r15
    206a:	ef 90       	pop	r14
    206c:	df 90       	pop	r13
    206e:	cf 90       	pop	r12
    2070:	bf 90       	pop	r11
    2072:	08 95       	ret

00002074 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    2074:	df 92       	push	r13
    2076:	ef 92       	push	r14
    2078:	ff 92       	push	r15
    207a:	0f 93       	push	r16
    207c:	1f 93       	push	r17
    207e:	cf 93       	push	r28
    2080:	df 93       	push	r29
    2082:	1f 92       	push	r1
    2084:	cd b7       	in	r28, 0x3d	; 61
    2086:	de b7       	in	r29, 0x3e	; 62
    2088:	8c 01       	movw	r16, r24
    208a:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    208c:	8f b7       	in	r24, 0x3f	; 63
    208e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2090:	f8 94       	cli
	return flags;
    2092:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    2094:	c8 01       	movw	r24, r16
    2096:	0e 94 41 01 	call	0x282	; 0x282 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    209a:	f8 01       	movw	r30, r16
    209c:	80 81       	ld	r24, Z
    209e:	80 7c       	andi	r24, 0xC0	; 192
    20a0:	f7 01       	movw	r30, r14
    20a2:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    20a4:	f8 01       	movw	r30, r16
    20a6:	80 8d       	ldd	r24, Z+24	; 0x18
    20a8:	91 8d       	ldd	r25, Z+25	; 0x19
    20aa:	f7 01       	movw	r30, r14
    20ac:	85 83       	std	Z+5, r24	; 0x05
    20ae:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    20b0:	f8 01       	movw	r30, r16
    20b2:	82 81       	ldd	r24, Z+2	; 0x02
    20b4:	f7 01       	movw	r30, r14
    20b6:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    20b8:	f8 01       	movw	r30, r16
    20ba:	84 81       	ldd	r24, Z+4	; 0x04
    20bc:	f7 01       	movw	r30, r14
    20be:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    20c0:	f8 01       	movw	r30, r16
    20c2:	83 81       	ldd	r24, Z+3	; 0x03
    20c4:	f7 01       	movw	r30, r14
    20c6:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    20c8:	f8 01       	movw	r30, r16
    20ca:	81 81       	ldd	r24, Z+1	; 0x01
    20cc:	f7 01       	movw	r30, r14
    20ce:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    20d0:	c8 01       	movw	r24, r16
    20d2:	0e 94 62 01 	call	0x2c4	; 0x2c4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    20d6:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    20d8:	0f 90       	pop	r0
    20da:	df 91       	pop	r29
    20dc:	cf 91       	pop	r28
    20de:	1f 91       	pop	r17
    20e0:	0f 91       	pop	r16
    20e2:	ff 90       	pop	r15
    20e4:	ef 90       	pop	r14
    20e6:	df 90       	pop	r13
    20e8:	08 95       	ret

000020ea <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    20ea:	af 92       	push	r10
    20ec:	bf 92       	push	r11
    20ee:	cf 92       	push	r12
    20f0:	df 92       	push	r13
    20f2:	ef 92       	push	r14
    20f4:	ff 92       	push	r15
    20f6:	0f 93       	push	r16
    20f8:	1f 93       	push	r17
    20fa:	cf 93       	push	r28
    20fc:	df 93       	push	r29
    20fe:	1f 92       	push	r1
    2100:	cd b7       	in	r28, 0x3d	; 61
    2102:	de b7       	in	r29, 0x3e	; 62
    2104:	6c 01       	movw	r12, r24
    2106:	b6 2e       	mov	r11, r22
    2108:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    210a:	86 2f       	mov	r24, r22
    210c:	83 70       	andi	r24, 0x03	; 3
    210e:	29 f4       	brne	.+10     	; 0x211a <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    2110:	96 2f       	mov	r25, r22
    2112:	96 95       	lsr	r25
    2114:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    2116:	82 e0       	ldi	r24, 0x02	; 2
    2118:	02 c0       	rjmp	.+4      	; 0x211e <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    211a:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    211c:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    211e:	90 ff       	sbrs	r25, 0
		index++;
    2120:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    2122:	86 01       	movw	r16, r12
    2124:	00 5e       	subi	r16, 0xE0	; 224
    2126:	1f 4f       	sbci	r17, 0xFF	; 255
    2128:	98 e0       	ldi	r25, 0x08	; 8
    212a:	89 9f       	mul	r24, r25
    212c:	00 0d       	add	r16, r0
    212e:	11 1d       	adc	r17, r1
    2130:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2132:	8f b7       	in	r24, 0x3f	; 63
    2134:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2136:	f8 94       	cli
	return flags;
    2138:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    213a:	c6 01       	movw	r24, r12
    213c:	0e 94 41 01 	call	0x282	; 0x282 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    2140:	f7 01       	movw	r30, r14
    2142:	80 81       	ld	r24, Z
    2144:	f8 01       	movw	r30, r16
    2146:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    2148:	f7 01       	movw	r30, r14
    214a:	82 81       	ldd	r24, Z+2	; 0x02
    214c:	f8 01       	movw	r30, r16
    214e:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    2150:	f7 01       	movw	r30, r14
    2152:	81 81       	ldd	r24, Z+1	; 0x01
    2154:	f8 01       	movw	r30, r16
    2156:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    2158:	b0 fe       	sbrs	r11, 0
    215a:	04 c0       	rjmp	.+8      	; 0x2164 <adcch_write_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    215c:	f7 01       	movw	r30, r14
    215e:	83 81       	ldd	r24, Z+3	; 0x03
    2160:	f8 01       	movw	r30, r16
    2162:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    2164:	c6 01       	movw	r24, r12
    2166:	0e 94 62 01 	call	0x2c4	; 0x2c4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    216a:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    216c:	0f 90       	pop	r0
    216e:	df 91       	pop	r29
    2170:	cf 91       	pop	r28
    2172:	1f 91       	pop	r17
    2174:	0f 91       	pop	r16
    2176:	ff 90       	pop	r15
    2178:	ef 90       	pop	r14
    217a:	df 90       	pop	r13
    217c:	cf 90       	pop	r12
    217e:	bf 90       	pop	r11
    2180:	af 90       	pop	r10
    2182:	08 95       	ret

00002184 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    2184:	af 92       	push	r10
    2186:	bf 92       	push	r11
    2188:	cf 92       	push	r12
    218a:	df 92       	push	r13
    218c:	ef 92       	push	r14
    218e:	ff 92       	push	r15
    2190:	0f 93       	push	r16
    2192:	1f 93       	push	r17
    2194:	cf 93       	push	r28
    2196:	df 93       	push	r29
    2198:	1f 92       	push	r1
    219a:	cd b7       	in	r28, 0x3d	; 61
    219c:	de b7       	in	r29, 0x3e	; 62
    219e:	6c 01       	movw	r12, r24
    21a0:	b6 2e       	mov	r11, r22
    21a2:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    21a4:	86 2f       	mov	r24, r22
    21a6:	83 70       	andi	r24, 0x03	; 3
    21a8:	29 f4       	brne	.+10     	; 0x21b4 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    21aa:	96 2f       	mov	r25, r22
    21ac:	96 95       	lsr	r25
    21ae:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    21b0:	82 e0       	ldi	r24, 0x02	; 2
    21b2:	02 c0       	rjmp	.+4      	; 0x21b8 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    21b4:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    21b6:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    21b8:	90 ff       	sbrs	r25, 0
		index++;
    21ba:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    21bc:	86 01       	movw	r16, r12
    21be:	00 5e       	subi	r16, 0xE0	; 224
    21c0:	1f 4f       	sbci	r17, 0xFF	; 255
    21c2:	98 e0       	ldi	r25, 0x08	; 8
    21c4:	89 9f       	mul	r24, r25
    21c6:	00 0d       	add	r16, r0
    21c8:	11 1d       	adc	r17, r1
    21ca:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    21cc:	8f b7       	in	r24, 0x3f	; 63
    21ce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    21d0:	f8 94       	cli
	return flags;
    21d2:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    21d4:	c6 01       	movw	r24, r12
    21d6:	0e 94 41 01 	call	0x282	; 0x282 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    21da:	f8 01       	movw	r30, r16
    21dc:	80 81       	ld	r24, Z
    21de:	f7 01       	movw	r30, r14
    21e0:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    21e2:	f8 01       	movw	r30, r16
    21e4:	82 81       	ldd	r24, Z+2	; 0x02
    21e6:	f7 01       	movw	r30, r14
    21e8:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    21ea:	f8 01       	movw	r30, r16
    21ec:	81 81       	ldd	r24, Z+1	; 0x01
    21ee:	f7 01       	movw	r30, r14
    21f0:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    21f2:	b0 fe       	sbrs	r11, 0
    21f4:	04 c0       	rjmp	.+8      	; 0x21fe <adcch_read_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    21f6:	f8 01       	movw	r30, r16
    21f8:	86 81       	ldd	r24, Z+6	; 0x06
    21fa:	f7 01       	movw	r30, r14
    21fc:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    21fe:	c6 01       	movw	r24, r12
    2200:	0e 94 62 01 	call	0x2c4	; 0x2c4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2204:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    2206:	0f 90       	pop	r0
    2208:	df 91       	pop	r29
    220a:	cf 91       	pop	r28
    220c:	1f 91       	pop	r17
    220e:	0f 91       	pop	r16
    2210:	ff 90       	pop	r15
    2212:	ef 90       	pop	r14
    2214:	df 90       	pop	r13
    2216:	cf 90       	pop	r12
    2218:	bf 90       	pop	r11
    221a:	af 90       	pop	r10
    221c:	08 95       	ret

0000221e <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    221e:	8f ef       	ldi	r24, 0xFF	; 255
    2220:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    2224:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    2228:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    222c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    2230:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    2234:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    2238:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    223c:	08 95       	ret

0000223e <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    223e:	cf 93       	push	r28
    2240:	df 93       	push	r29
    2242:	1f 92       	push	r1
    2244:	cd b7       	in	r28, 0x3d	; 61
    2246:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2248:	9f b7       	in	r25, 0x3f	; 63
    224a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    224c:	f8 94       	cli
	return flags;
    224e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    2250:	e8 2f       	mov	r30, r24
    2252:	f0 e0       	ldi	r31, 0x00	; 0
    2254:	e0 59       	subi	r30, 0x90	; 144
    2256:	ff 4f       	sbci	r31, 0xFF	; 255
    2258:	60 95       	com	r22
    225a:	80 81       	ld	r24, Z
    225c:	68 23       	and	r22, r24
    225e:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2260:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    2262:	0f 90       	pop	r0
    2264:	df 91       	pop	r29
    2266:	cf 91       	pop	r28
    2268:	08 95       	ret

0000226a <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    226a:	cf 93       	push	r28
    226c:	df 93       	push	r29
    226e:	1f 92       	push	r1
    2270:	cd b7       	in	r28, 0x3d	; 61
    2272:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2274:	9f b7       	in	r25, 0x3f	; 63
    2276:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2278:	f8 94       	cli
	return flags;
    227a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    227c:	e8 2f       	mov	r30, r24
    227e:	f0 e0       	ldi	r31, 0x00	; 0
    2280:	e0 59       	subi	r30, 0x90	; 144
    2282:	ff 4f       	sbci	r31, 0xFF	; 255
    2284:	80 81       	ld	r24, Z
    2286:	68 2b       	or	r22, r24
    2288:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    228a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    228c:	0f 90       	pop	r0
    228e:	df 91       	pop	r29
    2290:	cf 91       	pop	r28
    2292:	08 95       	ret

00002294 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2294:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    2298:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    229a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    229c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    22a0:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    22a2:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    22a6:	08 95       	ret

000022a8 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    22a8:	cf 93       	push	r28
    22aa:	df 93       	push	r29
    22ac:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    22b2:	c6 2f       	mov	r28, r22
    22b4:	d0 e0       	ldi	r29, 0x00	; 0
    22b6:	de 01       	movw	r26, r28
    22b8:	02 2e       	mov	r0, r18
    22ba:	02 c0       	rjmp	.+4      	; 0x22c0 <ioport_configure_port_pin+0x18>
    22bc:	b5 95       	asr	r27
    22be:	a7 95       	ror	r26
    22c0:	0a 94       	dec	r0
    22c2:	e2 f7       	brpl	.-8      	; 0x22bc <ioport_configure_port_pin+0x14>
    22c4:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    22c6:	50 8b       	std	Z+16, r21	; 0x10
    22c8:	2f 5f       	subi	r18, 0xFF	; 255
    22ca:	3f 4f       	sbci	r19, 0xFF	; 255
    22cc:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    22ce:	28 30       	cpi	r18, 0x08	; 8
    22d0:	31 05       	cpc	r19, r1
    22d2:	89 f7       	brne	.-30     	; 0x22b6 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    22d4:	40 ff       	sbrs	r20, 0
    22d6:	0a c0       	rjmp	.+20     	; 0x22ec <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    22d8:	41 ff       	sbrs	r20, 1
    22da:	03 c0       	rjmp	.+6      	; 0x22e2 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    22dc:	fc 01       	movw	r30, r24
    22de:	65 83       	std	Z+5, r22	; 0x05
    22e0:	02 c0       	rjmp	.+4      	; 0x22e6 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    22e2:	fc 01       	movw	r30, r24
    22e4:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    22e6:	fc 01       	movw	r30, r24
    22e8:	61 83       	std	Z+1, r22	; 0x01
    22ea:	02 c0       	rjmp	.+4      	; 0x22f0 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    22ec:	fc 01       	movw	r30, r24
    22ee:	62 83       	std	Z+2, r22	; 0x02
	}
}
    22f0:	df 91       	pop	r29
    22f2:	cf 91       	pop	r28
    22f4:	08 95       	ret

000022f6 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    22f6:	43 e0       	ldi	r20, 0x03	; 3
    22f8:	50 e0       	ldi	r21, 0x00	; 0
    22fa:	61 e0       	ldi	r22, 0x01	; 1
    22fc:	80 e8       	ldi	r24, 0x80	; 128
    22fe:	96 e0       	ldi	r25, 0x06	; 6
    2300:	d3 df       	rcall	.-90     	; 0x22a8 <ioport_configure_port_pin>
    2302:	43 e0       	ldi	r20, 0x03	; 3
    2304:	50 e0       	ldi	r21, 0x00	; 0
    2306:	62 e0       	ldi	r22, 0x02	; 2
    2308:	80 e8       	ldi	r24, 0x80	; 128
    230a:	96 e0       	ldi	r25, 0x06	; 6
    230c:	cd df       	rcall	.-102    	; 0x22a8 <ioport_configure_port_pin>
    230e:	43 e0       	ldi	r20, 0x03	; 3
    2310:	50 e0       	ldi	r21, 0x00	; 0
    2312:	64 e0       	ldi	r22, 0x04	; 4
    2314:	80 e8       	ldi	r24, 0x80	; 128
    2316:	96 e0       	ldi	r25, 0x06	; 6
    2318:	c7 df       	rcall	.-114    	; 0x22a8 <ioport_configure_port_pin>
    231a:	43 e0       	ldi	r20, 0x03	; 3
    231c:	50 e0       	ldi	r21, 0x00	; 0
    231e:	68 e0       	ldi	r22, 0x08	; 8
    2320:	80 e8       	ldi	r24, 0x80	; 128
    2322:	96 e0       	ldi	r25, 0x06	; 6
    2324:	c1 df       	rcall	.-126    	; 0x22a8 <ioport_configure_port_pin>
    2326:	43 e0       	ldi	r20, 0x03	; 3
    2328:	50 e0       	ldi	r21, 0x00	; 0
    232a:	60 e1       	ldi	r22, 0x10	; 16
    232c:	80 e8       	ldi	r24, 0x80	; 128
    232e:	96 e0       	ldi	r25, 0x06	; 6
    2330:	bb df       	rcall	.-138    	; 0x22a8 <ioport_configure_port_pin>
    2332:	43 e0       	ldi	r20, 0x03	; 3
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	60 e2       	ldi	r22, 0x20	; 32
    2338:	80 e8       	ldi	r24, 0x80	; 128
    233a:	96 e0       	ldi	r25, 0x06	; 6
    233c:	b5 df       	rcall	.-150    	; 0x22a8 <ioport_configure_port_pin>
    233e:	43 e0       	ldi	r20, 0x03	; 3
    2340:	50 e0       	ldi	r21, 0x00	; 0
    2342:	60 e4       	ldi	r22, 0x40	; 64
    2344:	80 e8       	ldi	r24, 0x80	; 128
    2346:	96 e0       	ldi	r25, 0x06	; 6
    2348:	af df       	rcall	.-162    	; 0x22a8 <ioport_configure_port_pin>
    234a:	43 e0       	ldi	r20, 0x03	; 3
    234c:	50 e0       	ldi	r21, 0x00	; 0
    234e:	60 e8       	ldi	r22, 0x80	; 128
    2350:	80 e8       	ldi	r24, 0x80	; 128
    2352:	96 e0       	ldi	r25, 0x06	; 6
    2354:	a9 df       	rcall	.-174    	; 0x22a8 <ioport_configure_port_pin>
    2356:	40 e0       	ldi	r20, 0x00	; 0
    2358:	58 e1       	ldi	r21, 0x18	; 24
    235a:	61 e0       	ldi	r22, 0x01	; 1
    235c:	80 e6       	ldi	r24, 0x60	; 96
    235e:	96 e0       	ldi	r25, 0x06	; 6
    2360:	a3 df       	rcall	.-186    	; 0x22a8 <ioport_configure_port_pin>
    2362:	40 e0       	ldi	r20, 0x00	; 0
    2364:	58 e1       	ldi	r21, 0x18	; 24
    2366:	62 e0       	ldi	r22, 0x02	; 2
    2368:	80 e6       	ldi	r24, 0x60	; 96
    236a:	96 e0       	ldi	r25, 0x06	; 6
    236c:	9d df       	rcall	.-198    	; 0x22a8 <ioport_configure_port_pin>
    236e:	40 e0       	ldi	r20, 0x00	; 0
    2370:	58 e1       	ldi	r21, 0x18	; 24
    2372:	64 e0       	ldi	r22, 0x04	; 4
    2374:	80 e6       	ldi	r24, 0x60	; 96
    2376:	96 e0       	ldi	r25, 0x06	; 6
    2378:	97 df       	rcall	.-210    	; 0x22a8 <ioport_configure_port_pin>
    237a:	40 e0       	ldi	r20, 0x00	; 0
    237c:	58 e1       	ldi	r21, 0x18	; 24
    237e:	68 e0       	ldi	r22, 0x08	; 8
    2380:	80 e6       	ldi	r24, 0x60	; 96
    2382:	96 e0       	ldi	r25, 0x06	; 6
    2384:	91 df       	rcall	.-222    	; 0x22a8 <ioport_configure_port_pin>
    2386:	40 e0       	ldi	r20, 0x00	; 0
    2388:	58 e1       	ldi	r21, 0x18	; 24
    238a:	60 e1       	ldi	r22, 0x10	; 16
    238c:	80 e6       	ldi	r24, 0x60	; 96
    238e:	96 e0       	ldi	r25, 0x06	; 6
    2390:	8b df       	rcall	.-234    	; 0x22a8 <ioport_configure_port_pin>
    2392:	40 e0       	ldi	r20, 0x00	; 0
    2394:	58 e1       	ldi	r21, 0x18	; 24
    2396:	60 e2       	ldi	r22, 0x20	; 32
    2398:	80 e6       	ldi	r24, 0x60	; 96
    239a:	96 e0       	ldi	r25, 0x06	; 6
    239c:	85 df       	rcall	.-246    	; 0x22a8 <ioport_configure_port_pin>
    239e:	40 e0       	ldi	r20, 0x00	; 0
    23a0:	58 e1       	ldi	r21, 0x18	; 24
    23a2:	61 e0       	ldi	r22, 0x01	; 1
    23a4:	80 ee       	ldi	r24, 0xE0	; 224
    23a6:	97 e0       	ldi	r25, 0x07	; 7
    23a8:	7f df       	rcall	.-258    	; 0x22a8 <ioport_configure_port_pin>
    23aa:	40 e0       	ldi	r20, 0x00	; 0
    23ac:	58 e1       	ldi	r21, 0x18	; 24
    23ae:	62 e0       	ldi	r22, 0x02	; 2
    23b0:	80 ee       	ldi	r24, 0xE0	; 224
    23b2:	97 e0       	ldi	r25, 0x07	; 7
    23b4:	79 df       	rcall	.-270    	; 0x22a8 <ioport_configure_port_pin>
    23b6:	43 e0       	ldi	r20, 0x03	; 3
    23b8:	50 e0       	ldi	r21, 0x00	; 0
    23ba:	60 e8       	ldi	r22, 0x80	; 128
    23bc:	80 e4       	ldi	r24, 0x40	; 64
    23be:	96 e0       	ldi	r25, 0x06	; 6
    23c0:	73 df       	rcall	.-282    	; 0x22a8 <ioport_configure_port_pin>
    23c2:	43 e0       	ldi	r20, 0x03	; 3
    23c4:	50 e0       	ldi	r21, 0x00	; 0
    23c6:	60 e2       	ldi	r22, 0x20	; 32
    23c8:	80 e4       	ldi	r24, 0x40	; 64
    23ca:	96 e0       	ldi	r25, 0x06	; 6
    23cc:	6d df       	rcall	.-294    	; 0x22a8 <ioport_configure_port_pin>
    23ce:	40 e0       	ldi	r20, 0x00	; 0
    23d0:	50 e0       	ldi	r21, 0x00	; 0
    23d2:	60 e4       	ldi	r22, 0x40	; 64
    23d4:	80 e4       	ldi	r24, 0x40	; 64
    23d6:	96 e0       	ldi	r25, 0x06	; 6
    23d8:	67 df       	rcall	.-306    	; 0x22a8 <ioport_configure_port_pin>
    23da:	43 e0       	ldi	r20, 0x03	; 3
    23dc:	50 e0       	ldi	r21, 0x00	; 0
    23de:	68 e0       	ldi	r22, 0x08	; 8
    23e0:	80 ec       	ldi	r24, 0xC0	; 192
    23e2:	97 e0       	ldi	r25, 0x07	; 7
    23e4:	61 df       	rcall	.-318    	; 0x22a8 <ioport_configure_port_pin>
    23e6:	40 e0       	ldi	r20, 0x00	; 0
    23e8:	50 e0       	ldi	r21, 0x00	; 0
    23ea:	61 e0       	ldi	r22, 0x01	; 1
    23ec:	80 e0       	ldi	r24, 0x00	; 0
    23ee:	96 e0       	ldi	r25, 0x06	; 6
    23f0:	5b df       	rcall	.-330    	; 0x22a8 <ioport_configure_port_pin>
    23f2:	40 e0       	ldi	r20, 0x00	; 0
    23f4:	50 e0       	ldi	r21, 0x00	; 0
    23f6:	64 e0       	ldi	r22, 0x04	; 4
    23f8:	80 e0       	ldi	r24, 0x00	; 0
    23fa:	96 e0       	ldi	r25, 0x06	; 6
    23fc:	55 df       	rcall	.-342    	; 0x22a8 <ioport_configure_port_pin>
    23fe:	40 e0       	ldi	r20, 0x00	; 0
    2400:	50 e0       	ldi	r21, 0x00	; 0
    2402:	62 e0       	ldi	r22, 0x02	; 2
    2404:	80 e2       	ldi	r24, 0x20	; 32
    2406:	96 e0       	ldi	r25, 0x06	; 6
    2408:	4f df       	rcall	.-354    	; 0x22a8 <ioport_configure_port_pin>
    240a:	40 e0       	ldi	r20, 0x00	; 0
    240c:	57 e0       	ldi	r21, 0x07	; 7
    240e:	62 e0       	ldi	r22, 0x02	; 2
    2410:	80 e2       	ldi	r24, 0x20	; 32
    2412:	96 e0       	ldi	r25, 0x06	; 6
    2414:	49 df       	rcall	.-366    	; 0x22a8 <ioport_configure_port_pin>
    2416:	40 e0       	ldi	r20, 0x00	; 0
    2418:	57 e0       	ldi	r21, 0x07	; 7
    241a:	61 e0       	ldi	r22, 0x01	; 1
    241c:	80 e2       	ldi	r24, 0x20	; 32
    241e:	96 e0       	ldi	r25, 0x06	; 6
    2420:	43 df       	rcall	.-378    	; 0x22a8 <ioport_configure_port_pin>
    2422:	41 e0       	ldi	r20, 0x01	; 1
    2424:	50 e0       	ldi	r21, 0x00	; 0
    2426:	68 e0       	ldi	r22, 0x08	; 8
    2428:	80 e2       	ldi	r24, 0x20	; 32
    242a:	96 e0       	ldi	r25, 0x06	; 6
    242c:	3d df       	rcall	.-390    	; 0x22a8 <ioport_configure_port_pin>
    242e:	40 e0       	ldi	r20, 0x00	; 0
    2430:	57 e0       	ldi	r21, 0x07	; 7
    2432:	64 e0       	ldi	r22, 0x04	; 4
    2434:	80 e2       	ldi	r24, 0x20	; 32
    2436:	96 e0       	ldi	r25, 0x06	; 6
    2438:	37 df       	rcall	.-402    	; 0x22a8 <ioport_configure_port_pin>
    243a:	43 e0       	ldi	r20, 0x03	; 3
    243c:	50 e0       	ldi	r21, 0x00	; 0
    243e:	68 e0       	ldi	r22, 0x08	; 8
    2440:	80 ec       	ldi	r24, 0xC0	; 192
    2442:	97 e0       	ldi	r25, 0x07	; 7
    2444:	31 df       	rcall	.-414    	; 0x22a8 <ioport_configure_port_pin>
    2446:	43 e0       	ldi	r20, 0x03	; 3
    2448:	50 e0       	ldi	r21, 0x00	; 0
    244a:	68 e0       	ldi	r22, 0x08	; 8
    244c:	80 e4       	ldi	r24, 0x40	; 64
    244e:	96 e0       	ldi	r25, 0x06	; 6
    2450:	2b df       	rcall	.-426    	; 0x22a8 <ioport_configure_port_pin>
    2452:	40 e0       	ldi	r20, 0x00	; 0
    2454:	50 e0       	ldi	r21, 0x00	; 0
    2456:	64 e0       	ldi	r22, 0x04	; 4
    2458:	80 e4       	ldi	r24, 0x40	; 64
    245a:	96 e0       	ldi	r25, 0x06	; 6
    245c:	25 df       	rcall	.-438    	; 0x22a8 <ioport_configure_port_pin>
    245e:	43 e0       	ldi	r20, 0x03	; 3
    2460:	50 e0       	ldi	r21, 0x00	; 0
    2462:	68 e0       	ldi	r22, 0x08	; 8
    2464:	80 e6       	ldi	r24, 0x60	; 96
    2466:	96 e0       	ldi	r25, 0x06	; 6
    2468:	1f df       	rcall	.-450    	; 0x22a8 <ioport_configure_port_pin>
    246a:	40 e0       	ldi	r20, 0x00	; 0
    246c:	50 e0       	ldi	r21, 0x00	; 0
    246e:	64 e0       	ldi	r22, 0x04	; 4
    2470:	80 e6       	ldi	r24, 0x60	; 96
    2472:	96 e0       	ldi	r25, 0x06	; 6
    2474:	19 cf       	rjmp	.-462    	; 0x22a8 <ioport_configure_port_pin>
    2476:	08 95       	ret

00002478 <adca_handler>:
 *
 * \param adc Pointer to ADC module.
 * \param ch_mask ADC channel mask.
 * \param result Conversion result from ADC channel.
 */
static void adca_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result) {
    2478:	9a 01       	movw	r18, r20
	uint32_t temperature;
	temperature = (uint32_t)result * 358;
    247a:	a6 e6       	ldi	r26, 0x66	; 102
    247c:	b1 e0       	ldi	r27, 0x01	; 1
    247e:	31 d2       	rcall	.+1122   	; 0x28e2 <__umulhisi3>
	temperature /= tempsense;
	last_temperature = temperature & 0xffff;
    2480:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <tempsense>
    2484:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <tempsense+0x1>
    2488:	40 e0       	ldi	r20, 0x00	; 0
    248a:	50 e0       	ldi	r21, 0x00	; 0
    248c:	08 d2       	rcall	.+1040   	; 0x289e <__udivmodsi4>
    248e:	20 93 be 20 	sts	0x20BE, r18	; 0x8020be <last_temperature>
    2492:	30 93 bf 20 	sts	0x20BF, r19	; 0x8020bf <last_temperature+0x1>
	last_temperature -= 10;					//Linear calibration for offset
    2496:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <last_temperature>
    249a:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <last_temperature+0x1>
    249e:	0a 97       	sbiw	r24, 0x0a	; 10
    24a0:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <last_temperature>
    24a4:	90 93 bf 20 	sts	0x20BF, r25	; 0x8020bf <last_temperature+0x1>
    24a8:	08 95       	ret

000024aa <adcb_handler>:
}

static void adcb_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result) {
	light_value = (uint32_t)result;
    24aa:	40 93 bc 20 	sts	0x20BC, r20	; 0x8020bc <light_value>
    24ae:	50 93 bd 20 	sts	0x20BD, r21	; 0x8020bd <light_value+0x1>
    24b2:	08 95       	ret

000024b4 <publishUSARTMessage>:
/*	
*	Send message on USART
*	str		-	Pointer to char array to be sent
*	length	-	Length of char array to be sent
*/
void publishUSARTMessage(volatile uint8_t *str, uint8_t length) {
    24b4:	0f 93       	push	r16
    24b6:	1f 93       	push	r17
    24b8:	cf 93       	push	r28
    24ba:	df 93       	push	r29
	for (int i = 0; i < length; i++) {
    24bc:	66 23       	and	r22, r22
    24be:	59 f0       	breq	.+22     	; 0x24d6 <publishUSARTMessage+0x22>
    24c0:	8c 01       	movw	r16, r24
    24c2:	ec 01       	movw	r28, r24
    24c4:	06 0f       	add	r16, r22
    24c6:	11 1d       	adc	r17, r1
		usart_putchar(USART_SERIAL, str[i]);
    24c8:	69 91       	ld	r22, Y+
    24ca:	80 ea       	ldi	r24, 0xA0	; 160
    24cc:	98 e0       	ldi	r25, 0x08	; 8
    24ce:	01 d9       	rcall	.-3582   	; 0x16d2 <usart_putchar>
*	Send message on USART
*	str		-	Pointer to char array to be sent
*	length	-	Length of char array to be sent
*/
void publishUSARTMessage(volatile uint8_t *str, uint8_t length) {
	for (int i = 0; i < length; i++) {
    24d0:	c0 17       	cp	r28, r16
    24d2:	d1 07       	cpc	r29, r17
    24d4:	c9 f7       	brne	.-14     	; 0x24c8 <publishUSARTMessage+0x14>
		usart_putchar(USART_SERIAL, str[i]);
	}
}
    24d6:	df 91       	pop	r29
    24d8:	cf 91       	pop	r28
    24da:	1f 91       	pop	r17
    24dc:	0f 91       	pop	r16
    24de:	08 95       	ret

000024e0 <readUSARTMessage>:

/*
*	Receive message on USART
*	Returns pointer to received message
*/
void readUSARTMessage(void) {
    24e0:	cf 93       	push	r28
	for(uint8_t i = 0; i<receive_len ; i++) {
    24e2:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <receive_len>
    24e6:	88 23       	and	r24, r24
    24e8:	b1 f0       	breq	.+44     	; 0x2516 <readUSARTMessage+0x36>
    24ea:	c0 e0       	ldi	r28, 0x00	; 0
		received_byte = usart_getchar(USART_SERIAL);
    24ec:	80 ea       	ldi	r24, 0xA0	; 160
    24ee:	98 e0       	ldi	r25, 0x08	; 8
    24f0:	f8 d8       	rcall	.-3600   	; 0x16e2 <usart_getchar>
    24f2:	80 93 cc 20 	sts	0x20CC, r24	; 0x8020cc <received_byte>
		if(received_byte == '$')
    24f6:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <received_byte>
    24fa:	84 32       	cpi	r24, 0x24	; 36
    24fc:	61 f0       	breq	.+24     	; 0x2516 <readUSARTMessage+0x36>
			break;
		received_message[i] = received_byte;
    24fe:	ec 2f       	mov	r30, r28
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <received_byte>
    2506:	e8 5e       	subi	r30, 0xE8	; 232
    2508:	ff 4d       	sbci	r31, 0xDF	; 223
    250a:	80 83       	st	Z, r24
/*
*	Receive message on USART
*	Returns pointer to received message
*/
void readUSARTMessage(void) {
	for(uint8_t i = 0; i<receive_len ; i++) {
    250c:	cf 5f       	subi	r28, 0xFF	; 255
    250e:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <receive_len>
    2512:	c8 17       	cp	r28, r24
    2514:	58 f3       	brcs	.-42     	; 0x24ec <readUSARTMessage+0xc>
		received_byte = usart_getchar(USART_SERIAL);
		if(received_byte == '$')
			break;
		received_message[i] = received_byte;
	}
}
    2516:	cf 91       	pop	r28
    2518:	08 95       	ret

0000251a <playSound>:

/*
*	Function to play sound from speaker
*	index	-	var to identify which sound to play
*/
void playSound(uint8_t index) {
    251a:	0f 93       	push	r16
    251c:	1f 93       	push	r17
    251e:	cf 93       	push	r28
    2520:	df 93       	push	r29
    2522:	1f 92       	push	r1
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
	uint8_t i = 0;
	uint16_t count = 0;
	bool condition = true;
	soundRate = ROOT_NOTE / index;
    2528:	68 2f       	mov	r22, r24
    252a:	70 e0       	ldi	r23, 0x00	; 0
    252c:	82 e2       	ldi	r24, 0x22	; 34
    252e:	96 e5       	ldi	r25, 0x56	; 86
    2530:	a3 d1       	rcall	.+838    	; 0x2878 <__divmodhi4>
    2532:	60 93 08 20 	sts	0x2008, r22	; 0x802008 <soundRate>
    2536:	70 93 09 20 	sts	0x2009, r23	; 0x802009 <soundRate+0x1>
		TCC4.PER = (sysclk_get_per_hz() / soundRate) - 1;
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
		EVSYS.CH0MUX = EVSYS_CHMUX_TCC4_OVF_gc;
		TCC4.CTRLA = TC45_CLKSEL_DIV1_gc;
	#else
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    253a:	61 e0       	ldi	r22, 0x01	; 1
    253c:	83 e0       	ldi	r24, 0x03	; 3
    253e:	7f de       	rcall	.-770    	; 0x223e <sysclk_enable_module>
		TCC0.PER = (sysclk_get_per_hz() / soundRate) - 1;
    2540:	20 91 08 20 	lds	r18, 0x2008	; 0x802008 <soundRate>
    2544:	30 91 09 20 	lds	r19, 0x2009	; 0x802009 <soundRate+0x1>
    2548:	40 e0       	ldi	r20, 0x00	; 0
    254a:	50 e0       	ldi	r21, 0x00	; 0
    254c:	60 e8       	ldi	r22, 0x80	; 128
    254e:	74 e8       	ldi	r23, 0x84	; 132
    2550:	8e e1       	ldi	r24, 0x1E	; 30
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	a4 d1       	rcall	.+840    	; 0x289e <__udivmodsi4>
    2556:	21 50       	subi	r18, 0x01	; 1
    2558:	31 09       	sbc	r19, r1
    255a:	00 e0       	ldi	r16, 0x00	; 0
    255c:	18 e0       	ldi	r17, 0x08	; 8
    255e:	f8 01       	movw	r30, r16
    2560:	26 a3       	std	Z+38, r18	; 0x26
    2562:	37 a3       	std	Z+39, r19	; 0x27
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2564:	62 e0       	ldi	r22, 0x02	; 2
    2566:	80 e0       	ldi	r24, 0x00	; 0
    2568:	6a de       	rcall	.-812    	; 0x223e <sysclk_enable_module>
    256a:	80 ec       	ldi	r24, 0xC0	; 192
		EVSYS.CH0MUX = EVSYS_CHMUX_TCC0_OVF_gc;
    256c:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <__TEXT_REGION_LENGTH__+0x700180>
    2570:	81 e0       	ldi	r24, 0x01	; 1
		TCC0.CTRLA = TC_CLKSEL_DIV1_gc;
    2572:	f8 01       	movw	r30, r16
    2574:	80 83       	st	Z, r24
    2576:	20 e0       	ldi	r18, 0x00	; 0
*	Function to play sound from speaker
*	index	-	var to identify which sound to play
*/
void playSound(uint8_t index) {
	uint8_t i = 0;
	uint16_t count = 0;
    2578:	30 e0       	ldi	r19, 0x00	; 0
    257a:	90 e0       	ldi	r25, 0x00	; 0
/*
*	Function to play sound from speaker
*	index	-	var to identify which sound to play
*/
void playSound(uint8_t index) {
	uint8_t i = 0;
    257c:	e0 e2       	ldi	r30, 0x20	; 32
 */
__always_inline static bool dac_channel_is_ready(DAC_t *dac, uint8_t ch_mask)
{
	Assert(dac);

	return (dac->STATUS & ch_mask) == ch_mask;
    257e:	f3 e0       	ldi	r31, 0x03	; 3
    2580:	85 81       	ldd	r24, Z+5	; 0x05
    2582:	80 ff       	sbrs	r24, 0
__always_inline static void dac_wait_for_channel_ready(DAC_t *dac,
		uint8_t ch_mask)
{
	Assert(dac);

	do { } while (!dac_channel_is_ready(dac, ch_mask));
    2584:	fd cf       	rjmp	.-6      	; 0x2580 <playSound+0x66>
    2586:	a9 2f       	mov	r26, r25
		TCC0.CTRLA = TC_CLKSEL_DIV1_gc;
	#endif
	
	do {
		dac_wait_for_channel_ready(&SPEAKER_DAC, SPEAKER_DAC_CHANNEL);
		dac_set_channel_value(&SPEAKER_DAC, SPEAKER_DAC_CHANNEL, sine[i]);
    2588:	b0 e0       	ldi	r27, 0x00	; 0
    258a:	aa 0f       	add	r26, r26
    258c:	bb 1f       	adc	r27, r27
    258e:	aa 5d       	subi	r26, 0xDA	; 218
    2590:	bf 4d       	sbci	r27, 0xDF	; 223
    2592:	4d 91       	ld	r20, X+
    2594:	5c 91       	ld	r21, X
    2596:	8f b7       	in	r24, 0x3f	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2598:	89 83       	std	Y+1, r24	; 0x01
    259a:	f8 94       	cli
	cpu_irq_disable();
    259c:	89 81       	ldd	r24, Y+1	; 0x01
	return flags;
    259e:	40 8f       	std	Z+24, r20	; 0x18
	ch = ilog2(ch_mask);
	Assert(ch <= 1);
	dac_ch = (uint16_t *)&dac->CH0DATA + ch;

	flags = cpu_irq_save();
	*dac_ch = val;
    25a0:	51 8f       	std	Z+25, r21	; 0x19
    25a2:	8f bf       	out	0x3f, r24	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    25a4:	9f 5f       	subi	r25, 0xFF	; 255
		i++;
    25a6:	9f 71       	andi	r25, 0x1F	; 31
		i%=NR_OF_SAMPLES;
    25a8:	11 f4       	brne	.+4      	; 0x25ae <playSound+0x94>
		if(i==0)
    25aa:	2f 5f       	subi	r18, 0xFF	; 255
			count++;
    25ac:	3f 4f       	sbci	r19, 0xFF	; 255
    25ae:	20 3d       	cpi	r18, 0xD0	; 208
		if(count>=SOUND_DURATION)
    25b0:	87 e0       	ldi	r24, 0x07	; 7
    25b2:	38 07       	cpc	r19, r24
    25b4:	28 f3       	brcs	.-54     	; 0x2580 <playSound+0x66>
    25b6:	0f 90       	pop	r0
			condition = false;
	} while(condition);
}
    25b8:	df 91       	pop	r29
    25ba:	cf 91       	pop	r28
    25bc:	1f 91       	pop	r17
    25be:	0f 91       	pop	r16
    25c0:	08 95       	ret

000025c2 <main>:
    25c2:	cf 93       	push	r28
	19661, 19913, 20659, 21870, 23500, 25486, 27752, 30211,
};


int main (void)
{
    25c4:	df 93       	push	r29
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	6d 97       	sbiw	r28, 0x1d	; 29
    25cc:	cd bf       	out	0x3d, r28	; 61
    25ce:	de bf       	out	0x3e, r29	; 62

	/* Initialize the board.
	 * The board-specific conf_board.h file contains the configuration of
	 * the board initialization.
	 */
	board_init();
    25d0:	92 de       	rcall	.-732    	; 0x22f6 <board_init>
	sysclk_init();
    25d2:	25 de       	rcall	.-950    	; 0x221e <sysclk_init>
    25d4:	e6 ec       	ldi	r30, 0xC6	; 198
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    25d6:	f0 e2       	ldi	r31, 0x20	; 32
    25d8:	10 82       	st	Z, r1
    25da:	11 82       	std	Z+1, r1	; 0x01
    25dc:	12 82       	std	Z+2, r1	; 0x02
    25de:	13 82       	std	Z+3, r1	; 0x03
    25e0:	14 82       	std	Z+4, r1	; 0x04
    25e2:	ff 24       	eor	r15, r15
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    25e4:	f3 94       	inc	r15
    25e6:	f5 82       	std	Z+5, r15	; 0x05
    25e8:	87 e0       	ldi	r24, 0x07	; 7
	sleepmgr_init();
	irq_initialize_vectors();
    25ea:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
    25ee:	78 94       	sei
	cpu_irq_enable();
    25f0:	60 e0       	ldi	r22, 0x00	; 0
		.charlength = USART_SERIAL_CHAR_LENGTH,
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	// Initialize USART driver in RS232 mode
	usart_init_rs232(USART_SERIAL, &USART_SERIAL_OPTIONS);
    25f2:	70 e2       	ldi	r23, 0x20	; 32
    25f4:	80 ea       	ldi	r24, 0xA0	; 160
    25f6:	98 e0       	ldi	r25, 0x08	; 8
    25f8:	8c d9       	rcall	.-3304   	; 0x1912 <usart_init_rs232>
    25fa:	be 01       	movw	r22, r28
	
	/************************************************************************/
	/* ADCA CONFIG                                                                     */
	/************************************************************************/
	// Initialize ADC configuration structures.
	adc_read_configuration(&ADCA, &adca_conf);
    25fc:	6f 5f       	subi	r22, 0xFF	; 255
    25fe:	7f 4f       	sbci	r23, 0xFF	; 255
    2600:	80 e0       	ldi	r24, 0x00	; 0
    2602:	92 e0       	ldi	r25, 0x02	; 2
    2604:	37 dd       	rcall	.-1426   	; 0x2074 <adc_read_configuration>
    2606:	ae 01       	movw	r20, r28
	adcch_read_configuration(&ADCA, ADC_CH0, &adccha_conf);
    2608:	48 5f       	subi	r20, 0xF8	; 248
    260a:	5f 4f       	sbci	r21, 0xFF	; 255
    260c:	61 e0       	ldi	r22, 0x01	; 1
    260e:	80 e0       	ldi	r24, 0x00	; 0
    2610:	92 e0       	ldi	r25, 0x02	; 2
    2612:	b8 dd       	rcall	.-1168   	; 0x2184 <adcch_read_configuration>
    2614:	9a 81       	ldd	r25, Y+2	; 0x02
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    2616:	8b 81       	ldd	r24, Y+3	; 0x03
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    2618:	8f 7c       	andi	r24, 0xCF	; 207
    261a:	68 94       	set
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    261c:	ee 24       	eor	r14, r14
    261e:	e1 f8       	bld	r14, 1
    2620:	ed 82       	std	Y+5, r14	; 0x05
    2622:	91 7e       	andi	r25, 0xE1	; 225
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    2624:	9a 83       	std	Y+2, r25	; 0x02
    2626:	1c 82       	std	Y+4, r1	; 0x04
		conf->evctrl = ADC_EVACT_NONE_gc;
    2628:	81 60       	ori	r24, 0x01	; 1
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
    262a:	8b 83       	std	Y+3, r24	; 0x03
    262c:	be 01       	movw	r22, r28
	 */
	adc_set_conversion_parameters(&adca_conf, ADC_SIGN_OFF, ADC_RES_12,	ADC_REF_BANDGAP);
	adc_set_clock_rate(&adca_conf, 200000UL);
	adc_set_conversion_trigger(&adca_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_enable_internal_input(&adca_conf, ADC_INT_TEMPSENSE);
	adc_write_configuration(&ADCA, &adca_conf);
    262e:	6f 5f       	subi	r22, 0xFF	; 255
    2630:	7f 4f       	sbci	r23, 0xFF	; 255
    2632:	80 e0       	ldi	r24, 0x00	; 0
    2634:	92 e0       	ldi	r25, 0x02	; 2
    2636:	b6 dc       	rcall	.-1684   	; 0x1fa4 <adc_write_configuration>
    2638:	6c e3       	ldi	r22, 0x3C	; 60
	adc_set_callback(&ADCA, &adca_handler);
    263a:	72 e1       	ldi	r23, 0x12	; 18
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	92 e0       	ldi	r25, 0x02	; 2
    2640:	0e 94 21 01 	call	0x242	; 0x242 <adc_set_callback>
    2644:	18 86       	std	Y+8, r1	; 0x08
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
    2646:	19 86       	std	Y+9, r1	; 0x09
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
    2648:	8a 85       	ldd	r24, Y+10	; 0x0a
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    264a:	80 7f       	andi	r24, 0xF0	; 240
    264c:	81 60       	ori	r24, 0x01	; 1
    264e:	8a 87       	std	Y+10, r24	; 0x0a
    2650:	ae 01       	movw	r20, r28
	 * - interrupts disabled
	 */
	adcch_set_input(&adccha_conf, ADCCH_POS_TEMPSENSE, ADCCH_NEG_NONE, 1);
	adcch_set_interrupt_mode(&adccha_conf, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adccha_conf);
	adcch_write_configuration(&ADCA, ADC_CH0, &adccha_conf);
    2652:	48 5f       	subi	r20, 0xF8	; 248
    2654:	5f 4f       	sbci	r21, 0xFF	; 255
    2656:	61 e0       	ldi	r22, 0x01	; 1
    2658:	80 e0       	ldi	r24, 0x00	; 0
    265a:	92 e0       	ldi	r25, 0x02	; 2
    265c:	46 dd       	rcall	.-1396   	; 0x20ea <adcch_write_configuration>
    265e:	6f e2       	ldi	r22, 0x2F	; 47
    2660:	70 e0       	ldi	r23, 0x00	; 0
    2662:	82 e0       	ldi	r24, 0x02	; 2
    2664:	17 de       	rcall	.-978    	; 0x2294 <nvm_read_byte>
		break;
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
    2666:	08 2f       	mov	r16, r24
    2668:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    266a:	10 2f       	mov	r17, r16
    266c:	00 27       	eor	r16, r16
    266e:	6e e2       	ldi	r22, 0x2E	; 46
    2670:	70 e0       	ldi	r23, 0x00	; 0
    2672:	82 e0       	ldi	r24, 0x02	; 2
    2674:	0f de       	rcall	.-994    	; 0x2294 <nvm_read_byte>
    2676:	08 2b       	or	r16, r24
	
	// Get measurement for 85 degrees C (358 kelvin) from calibration data.
	tempsense = adc_get_calibration_data(ADC_CAL_TEMPSENSE);
    2678:	00 93 c0 20 	sts	0x20C0, r16	; 0x8020c0 <tempsense>
    267c:	10 93 c1 20 	sts	0x20C1, r17	; 0x8020c1 <tempsense+0x1>
    2680:	80 e0       	ldi	r24, 0x00	; 0
	// Enable the ADC 
	adc_enable(&ADCA);
    2682:	92 e0       	ldi	r25, 0x02	; 2
    2684:	0e 94 81 01 	call	0x302	; 0x302 <adc_enable>
	
	/************************************************************************/
	/* ADCB CONFIG                                                                     */
	/************************************************************************/
	// Initialize ADC configuration structures.
	adc_read_configuration(&ADCB, &adcb_conf);
    2688:	be 01       	movw	r22, r28
    268a:	64 5f       	subi	r22, 0xF4	; 244
    268c:	7f 4f       	sbci	r23, 0xFF	; 255
    268e:	80 e4       	ldi	r24, 0x40	; 64
    2690:	92 e0       	ldi	r25, 0x02	; 2
    2692:	f0 dc       	rcall	.-1568   	; 0x2074 <adc_read_configuration>
	adcch_read_configuration(&ADCB, ADC_CH1, &adcchb_conf);
    2694:	ae 01       	movw	r20, r28
    2696:	4d 5e       	subi	r20, 0xED	; 237
    2698:	5f 4f       	sbci	r21, 0xFF	; 255
    269a:	62 e0       	ldi	r22, 0x02	; 2
    269c:	80 e4       	ldi	r24, 0x40	; 64
    269e:	92 e0       	ldi	r25, 0x02	; 2
    26a0:	71 dd       	rcall	.-1310   	; 0x2184 <adcch_read_configuration>
    26a2:	9d 85       	ldd	r25, Y+13	; 0x0d
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    26a4:	8e 85       	ldd	r24, Y+14	; 0x0e
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    26a6:	8f 7c       	andi	r24, 0xCF	; 207
    26a8:	e8 8a       	std	Y+16, r14	; 0x10
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    26aa:	91 7e       	andi	r25, 0xE1	; 225
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    26ac:	9d 87       	std	Y+13, r25	; 0x0d
    26ae:	1f 86       	std	Y+15, r1	; 0x0f
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
    26b0:	81 61       	ori	r24, 0x11	; 17
    26b2:	8e 87       	std	Y+14, r24	; 0x0e
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    26b4:	fb 8a       	std	Y+19, r15	; 0x13
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    26b6:	88 e0       	ldi	r24, 0x08	; 8
    26b8:	8c 8b       	std	Y+20, r24	; 0x14
	adc_set_clock_rate(&adcb_conf, 200000UL);
	adc_set_conversion_trigger(&adcb_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_enable_internal_input(&adcb_conf, ADC_INT_TEMPSENSE);
	//adcch_set_input(&adcchb_conf,LIGHT_SENSOR_ADC_INPUT,ADCCH_NEG_INTERNAL_GND,2);
	adcch_set_input(&adcchb_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE,1);
	adc_write_configuration(&ADCB, &adcb_conf);
    26ba:	be 01       	movw	r22, r28
    26bc:	64 5f       	subi	r22, 0xF4	; 244
    26be:	7f 4f       	sbci	r23, 0xFF	; 255
    26c0:	80 e4       	ldi	r24, 0x40	; 64
    26c2:	92 e0       	ldi	r25, 0x02	; 2
    26c4:	6f dc       	rcall	.-1826   	; 0x1fa4 <adc_write_configuration>
    26c6:	65 e5       	ldi	r22, 0x55	; 85
	adc_set_callback(&ADCB, &adcb_handler);
    26c8:	72 e1       	ldi	r23, 0x12	; 18
    26ca:	80 e4       	ldi	r24, 0x40	; 64
    26cc:	92 e0       	ldi	r25, 0x02	; 2
    26ce:	0e 94 21 01 	call	0x242	; 0x242 <adc_set_callback>
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    26d2:	8d 89       	ldd	r24, Y+21	; 0x15
    26d4:	80 7f       	andi	r24, 0xF0	; 240
    26d6:	81 60       	ori	r24, 0x01	; 1
    26d8:	8d 8b       	std	Y+21, r24	; 0x15
	 * - interrupts disabled
	 */
	adcch_set_interrupt_mode(&adcchb_conf, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcchb_conf);

	adcch_write_configuration(&ADCB, ADC_CH1, &adcchb_conf);
    26da:	ae 01       	movw	r20, r28
    26dc:	4d 5e       	subi	r20, 0xED	; 237
    26de:	5f 4f       	sbci	r21, 0xFF	; 255
    26e0:	62 e0       	ldi	r22, 0x02	; 2
    26e2:	80 e4       	ldi	r24, 0x40	; 64
    26e4:	92 e0       	ldi	r25, 0x02	; 2
    26e6:	01 dd       	rcall	.-1534   	; 0x20ea <adcch_write_configuration>
    26e8:	80 e4       	ldi	r24, 0x40	; 64
	
	adc_enable(&ADCB);
    26ea:	92 e0       	ldi	r25, 0x02	; 2
    26ec:	0e 94 81 01 	call	0x302	; 0x302 <adc_enable>
    26f0:	be 01       	movw	r22, r28
	
	/************************************************************************/
	/* DAC CONFIG                                                                     */
	/************************************************************************/
	dac_read_configuration(&SPEAKER_DAC, &conf);
    26f2:	69 5e       	subi	r22, 0xE9	; 233
    26f4:	7f 4f       	sbci	r23, 0xFF	; 255
    26f6:	80 e2       	ldi	r24, 0x20	; 32
    26f8:	93 e0       	ldi	r25, 0x03	; 3
    26fa:	0e 94 76 02 	call	0x4ec	; 0x4ec <dac_read_configuration>
    26fe:	f9 8e       	std	Y+25, r15	; 0x19
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
    2700:	84 e0       	ldi	r24, 0x04	; 4
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
    2702:	8f 8b       	std	Y+23, r24	; 0x17
    2704:	88 8d       	ldd	r24, Y+24	; 0x18
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
    2706:	8c 79       	andi	r24, 0x9C	; 156
    2708:	81 60       	ori	r24, 0x01	; 1
    270a:	88 8f       	std	Y+24, r24	; 0x18
    270c:	1a 8e       	std	Y+26, r1	; 0x1a
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
    270e:	8b 8d       	ldd	r24, Y+27	; 0x1b
		setting = cycles_log2 << DAC_CONINTVAL_gp;
	} else {
		setting = DAC_CONINTVAL_128CLK_gc;
	}
	conf->timctrl &= ~DAC_CONINTVAL_gm;
	conf->timctrl |= setting;
    2710:	8f 78       	andi	r24, 0x8F	; 143
    2712:	80 61       	ori	r24, 0x10	; 16
    2714:	8b 8f       	std	Y+27, r24	; 0x1b
    2716:	be 01       	movw	r22, r28
	dac_set_active_channel(&conf, SPEAKER_DAC_CHANNEL, 0);
	dac_set_conversion_trigger(&conf, SPEAKER_DAC_CHANNEL, 0);
	#if XMEGA_DAC_VERSION_1
		dac_set_conversion_interval(&conf, 1);
	#endif
		dac_write_configuration(&SPEAKER_DAC, &conf);
    2718:	69 5e       	subi	r22, 0xE9	; 233
    271a:	7f 4f       	sbci	r23, 0xFF	; 255
    271c:	80 e2       	ldi	r24, 0x20	; 32
    271e:	93 e0       	ldi	r25, 0x03	; 3
    2720:	0e 94 19 02 	call	0x432	; 0x432 <dac_write_configuration>
    2724:	80 e2       	ldi	r24, 0x20	; 32
		dac_enable(&SPEAKER_DAC);
    2726:	93 e0       	ldi	r25, 0x03	; 3
    2728:	0e 94 ed 01 	call	0x3da	; 0x3da <dac_enable>
    272c:	22 24       	eor	r2, r2
	/************************************************************************/
	/* LOOP
	/*	Infinite loop for continuous functioning of system                                                                    */
	/************************************************************************/
	while (true) {
		count_delay = true;
    272e:	23 94       	inc	r2
    2730:	0f 2e       	mov	r0, r31
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_RXCIF_bm;
    2732:	f0 ea       	ldi	r31, 0xA0	; 160
    2734:	ef 2e       	mov	r14, r31
    2736:	f8 e0       	ldi	r31, 0x08	; 8
    2738:	ff 2e       	mov	r15, r31
    273a:	f0 2d       	mov	r31, r0
    273c:	08 e1       	ldi	r16, 0x18	; 24
		count = 0;
		do {
			if(usart_rx_is_complete(USART_SERIAL)) {
				//Something has been received on USART
				readUSARTMessage();
				if(received_message[0] == '+') {
    273e:	10 e2       	ldi	r17, 0x20	; 32
    2740:	0f 2e       	mov	r0, r31

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->OUTTGL = arch_ioport_pin_to_mask(pin);
    2742:	f0 e8       	ldi	r31, 0x80	; 128
    2744:	cf 2e       	mov	r12, r31
    2746:	f6 e0       	ldi	r31, 0x06	; 6
    2748:	df 2e       	mov	r13, r31
    274a:	f0 2d       	mov	r31, r0
    274c:	68 94       	set
    274e:	33 24       	eor	r3, r3
    2750:	31 f8       	bld	r3, 1
    2752:	81 2c       	mov	r8, r1
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    2754:	68 94       	set
    2756:	99 24       	eor	r9, r9
    2758:	91 f8       	bld	r9, 1
    275a:	68 94       	set
    275c:	66 24       	eor	r6, r6
    275e:	66 f8       	bld	r6, 6
    2760:	77 24       	eor	r7, r7
    2762:	71 f8       	bld	r7, 1
    2764:	0f 2e       	mov	r0, r31
				count_delay = false;
			}	
		} while(count_delay);
		adc_start_conversion(&ADCA, ADC_CH0);
		adc_start_conversion(&ADCB, ADC_CH1);
		sprintf(tempArray,"_%3d_%4d_\r\n",last_temperature,light_value);
    2766:	fa e1       	ldi	r31, 0x1A	; 26
    2768:	4f 2e       	mov	r4, r31
    276a:	f0 e2       	ldi	r31, 0x20	; 32
    276c:	5f 2e       	mov	r5, r31
    276e:	f0 2d       	mov	r31, r0
    2770:	0f 2e       	mov	r0, r31
    2772:	fa e0       	ldi	r31, 0x0A	; 10
    2774:	af 2e       	mov	r10, r31
    2776:	f0 e2       	ldi	r31, 0x20	; 32
    2778:	bf 2e       	mov	r11, r31
    277a:	f0 2d       	mov	r31, r0
	/************************************************************************/
	/* LOOP
	/*	Infinite loop for continuous functioning of system                                                                    */
	/************************************************************************/
	while (true) {
		count_delay = true;
    277c:	20 92 07 20 	sts	0x2007, r2	; 0x802007 <count_delay>
		count = 0;
    2780:	10 92 ba 20 	sts	0x20BA, r1	; 0x8020ba <count>
    2784:	10 92 bb 20 	sts	0x20BB, r1	; 0x8020bb <count+0x1>
    2788:	f7 01       	movw	r30, r14
    278a:	81 81       	ldd	r24, Z+1	; 0x01
		do {
			if(usart_rx_is_complete(USART_SERIAL)) {
    278c:	88 23       	and	r24, r24
    278e:	1c f4       	brge	.+6      	; 0x2796 <main+0x1d4>
				//Something has been received on USART
				readUSARTMessage();
    2790:	a7 de       	rcall	.-690    	; 0x24e0 <readUSARTMessage>
    2792:	f8 01       	movw	r30, r16
				if(received_message[0] == '+') {
    2794:	80 81       	ld	r24, Z
    2796:	ff e7       	ldi	r31, 0x7F	; 127
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2798:	2a e1       	ldi	r18, 0x1A	; 26
    279a:	36 e0       	ldi	r19, 0x06	; 6
    279c:	f1 50       	subi	r31, 0x01	; 1
    279e:	20 40       	sbci	r18, 0x00	; 0
    27a0:	30 40       	sbci	r19, 0x00	; 0
    27a2:	e1 f7       	brne	.-8      	; 0x279c <main+0x1da>
    27a4:	00 c0       	rjmp	.+0      	; 0x27a6 <main+0x1e4>
    27a6:	00 00       	nop
    27a8:	f6 01       	movw	r30, r12
    27aa:	37 82       	std	Z+7, r3	; 0x07
    27ac:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <count>
					//GPIO SHIT
				}
			}
			_delay_ms(1000);
			LED_Toggle(ACTIVITY_LED);
			count++;
    27b0:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <count+0x1>
    27b4:	01 96       	adiw	r24, 0x01	; 1
    27b6:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <count>
    27ba:	90 93 bb 20 	sts	0x20BB, r25	; 0x8020bb <count+0x1>
    27be:	89 2b       	or	r24, r25
			if(count>=LOOP_DELAY) {
    27c0:	19 f0       	breq	.+6      	; 0x27c8 <main+0x206>
    27c2:	10 92 07 20 	sts	0x2007, r1	; 0x802007 <count_delay>
				count_delay = false;
    27c6:	04 c0       	rjmp	.+8      	; 0x27d0 <main+0x20e>
    27c8:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <count_delay>
			}	
		} while(count_delay);
    27cc:	81 11       	cpse	r24, r1
    27ce:	dc cf       	rjmp	.-72     	; 0x2788 <main+0x1c6>
    27d0:	8f b7       	in	r24, 0x3f	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    27d2:	8c 8f       	std	Y+28, r24	; 0x1c
    27d4:	f8 94       	cli
	cpu_irq_disable();
    27d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
	return flags;
    27d8:	f4 01       	movw	r30, r8
    27da:	80 81       	ld	r24, Z
    27dc:	84 60       	ori	r24, 0x04	; 4
    27de:	80 83       	st	Z, r24
    27e0:	9f bf       	out	0x3f, r25	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    27e2:	8f b7       	in	r24, 0x3f	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    27e4:	8d 8f       	std	Y+29, r24	; 0x1d
    27e6:	f8 94       	cli
	cpu_irq_disable();
    27e8:	9d 8d       	ldd	r25, Y+29	; 0x1d
	return flags;
    27ea:	f3 01       	movw	r30, r6
    27ec:	80 81       	ld	r24, Z
    27ee:	88 60       	ori	r24, 0x08	; 8
    27f0:	80 83       	st	Z, r24
    27f2:	9f bf       	out	0x3f, r25	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    27f4:	20 91 bc 20 	lds	r18, 0x20BC	; 0x8020bc <light_value>
		adc_start_conversion(&ADCA, ADC_CH0);
		adc_start_conversion(&ADCB, ADC_CH1);
		sprintf(tempArray,"_%3d_%4d_\r\n",last_temperature,light_value);
    27f8:	30 91 bd 20 	lds	r19, 0x20BD	; 0x8020bd <light_value+0x1>
    27fc:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <last_temperature>
    2800:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <last_temperature+0x1>
    2804:	3f 93       	push	r19
    2806:	2f 93       	push	r18
    2808:	9f 93       	push	r25
    280a:	8f 93       	push	r24
    280c:	5f 92       	push	r5
    280e:	4f 92       	push	r4
    2810:	bf 92       	push	r11
    2812:	af 92       	push	r10
    2814:	89 d0       	rcall	.+274    	; 0x2928 <sprintf>
		publishUSARTMessage(tempArray,12);
    2816:	6c e0       	ldi	r22, 0x0C	; 12
    2818:	c5 01       	movw	r24, r10
    281a:	4c de       	rcall	.-872    	; 0x24b4 <publishUSARTMessage>
    281c:	ff e7       	ldi	r31, 0x7F	; 127
    281e:	2a e1       	ldi	r18, 0x1A	; 26
    2820:	36 e0       	ldi	r19, 0x06	; 6
    2822:	f1 50       	subi	r31, 0x01	; 1
    2824:	20 40       	sbci	r18, 0x00	; 0
    2826:	30 40       	sbci	r19, 0x00	; 0
    2828:	e1 f7       	brne	.-8      	; 0x2822 <main+0x260>
    282a:	00 c0       	rjmp	.+0      	; 0x282c <main+0x26a>
    282c:	00 00       	nop
		_delay_ms(1000);	//Allow max 1sec response delay 
		received_message[0] = 'x';
    282e:	88 e7       	ldi	r24, 0x78	; 120
    2830:	f8 01       	movw	r30, r16
    2832:	80 83       	st	Z, r24
    2834:	f7 01       	movw	r30, r14
    2836:	81 81       	ldd	r24, Z+1	; 0x01
		if(usart_rx_is_complete(USART_SERIAL)) {
    2838:	cd bf       	out	0x3d, r28	; 61
    283a:	de bf       	out	0x3e, r29	; 62
    283c:	88 23       	and	r24, r24
			readUSARTMessage();	
    283e:	0c f4       	brge	.+2      	; 0x2842 <main+0x280>
    2840:	4f de       	rcall	.-866    	; 0x24e0 <readUSARTMessage>
		}
		if(received_message[0]!='!') {
    2842:	f8 01       	movw	r30, r16
    2844:	80 81       	ld	r24, Z
    2846:	81 32       	cpi	r24, 0x21	; 33
    2848:	11 f0       	breq	.+4      	; 0x284e <main+0x28c>
			playSound(3);
    284a:	83 e0       	ldi	r24, 0x03	; 3
    284c:	66 de       	rcall	.-820    	; 0x251a <playSound>
    284e:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <last_temperature>
		}
		if(last_temperature < TEMP_LIMIT_LOWER) {
    2852:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <last_temperature+0x1>
    2856:	85 32       	cpi	r24, 0x25	; 37
    2858:	91 40       	sbci	r25, 0x01	; 1
    285a:	18 f4       	brcc	.+6      	; 0x2862 <main+0x2a0>
			playSound(1);
    285c:	82 2d       	mov	r24, r2
    285e:	5d de       	rcall	.-838    	; 0x251a <playSound>
    2860:	8d cf       	rjmp	.-230    	; 0x277c <main+0x1ba>
    2862:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <last_temperature>
		}
		else if(last_temperature > TEMP_LIMIT_UPPER){
    2866:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <last_temperature+0x1>
    286a:	87 33       	cpi	r24, 0x37	; 55
    286c:	91 40       	sbci	r25, 0x01	; 1
    286e:	08 f4       	brcc	.+2      	; 0x2872 <main+0x2b0>
    2870:	85 cf       	rjmp	.-246    	; 0x277c <main+0x1ba>
    2872:	83 2d       	mov	r24, r3
			playSound(2);
    2874:	52 de       	rcall	.-860    	; 0x251a <playSound>
    2876:	82 cf       	rjmp	.-252    	; 0x277c <main+0x1ba>

00002878 <__divmodhi4>:
    2878:	97 fb       	bst	r25, 7
    287a:	07 2e       	mov	r0, r23
    287c:	16 f4       	brtc	.+4      	; 0x2882 <__divmodhi4+0xa>
    287e:	00 94       	com	r0
    2880:	06 d0       	rcall	.+12     	; 0x288e <__divmodhi4_neg1>
    2882:	77 fd       	sbrc	r23, 7
    2884:	08 d0       	rcall	.+16     	; 0x2896 <__divmodhi4_neg2>
    2886:	3c d0       	rcall	.+120    	; 0x2900 <__udivmodhi4>
    2888:	07 fc       	sbrc	r0, 7
    288a:	05 d0       	rcall	.+10     	; 0x2896 <__divmodhi4_neg2>
    288c:	3e f4       	brtc	.+14     	; 0x289c <__divmodhi4_exit>

0000288e <__divmodhi4_neg1>:
    288e:	90 95       	com	r25
    2890:	81 95       	neg	r24
    2892:	9f 4f       	sbci	r25, 0xFF	; 255
    2894:	08 95       	ret

00002896 <__divmodhi4_neg2>:
    2896:	70 95       	com	r23
    2898:	61 95       	neg	r22
    289a:	7f 4f       	sbci	r23, 0xFF	; 255

0000289c <__divmodhi4_exit>:
    289c:	08 95       	ret

0000289e <__udivmodsi4>:
    289e:	a1 e2       	ldi	r26, 0x21	; 33
    28a0:	1a 2e       	mov	r1, r26
    28a2:	aa 1b       	sub	r26, r26
    28a4:	bb 1b       	sub	r27, r27
    28a6:	fd 01       	movw	r30, r26
    28a8:	0d c0       	rjmp	.+26     	; 0x28c4 <__udivmodsi4_ep>

000028aa <__udivmodsi4_loop>:
    28aa:	aa 1f       	adc	r26, r26
    28ac:	bb 1f       	adc	r27, r27
    28ae:	ee 1f       	adc	r30, r30
    28b0:	ff 1f       	adc	r31, r31
    28b2:	a2 17       	cp	r26, r18
    28b4:	b3 07       	cpc	r27, r19
    28b6:	e4 07       	cpc	r30, r20
    28b8:	f5 07       	cpc	r31, r21
    28ba:	20 f0       	brcs	.+8      	; 0x28c4 <__udivmodsi4_ep>
    28bc:	a2 1b       	sub	r26, r18
    28be:	b3 0b       	sbc	r27, r19
    28c0:	e4 0b       	sbc	r30, r20
    28c2:	f5 0b       	sbc	r31, r21

000028c4 <__udivmodsi4_ep>:
    28c4:	66 1f       	adc	r22, r22
    28c6:	77 1f       	adc	r23, r23
    28c8:	88 1f       	adc	r24, r24
    28ca:	99 1f       	adc	r25, r25
    28cc:	1a 94       	dec	r1
    28ce:	69 f7       	brne	.-38     	; 0x28aa <__udivmodsi4_loop>
    28d0:	60 95       	com	r22
    28d2:	70 95       	com	r23
    28d4:	80 95       	com	r24
    28d6:	90 95       	com	r25
    28d8:	9b 01       	movw	r18, r22
    28da:	ac 01       	movw	r20, r24
    28dc:	bd 01       	movw	r22, r26
    28de:	cf 01       	movw	r24, r30
    28e0:	08 95       	ret

000028e2 <__umulhisi3>:
    28e2:	a2 9f       	mul	r26, r18
    28e4:	b0 01       	movw	r22, r0
    28e6:	b3 9f       	mul	r27, r19
    28e8:	c0 01       	movw	r24, r0
    28ea:	a3 9f       	mul	r26, r19
    28ec:	70 0d       	add	r23, r0
    28ee:	81 1d       	adc	r24, r1
    28f0:	11 24       	eor	r1, r1
    28f2:	91 1d       	adc	r25, r1
    28f4:	b2 9f       	mul	r27, r18
    28f6:	70 0d       	add	r23, r0
    28f8:	81 1d       	adc	r24, r1
    28fa:	11 24       	eor	r1, r1
    28fc:	91 1d       	adc	r25, r1
    28fe:	08 95       	ret

00002900 <__udivmodhi4>:
    2900:	aa 1b       	sub	r26, r26
    2902:	bb 1b       	sub	r27, r27
    2904:	51 e1       	ldi	r21, 0x11	; 17
    2906:	07 c0       	rjmp	.+14     	; 0x2916 <__udivmodhi4_ep>

00002908 <__udivmodhi4_loop>:
    2908:	aa 1f       	adc	r26, r26
    290a:	bb 1f       	adc	r27, r27
    290c:	a6 17       	cp	r26, r22
    290e:	b7 07       	cpc	r27, r23
    2910:	10 f0       	brcs	.+4      	; 0x2916 <__udivmodhi4_ep>
    2912:	a6 1b       	sub	r26, r22
    2914:	b7 0b       	sbc	r27, r23

00002916 <__udivmodhi4_ep>:
    2916:	88 1f       	adc	r24, r24
    2918:	99 1f       	adc	r25, r25
    291a:	5a 95       	dec	r21
    291c:	a9 f7       	brne	.-22     	; 0x2908 <__udivmodhi4_loop>
    291e:	80 95       	com	r24
    2920:	90 95       	com	r25
    2922:	bc 01       	movw	r22, r24
    2924:	cd 01       	movw	r24, r26
    2926:	08 95       	ret

00002928 <sprintf>:
    2928:	0f 93       	push	r16
    292a:	1f 93       	push	r17
    292c:	cf 93       	push	r28
    292e:	df 93       	push	r29
    2930:	cd b7       	in	r28, 0x3d	; 61
    2932:	de b7       	in	r29, 0x3e	; 62
    2934:	2e 97       	sbiw	r28, 0x0e	; 14
    2936:	cd bf       	out	0x3d, r28	; 61
    2938:	de bf       	out	0x3e, r29	; 62
    293a:	0e 89       	ldd	r16, Y+22	; 0x16
    293c:	1f 89       	ldd	r17, Y+23	; 0x17
    293e:	86 e0       	ldi	r24, 0x06	; 6
    2940:	8c 83       	std	Y+4, r24	; 0x04
    2942:	09 83       	std	Y+1, r16	; 0x01
    2944:	1a 83       	std	Y+2, r17	; 0x02
    2946:	8f ef       	ldi	r24, 0xFF	; 255
    2948:	9f e7       	ldi	r25, 0x7F	; 127
    294a:	8d 83       	std	Y+5, r24	; 0x05
    294c:	9e 83       	std	Y+6, r25	; 0x06
    294e:	ae 01       	movw	r20, r28
    2950:	46 5e       	subi	r20, 0xE6	; 230
    2952:	5f 4f       	sbci	r21, 0xFF	; 255
    2954:	68 8d       	ldd	r22, Y+24	; 0x18
    2956:	79 8d       	ldd	r23, Y+25	; 0x19
    2958:	ce 01       	movw	r24, r28
    295a:	01 96       	adiw	r24, 0x01	; 1
    295c:	0d d0       	rcall	.+26     	; 0x2978 <vfprintf>
    295e:	ef 81       	ldd	r30, Y+7	; 0x07
    2960:	f8 85       	ldd	r31, Y+8	; 0x08
    2962:	e0 0f       	add	r30, r16
    2964:	f1 1f       	adc	r31, r17
    2966:	10 82       	st	Z, r1
    2968:	2e 96       	adiw	r28, 0x0e	; 14
    296a:	cd bf       	out	0x3d, r28	; 61
    296c:	de bf       	out	0x3e, r29	; 62
    296e:	df 91       	pop	r29
    2970:	cf 91       	pop	r28
    2972:	1f 91       	pop	r17
    2974:	0f 91       	pop	r16
    2976:	08 95       	ret

00002978 <vfprintf>:
    2978:	2f 92       	push	r2
    297a:	3f 92       	push	r3
    297c:	4f 92       	push	r4
    297e:	5f 92       	push	r5
    2980:	6f 92       	push	r6
    2982:	7f 92       	push	r7
    2984:	8f 92       	push	r8
    2986:	9f 92       	push	r9
    2988:	af 92       	push	r10
    298a:	bf 92       	push	r11
    298c:	cf 92       	push	r12
    298e:	df 92       	push	r13
    2990:	ef 92       	push	r14
    2992:	ff 92       	push	r15
    2994:	0f 93       	push	r16
    2996:	1f 93       	push	r17
    2998:	cf 93       	push	r28
    299a:	df 93       	push	r29
    299c:	cd b7       	in	r28, 0x3d	; 61
    299e:	de b7       	in	r29, 0x3e	; 62
    29a0:	2b 97       	sbiw	r28, 0x0b	; 11
    29a2:	cd bf       	out	0x3d, r28	; 61
    29a4:	de bf       	out	0x3e, r29	; 62
    29a6:	6c 01       	movw	r12, r24
    29a8:	7b 01       	movw	r14, r22
    29aa:	8a 01       	movw	r16, r20
    29ac:	fc 01       	movw	r30, r24
    29ae:	16 82       	std	Z+6, r1	; 0x06
    29b0:	17 82       	std	Z+7, r1	; 0x07
    29b2:	83 81       	ldd	r24, Z+3	; 0x03
    29b4:	81 ff       	sbrs	r24, 1
    29b6:	bf c1       	rjmp	.+894    	; 0x2d36 <vfprintf+0x3be>
    29b8:	ce 01       	movw	r24, r28
    29ba:	01 96       	adiw	r24, 0x01	; 1
    29bc:	3c 01       	movw	r6, r24
    29be:	f6 01       	movw	r30, r12
    29c0:	93 81       	ldd	r25, Z+3	; 0x03
    29c2:	f7 01       	movw	r30, r14
    29c4:	93 fd       	sbrc	r25, 3
    29c6:	85 91       	lpm	r24, Z+
    29c8:	93 ff       	sbrs	r25, 3
    29ca:	81 91       	ld	r24, Z+
    29cc:	7f 01       	movw	r14, r30
    29ce:	88 23       	and	r24, r24
    29d0:	09 f4       	brne	.+2      	; 0x29d4 <vfprintf+0x5c>
    29d2:	ad c1       	rjmp	.+858    	; 0x2d2e <vfprintf+0x3b6>
    29d4:	85 32       	cpi	r24, 0x25	; 37
    29d6:	39 f4       	brne	.+14     	; 0x29e6 <vfprintf+0x6e>
    29d8:	93 fd       	sbrc	r25, 3
    29da:	85 91       	lpm	r24, Z+
    29dc:	93 ff       	sbrs	r25, 3
    29de:	81 91       	ld	r24, Z+
    29e0:	7f 01       	movw	r14, r30
    29e2:	85 32       	cpi	r24, 0x25	; 37
    29e4:	21 f4       	brne	.+8      	; 0x29ee <vfprintf+0x76>
    29e6:	b6 01       	movw	r22, r12
    29e8:	90 e0       	ldi	r25, 0x00	; 0
    29ea:	d3 d1       	rcall	.+934    	; 0x2d92 <fputc>
    29ec:	e8 cf       	rjmp	.-48     	; 0x29be <vfprintf+0x46>
    29ee:	91 2c       	mov	r9, r1
    29f0:	21 2c       	mov	r2, r1
    29f2:	31 2c       	mov	r3, r1
    29f4:	ff e1       	ldi	r31, 0x1F	; 31
    29f6:	f3 15       	cp	r31, r3
    29f8:	d8 f0       	brcs	.+54     	; 0x2a30 <vfprintf+0xb8>
    29fa:	8b 32       	cpi	r24, 0x2B	; 43
    29fc:	79 f0       	breq	.+30     	; 0x2a1c <vfprintf+0xa4>
    29fe:	38 f4       	brcc	.+14     	; 0x2a0e <vfprintf+0x96>
    2a00:	80 32       	cpi	r24, 0x20	; 32
    2a02:	79 f0       	breq	.+30     	; 0x2a22 <vfprintf+0xaa>
    2a04:	83 32       	cpi	r24, 0x23	; 35
    2a06:	a1 f4       	brne	.+40     	; 0x2a30 <vfprintf+0xb8>
    2a08:	23 2d       	mov	r18, r3
    2a0a:	20 61       	ori	r18, 0x10	; 16
    2a0c:	1d c0       	rjmp	.+58     	; 0x2a48 <vfprintf+0xd0>
    2a0e:	8d 32       	cpi	r24, 0x2D	; 45
    2a10:	61 f0       	breq	.+24     	; 0x2a2a <vfprintf+0xb2>
    2a12:	80 33       	cpi	r24, 0x30	; 48
    2a14:	69 f4       	brne	.+26     	; 0x2a30 <vfprintf+0xb8>
    2a16:	23 2d       	mov	r18, r3
    2a18:	21 60       	ori	r18, 0x01	; 1
    2a1a:	16 c0       	rjmp	.+44     	; 0x2a48 <vfprintf+0xd0>
    2a1c:	83 2d       	mov	r24, r3
    2a1e:	82 60       	ori	r24, 0x02	; 2
    2a20:	38 2e       	mov	r3, r24
    2a22:	e3 2d       	mov	r30, r3
    2a24:	e4 60       	ori	r30, 0x04	; 4
    2a26:	3e 2e       	mov	r3, r30
    2a28:	2a c0       	rjmp	.+84     	; 0x2a7e <vfprintf+0x106>
    2a2a:	f3 2d       	mov	r31, r3
    2a2c:	f8 60       	ori	r31, 0x08	; 8
    2a2e:	1d c0       	rjmp	.+58     	; 0x2a6a <vfprintf+0xf2>
    2a30:	37 fc       	sbrc	r3, 7
    2a32:	2d c0       	rjmp	.+90     	; 0x2a8e <vfprintf+0x116>
    2a34:	20 ed       	ldi	r18, 0xD0	; 208
    2a36:	28 0f       	add	r18, r24
    2a38:	2a 30       	cpi	r18, 0x0A	; 10
    2a3a:	40 f0       	brcs	.+16     	; 0x2a4c <vfprintf+0xd4>
    2a3c:	8e 32       	cpi	r24, 0x2E	; 46
    2a3e:	b9 f4       	brne	.+46     	; 0x2a6e <vfprintf+0xf6>
    2a40:	36 fc       	sbrc	r3, 6
    2a42:	75 c1       	rjmp	.+746    	; 0x2d2e <vfprintf+0x3b6>
    2a44:	23 2d       	mov	r18, r3
    2a46:	20 64       	ori	r18, 0x40	; 64
    2a48:	32 2e       	mov	r3, r18
    2a4a:	19 c0       	rjmp	.+50     	; 0x2a7e <vfprintf+0x106>
    2a4c:	36 fe       	sbrs	r3, 6
    2a4e:	06 c0       	rjmp	.+12     	; 0x2a5c <vfprintf+0xe4>
    2a50:	8a e0       	ldi	r24, 0x0A	; 10
    2a52:	98 9e       	mul	r9, r24
    2a54:	20 0d       	add	r18, r0
    2a56:	11 24       	eor	r1, r1
    2a58:	92 2e       	mov	r9, r18
    2a5a:	11 c0       	rjmp	.+34     	; 0x2a7e <vfprintf+0x106>
    2a5c:	ea e0       	ldi	r30, 0x0A	; 10
    2a5e:	2e 9e       	mul	r2, r30
    2a60:	20 0d       	add	r18, r0
    2a62:	11 24       	eor	r1, r1
    2a64:	22 2e       	mov	r2, r18
    2a66:	f3 2d       	mov	r31, r3
    2a68:	f0 62       	ori	r31, 0x20	; 32
    2a6a:	3f 2e       	mov	r3, r31
    2a6c:	08 c0       	rjmp	.+16     	; 0x2a7e <vfprintf+0x106>
    2a6e:	8c 36       	cpi	r24, 0x6C	; 108
    2a70:	21 f4       	brne	.+8      	; 0x2a7a <vfprintf+0x102>
    2a72:	83 2d       	mov	r24, r3
    2a74:	80 68       	ori	r24, 0x80	; 128
    2a76:	38 2e       	mov	r3, r24
    2a78:	02 c0       	rjmp	.+4      	; 0x2a7e <vfprintf+0x106>
    2a7a:	88 36       	cpi	r24, 0x68	; 104
    2a7c:	41 f4       	brne	.+16     	; 0x2a8e <vfprintf+0x116>
    2a7e:	f7 01       	movw	r30, r14
    2a80:	93 fd       	sbrc	r25, 3
    2a82:	85 91       	lpm	r24, Z+
    2a84:	93 ff       	sbrs	r25, 3
    2a86:	81 91       	ld	r24, Z+
    2a88:	7f 01       	movw	r14, r30
    2a8a:	81 11       	cpse	r24, r1
    2a8c:	b3 cf       	rjmp	.-154    	; 0x29f4 <vfprintf+0x7c>
    2a8e:	98 2f       	mov	r25, r24
    2a90:	9f 7d       	andi	r25, 0xDF	; 223
    2a92:	95 54       	subi	r25, 0x45	; 69
    2a94:	93 30       	cpi	r25, 0x03	; 3
    2a96:	28 f4       	brcc	.+10     	; 0x2aa2 <vfprintf+0x12a>
    2a98:	0c 5f       	subi	r16, 0xFC	; 252
    2a9a:	1f 4f       	sbci	r17, 0xFF	; 255
    2a9c:	9f e3       	ldi	r25, 0x3F	; 63
    2a9e:	99 83       	std	Y+1, r25	; 0x01
    2aa0:	0d c0       	rjmp	.+26     	; 0x2abc <vfprintf+0x144>
    2aa2:	83 36       	cpi	r24, 0x63	; 99
    2aa4:	31 f0       	breq	.+12     	; 0x2ab2 <vfprintf+0x13a>
    2aa6:	83 37       	cpi	r24, 0x73	; 115
    2aa8:	71 f0       	breq	.+28     	; 0x2ac6 <vfprintf+0x14e>
    2aaa:	83 35       	cpi	r24, 0x53	; 83
    2aac:	09 f0       	breq	.+2      	; 0x2ab0 <vfprintf+0x138>
    2aae:	55 c0       	rjmp	.+170    	; 0x2b5a <vfprintf+0x1e2>
    2ab0:	20 c0       	rjmp	.+64     	; 0x2af2 <vfprintf+0x17a>
    2ab2:	f8 01       	movw	r30, r16
    2ab4:	80 81       	ld	r24, Z
    2ab6:	89 83       	std	Y+1, r24	; 0x01
    2ab8:	0e 5f       	subi	r16, 0xFE	; 254
    2aba:	1f 4f       	sbci	r17, 0xFF	; 255
    2abc:	88 24       	eor	r8, r8
    2abe:	83 94       	inc	r8
    2ac0:	91 2c       	mov	r9, r1
    2ac2:	53 01       	movw	r10, r6
    2ac4:	12 c0       	rjmp	.+36     	; 0x2aea <vfprintf+0x172>
    2ac6:	28 01       	movw	r4, r16
    2ac8:	f2 e0       	ldi	r31, 0x02	; 2
    2aca:	4f 0e       	add	r4, r31
    2acc:	51 1c       	adc	r5, r1
    2ace:	f8 01       	movw	r30, r16
    2ad0:	a0 80       	ld	r10, Z
    2ad2:	b1 80       	ldd	r11, Z+1	; 0x01
    2ad4:	36 fe       	sbrs	r3, 6
    2ad6:	03 c0       	rjmp	.+6      	; 0x2ade <vfprintf+0x166>
    2ad8:	69 2d       	mov	r22, r9
    2ada:	70 e0       	ldi	r23, 0x00	; 0
    2adc:	02 c0       	rjmp	.+4      	; 0x2ae2 <vfprintf+0x16a>
    2ade:	6f ef       	ldi	r22, 0xFF	; 255
    2ae0:	7f ef       	ldi	r23, 0xFF	; 255
    2ae2:	c5 01       	movw	r24, r10
    2ae4:	4b d1       	rcall	.+662    	; 0x2d7c <strnlen>
    2ae6:	4c 01       	movw	r8, r24
    2ae8:	82 01       	movw	r16, r4
    2aea:	f3 2d       	mov	r31, r3
    2aec:	ff 77       	andi	r31, 0x7F	; 127
    2aee:	3f 2e       	mov	r3, r31
    2af0:	15 c0       	rjmp	.+42     	; 0x2b1c <vfprintf+0x1a4>
    2af2:	28 01       	movw	r4, r16
    2af4:	22 e0       	ldi	r18, 0x02	; 2
    2af6:	42 0e       	add	r4, r18
    2af8:	51 1c       	adc	r5, r1
    2afa:	f8 01       	movw	r30, r16
    2afc:	a0 80       	ld	r10, Z
    2afe:	b1 80       	ldd	r11, Z+1	; 0x01
    2b00:	36 fe       	sbrs	r3, 6
    2b02:	03 c0       	rjmp	.+6      	; 0x2b0a <vfprintf+0x192>
    2b04:	69 2d       	mov	r22, r9
    2b06:	70 e0       	ldi	r23, 0x00	; 0
    2b08:	02 c0       	rjmp	.+4      	; 0x2b0e <vfprintf+0x196>
    2b0a:	6f ef       	ldi	r22, 0xFF	; 255
    2b0c:	7f ef       	ldi	r23, 0xFF	; 255
    2b0e:	c5 01       	movw	r24, r10
    2b10:	2a d1       	rcall	.+596    	; 0x2d66 <strnlen_P>
    2b12:	4c 01       	movw	r8, r24
    2b14:	f3 2d       	mov	r31, r3
    2b16:	f0 68       	ori	r31, 0x80	; 128
    2b18:	3f 2e       	mov	r3, r31
    2b1a:	82 01       	movw	r16, r4
    2b1c:	33 fc       	sbrc	r3, 3
    2b1e:	19 c0       	rjmp	.+50     	; 0x2b52 <vfprintf+0x1da>
    2b20:	82 2d       	mov	r24, r2
    2b22:	90 e0       	ldi	r25, 0x00	; 0
    2b24:	88 16       	cp	r8, r24
    2b26:	99 06       	cpc	r9, r25
    2b28:	a0 f4       	brcc	.+40     	; 0x2b52 <vfprintf+0x1da>
    2b2a:	b6 01       	movw	r22, r12
    2b2c:	80 e2       	ldi	r24, 0x20	; 32
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	30 d1       	rcall	.+608    	; 0x2d92 <fputc>
    2b32:	2a 94       	dec	r2
    2b34:	f5 cf       	rjmp	.-22     	; 0x2b20 <vfprintf+0x1a8>
    2b36:	f5 01       	movw	r30, r10
    2b38:	37 fc       	sbrc	r3, 7
    2b3a:	85 91       	lpm	r24, Z+
    2b3c:	37 fe       	sbrs	r3, 7
    2b3e:	81 91       	ld	r24, Z+
    2b40:	5f 01       	movw	r10, r30
    2b42:	b6 01       	movw	r22, r12
    2b44:	90 e0       	ldi	r25, 0x00	; 0
    2b46:	25 d1       	rcall	.+586    	; 0x2d92 <fputc>
    2b48:	21 10       	cpse	r2, r1
    2b4a:	2a 94       	dec	r2
    2b4c:	21 e0       	ldi	r18, 0x01	; 1
    2b4e:	82 1a       	sub	r8, r18
    2b50:	91 08       	sbc	r9, r1
    2b52:	81 14       	cp	r8, r1
    2b54:	91 04       	cpc	r9, r1
    2b56:	79 f7       	brne	.-34     	; 0x2b36 <vfprintf+0x1be>
    2b58:	e1 c0       	rjmp	.+450    	; 0x2d1c <vfprintf+0x3a4>
    2b5a:	84 36       	cpi	r24, 0x64	; 100
    2b5c:	11 f0       	breq	.+4      	; 0x2b62 <vfprintf+0x1ea>
    2b5e:	89 36       	cpi	r24, 0x69	; 105
    2b60:	39 f5       	brne	.+78     	; 0x2bb0 <vfprintf+0x238>
    2b62:	f8 01       	movw	r30, r16
    2b64:	37 fe       	sbrs	r3, 7
    2b66:	07 c0       	rjmp	.+14     	; 0x2b76 <vfprintf+0x1fe>
    2b68:	60 81       	ld	r22, Z
    2b6a:	71 81       	ldd	r23, Z+1	; 0x01
    2b6c:	82 81       	ldd	r24, Z+2	; 0x02
    2b6e:	93 81       	ldd	r25, Z+3	; 0x03
    2b70:	0c 5f       	subi	r16, 0xFC	; 252
    2b72:	1f 4f       	sbci	r17, 0xFF	; 255
    2b74:	08 c0       	rjmp	.+16     	; 0x2b86 <vfprintf+0x20e>
    2b76:	60 81       	ld	r22, Z
    2b78:	71 81       	ldd	r23, Z+1	; 0x01
    2b7a:	07 2e       	mov	r0, r23
    2b7c:	00 0c       	add	r0, r0
    2b7e:	88 0b       	sbc	r24, r24
    2b80:	99 0b       	sbc	r25, r25
    2b82:	0e 5f       	subi	r16, 0xFE	; 254
    2b84:	1f 4f       	sbci	r17, 0xFF	; 255
    2b86:	f3 2d       	mov	r31, r3
    2b88:	ff 76       	andi	r31, 0x6F	; 111
    2b8a:	3f 2e       	mov	r3, r31
    2b8c:	97 ff       	sbrs	r25, 7
    2b8e:	09 c0       	rjmp	.+18     	; 0x2ba2 <vfprintf+0x22a>
    2b90:	90 95       	com	r25
    2b92:	80 95       	com	r24
    2b94:	70 95       	com	r23
    2b96:	61 95       	neg	r22
    2b98:	7f 4f       	sbci	r23, 0xFF	; 255
    2b9a:	8f 4f       	sbci	r24, 0xFF	; 255
    2b9c:	9f 4f       	sbci	r25, 0xFF	; 255
    2b9e:	f0 68       	ori	r31, 0x80	; 128
    2ba0:	3f 2e       	mov	r3, r31
    2ba2:	2a e0       	ldi	r18, 0x0A	; 10
    2ba4:	30 e0       	ldi	r19, 0x00	; 0
    2ba6:	a3 01       	movw	r20, r6
    2ba8:	30 d1       	rcall	.+608    	; 0x2e0a <__ultoa_invert>
    2baa:	88 2e       	mov	r8, r24
    2bac:	86 18       	sub	r8, r6
    2bae:	44 c0       	rjmp	.+136    	; 0x2c38 <vfprintf+0x2c0>
    2bb0:	85 37       	cpi	r24, 0x75	; 117
    2bb2:	31 f4       	brne	.+12     	; 0x2bc0 <vfprintf+0x248>
    2bb4:	23 2d       	mov	r18, r3
    2bb6:	2f 7e       	andi	r18, 0xEF	; 239
    2bb8:	b2 2e       	mov	r11, r18
    2bba:	2a e0       	ldi	r18, 0x0A	; 10
    2bbc:	30 e0       	ldi	r19, 0x00	; 0
    2bbe:	25 c0       	rjmp	.+74     	; 0x2c0a <vfprintf+0x292>
    2bc0:	93 2d       	mov	r25, r3
    2bc2:	99 7f       	andi	r25, 0xF9	; 249
    2bc4:	b9 2e       	mov	r11, r25
    2bc6:	8f 36       	cpi	r24, 0x6F	; 111
    2bc8:	c1 f0       	breq	.+48     	; 0x2bfa <vfprintf+0x282>
    2bca:	18 f4       	brcc	.+6      	; 0x2bd2 <vfprintf+0x25a>
    2bcc:	88 35       	cpi	r24, 0x58	; 88
    2bce:	79 f0       	breq	.+30     	; 0x2bee <vfprintf+0x276>
    2bd0:	ae c0       	rjmp	.+348    	; 0x2d2e <vfprintf+0x3b6>
    2bd2:	80 37       	cpi	r24, 0x70	; 112
    2bd4:	19 f0       	breq	.+6      	; 0x2bdc <vfprintf+0x264>
    2bd6:	88 37       	cpi	r24, 0x78	; 120
    2bd8:	21 f0       	breq	.+8      	; 0x2be2 <vfprintf+0x26a>
    2bda:	a9 c0       	rjmp	.+338    	; 0x2d2e <vfprintf+0x3b6>
    2bdc:	e9 2f       	mov	r30, r25
    2bde:	e0 61       	ori	r30, 0x10	; 16
    2be0:	be 2e       	mov	r11, r30
    2be2:	b4 fe       	sbrs	r11, 4
    2be4:	0d c0       	rjmp	.+26     	; 0x2c00 <vfprintf+0x288>
    2be6:	fb 2d       	mov	r31, r11
    2be8:	f4 60       	ori	r31, 0x04	; 4
    2bea:	bf 2e       	mov	r11, r31
    2bec:	09 c0       	rjmp	.+18     	; 0x2c00 <vfprintf+0x288>
    2bee:	34 fe       	sbrs	r3, 4
    2bf0:	0a c0       	rjmp	.+20     	; 0x2c06 <vfprintf+0x28e>
    2bf2:	29 2f       	mov	r18, r25
    2bf4:	26 60       	ori	r18, 0x06	; 6
    2bf6:	b2 2e       	mov	r11, r18
    2bf8:	06 c0       	rjmp	.+12     	; 0x2c06 <vfprintf+0x28e>
    2bfa:	28 e0       	ldi	r18, 0x08	; 8
    2bfc:	30 e0       	ldi	r19, 0x00	; 0
    2bfe:	05 c0       	rjmp	.+10     	; 0x2c0a <vfprintf+0x292>
    2c00:	20 e1       	ldi	r18, 0x10	; 16
    2c02:	30 e0       	ldi	r19, 0x00	; 0
    2c04:	02 c0       	rjmp	.+4      	; 0x2c0a <vfprintf+0x292>
    2c06:	20 e1       	ldi	r18, 0x10	; 16
    2c08:	32 e0       	ldi	r19, 0x02	; 2
    2c0a:	f8 01       	movw	r30, r16
    2c0c:	b7 fe       	sbrs	r11, 7
    2c0e:	07 c0       	rjmp	.+14     	; 0x2c1e <vfprintf+0x2a6>
    2c10:	60 81       	ld	r22, Z
    2c12:	71 81       	ldd	r23, Z+1	; 0x01
    2c14:	82 81       	ldd	r24, Z+2	; 0x02
    2c16:	93 81       	ldd	r25, Z+3	; 0x03
    2c18:	0c 5f       	subi	r16, 0xFC	; 252
    2c1a:	1f 4f       	sbci	r17, 0xFF	; 255
    2c1c:	06 c0       	rjmp	.+12     	; 0x2c2a <vfprintf+0x2b2>
    2c1e:	60 81       	ld	r22, Z
    2c20:	71 81       	ldd	r23, Z+1	; 0x01
    2c22:	80 e0       	ldi	r24, 0x00	; 0
    2c24:	90 e0       	ldi	r25, 0x00	; 0
    2c26:	0e 5f       	subi	r16, 0xFE	; 254
    2c28:	1f 4f       	sbci	r17, 0xFF	; 255
    2c2a:	a3 01       	movw	r20, r6
    2c2c:	ee d0       	rcall	.+476    	; 0x2e0a <__ultoa_invert>
    2c2e:	88 2e       	mov	r8, r24
    2c30:	86 18       	sub	r8, r6
    2c32:	fb 2d       	mov	r31, r11
    2c34:	ff 77       	andi	r31, 0x7F	; 127
    2c36:	3f 2e       	mov	r3, r31
    2c38:	36 fe       	sbrs	r3, 6
    2c3a:	0d c0       	rjmp	.+26     	; 0x2c56 <vfprintf+0x2de>
    2c3c:	23 2d       	mov	r18, r3
    2c3e:	2e 7f       	andi	r18, 0xFE	; 254
    2c40:	a2 2e       	mov	r10, r18
    2c42:	89 14       	cp	r8, r9
    2c44:	58 f4       	brcc	.+22     	; 0x2c5c <vfprintf+0x2e4>
    2c46:	34 fe       	sbrs	r3, 4
    2c48:	0b c0       	rjmp	.+22     	; 0x2c60 <vfprintf+0x2e8>
    2c4a:	32 fc       	sbrc	r3, 2
    2c4c:	09 c0       	rjmp	.+18     	; 0x2c60 <vfprintf+0x2e8>
    2c4e:	83 2d       	mov	r24, r3
    2c50:	8e 7e       	andi	r24, 0xEE	; 238
    2c52:	a8 2e       	mov	r10, r24
    2c54:	05 c0       	rjmp	.+10     	; 0x2c60 <vfprintf+0x2e8>
    2c56:	b8 2c       	mov	r11, r8
    2c58:	a3 2c       	mov	r10, r3
    2c5a:	03 c0       	rjmp	.+6      	; 0x2c62 <vfprintf+0x2ea>
    2c5c:	b8 2c       	mov	r11, r8
    2c5e:	01 c0       	rjmp	.+2      	; 0x2c62 <vfprintf+0x2ea>
    2c60:	b9 2c       	mov	r11, r9
    2c62:	a4 fe       	sbrs	r10, 4
    2c64:	0f c0       	rjmp	.+30     	; 0x2c84 <vfprintf+0x30c>
    2c66:	fe 01       	movw	r30, r28
    2c68:	e8 0d       	add	r30, r8
    2c6a:	f1 1d       	adc	r31, r1
    2c6c:	80 81       	ld	r24, Z
    2c6e:	80 33       	cpi	r24, 0x30	; 48
    2c70:	21 f4       	brne	.+8      	; 0x2c7a <vfprintf+0x302>
    2c72:	9a 2d       	mov	r25, r10
    2c74:	99 7e       	andi	r25, 0xE9	; 233
    2c76:	a9 2e       	mov	r10, r25
    2c78:	09 c0       	rjmp	.+18     	; 0x2c8c <vfprintf+0x314>
    2c7a:	a2 fe       	sbrs	r10, 2
    2c7c:	06 c0       	rjmp	.+12     	; 0x2c8a <vfprintf+0x312>
    2c7e:	b3 94       	inc	r11
    2c80:	b3 94       	inc	r11
    2c82:	04 c0       	rjmp	.+8      	; 0x2c8c <vfprintf+0x314>
    2c84:	8a 2d       	mov	r24, r10
    2c86:	86 78       	andi	r24, 0x86	; 134
    2c88:	09 f0       	breq	.+2      	; 0x2c8c <vfprintf+0x314>
    2c8a:	b3 94       	inc	r11
    2c8c:	a3 fc       	sbrc	r10, 3
    2c8e:	10 c0       	rjmp	.+32     	; 0x2cb0 <vfprintf+0x338>
    2c90:	a0 fe       	sbrs	r10, 0
    2c92:	06 c0       	rjmp	.+12     	; 0x2ca0 <vfprintf+0x328>
    2c94:	b2 14       	cp	r11, r2
    2c96:	80 f4       	brcc	.+32     	; 0x2cb8 <vfprintf+0x340>
    2c98:	28 0c       	add	r2, r8
    2c9a:	92 2c       	mov	r9, r2
    2c9c:	9b 18       	sub	r9, r11
    2c9e:	0d c0       	rjmp	.+26     	; 0x2cba <vfprintf+0x342>
    2ca0:	b2 14       	cp	r11, r2
    2ca2:	58 f4       	brcc	.+22     	; 0x2cba <vfprintf+0x342>
    2ca4:	b6 01       	movw	r22, r12
    2ca6:	80 e2       	ldi	r24, 0x20	; 32
    2ca8:	90 e0       	ldi	r25, 0x00	; 0
    2caa:	73 d0       	rcall	.+230    	; 0x2d92 <fputc>
    2cac:	b3 94       	inc	r11
    2cae:	f8 cf       	rjmp	.-16     	; 0x2ca0 <vfprintf+0x328>
    2cb0:	b2 14       	cp	r11, r2
    2cb2:	18 f4       	brcc	.+6      	; 0x2cba <vfprintf+0x342>
    2cb4:	2b 18       	sub	r2, r11
    2cb6:	02 c0       	rjmp	.+4      	; 0x2cbc <vfprintf+0x344>
    2cb8:	98 2c       	mov	r9, r8
    2cba:	21 2c       	mov	r2, r1
    2cbc:	a4 fe       	sbrs	r10, 4
    2cbe:	0f c0       	rjmp	.+30     	; 0x2cde <vfprintf+0x366>
    2cc0:	b6 01       	movw	r22, r12
    2cc2:	80 e3       	ldi	r24, 0x30	; 48
    2cc4:	90 e0       	ldi	r25, 0x00	; 0
    2cc6:	65 d0       	rcall	.+202    	; 0x2d92 <fputc>
    2cc8:	a2 fe       	sbrs	r10, 2
    2cca:	16 c0       	rjmp	.+44     	; 0x2cf8 <vfprintf+0x380>
    2ccc:	a1 fc       	sbrc	r10, 1
    2cce:	03 c0       	rjmp	.+6      	; 0x2cd6 <vfprintf+0x35e>
    2cd0:	88 e7       	ldi	r24, 0x78	; 120
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	02 c0       	rjmp	.+4      	; 0x2cda <vfprintf+0x362>
    2cd6:	88 e5       	ldi	r24, 0x58	; 88
    2cd8:	90 e0       	ldi	r25, 0x00	; 0
    2cda:	b6 01       	movw	r22, r12
    2cdc:	0c c0       	rjmp	.+24     	; 0x2cf6 <vfprintf+0x37e>
    2cde:	8a 2d       	mov	r24, r10
    2ce0:	86 78       	andi	r24, 0x86	; 134
    2ce2:	51 f0       	breq	.+20     	; 0x2cf8 <vfprintf+0x380>
    2ce4:	a1 fe       	sbrs	r10, 1
    2ce6:	02 c0       	rjmp	.+4      	; 0x2cec <vfprintf+0x374>
    2ce8:	8b e2       	ldi	r24, 0x2B	; 43
    2cea:	01 c0       	rjmp	.+2      	; 0x2cee <vfprintf+0x376>
    2cec:	80 e2       	ldi	r24, 0x20	; 32
    2cee:	a7 fc       	sbrc	r10, 7
    2cf0:	8d e2       	ldi	r24, 0x2D	; 45
    2cf2:	b6 01       	movw	r22, r12
    2cf4:	90 e0       	ldi	r25, 0x00	; 0
    2cf6:	4d d0       	rcall	.+154    	; 0x2d92 <fputc>
    2cf8:	89 14       	cp	r8, r9
    2cfa:	30 f4       	brcc	.+12     	; 0x2d08 <vfprintf+0x390>
    2cfc:	b6 01       	movw	r22, r12
    2cfe:	80 e3       	ldi	r24, 0x30	; 48
    2d00:	90 e0       	ldi	r25, 0x00	; 0
    2d02:	47 d0       	rcall	.+142    	; 0x2d92 <fputc>
    2d04:	9a 94       	dec	r9
    2d06:	f8 cf       	rjmp	.-16     	; 0x2cf8 <vfprintf+0x380>
    2d08:	8a 94       	dec	r8
    2d0a:	f3 01       	movw	r30, r6
    2d0c:	e8 0d       	add	r30, r8
    2d0e:	f1 1d       	adc	r31, r1
    2d10:	80 81       	ld	r24, Z
    2d12:	b6 01       	movw	r22, r12
    2d14:	90 e0       	ldi	r25, 0x00	; 0
    2d16:	3d d0       	rcall	.+122    	; 0x2d92 <fputc>
    2d18:	81 10       	cpse	r8, r1
    2d1a:	f6 cf       	rjmp	.-20     	; 0x2d08 <vfprintf+0x390>
    2d1c:	22 20       	and	r2, r2
    2d1e:	09 f4       	brne	.+2      	; 0x2d22 <vfprintf+0x3aa>
    2d20:	4e ce       	rjmp	.-868    	; 0x29be <vfprintf+0x46>
    2d22:	b6 01       	movw	r22, r12
    2d24:	80 e2       	ldi	r24, 0x20	; 32
    2d26:	90 e0       	ldi	r25, 0x00	; 0
    2d28:	34 d0       	rcall	.+104    	; 0x2d92 <fputc>
    2d2a:	2a 94       	dec	r2
    2d2c:	f7 cf       	rjmp	.-18     	; 0x2d1c <vfprintf+0x3a4>
    2d2e:	f6 01       	movw	r30, r12
    2d30:	86 81       	ldd	r24, Z+6	; 0x06
    2d32:	97 81       	ldd	r25, Z+7	; 0x07
    2d34:	02 c0       	rjmp	.+4      	; 0x2d3a <vfprintf+0x3c2>
    2d36:	8f ef       	ldi	r24, 0xFF	; 255
    2d38:	9f ef       	ldi	r25, 0xFF	; 255
    2d3a:	2b 96       	adiw	r28, 0x0b	; 11
    2d3c:	cd bf       	out	0x3d, r28	; 61
    2d3e:	de bf       	out	0x3e, r29	; 62
    2d40:	df 91       	pop	r29
    2d42:	cf 91       	pop	r28
    2d44:	1f 91       	pop	r17
    2d46:	0f 91       	pop	r16
    2d48:	ff 90       	pop	r15
    2d4a:	ef 90       	pop	r14
    2d4c:	df 90       	pop	r13
    2d4e:	cf 90       	pop	r12
    2d50:	bf 90       	pop	r11
    2d52:	af 90       	pop	r10
    2d54:	9f 90       	pop	r9
    2d56:	8f 90       	pop	r8
    2d58:	7f 90       	pop	r7
    2d5a:	6f 90       	pop	r6
    2d5c:	5f 90       	pop	r5
    2d5e:	4f 90       	pop	r4
    2d60:	3f 90       	pop	r3
    2d62:	2f 90       	pop	r2
    2d64:	08 95       	ret

00002d66 <strnlen_P>:
    2d66:	fc 01       	movw	r30, r24
    2d68:	05 90       	lpm	r0, Z+
    2d6a:	61 50       	subi	r22, 0x01	; 1
    2d6c:	70 40       	sbci	r23, 0x00	; 0
    2d6e:	01 10       	cpse	r0, r1
    2d70:	d8 f7       	brcc	.-10     	; 0x2d68 <strnlen_P+0x2>
    2d72:	80 95       	com	r24
    2d74:	90 95       	com	r25
    2d76:	8e 0f       	add	r24, r30
    2d78:	9f 1f       	adc	r25, r31
    2d7a:	08 95       	ret

00002d7c <strnlen>:
    2d7c:	fc 01       	movw	r30, r24
    2d7e:	61 50       	subi	r22, 0x01	; 1
    2d80:	70 40       	sbci	r23, 0x00	; 0
    2d82:	01 90       	ld	r0, Z+
    2d84:	01 10       	cpse	r0, r1
    2d86:	d8 f7       	brcc	.-10     	; 0x2d7e <strnlen+0x2>
    2d88:	80 95       	com	r24
    2d8a:	90 95       	com	r25
    2d8c:	8e 0f       	add	r24, r30
    2d8e:	9f 1f       	adc	r25, r31
    2d90:	08 95       	ret

00002d92 <fputc>:
    2d92:	0f 93       	push	r16
    2d94:	1f 93       	push	r17
    2d96:	cf 93       	push	r28
    2d98:	df 93       	push	r29
    2d9a:	fb 01       	movw	r30, r22
    2d9c:	23 81       	ldd	r18, Z+3	; 0x03
    2d9e:	21 fd       	sbrc	r18, 1
    2da0:	03 c0       	rjmp	.+6      	; 0x2da8 <fputc+0x16>
    2da2:	8f ef       	ldi	r24, 0xFF	; 255
    2da4:	9f ef       	ldi	r25, 0xFF	; 255
    2da6:	2c c0       	rjmp	.+88     	; 0x2e00 <fputc+0x6e>
    2da8:	22 ff       	sbrs	r18, 2
    2daa:	16 c0       	rjmp	.+44     	; 0x2dd8 <fputc+0x46>
    2dac:	46 81       	ldd	r20, Z+6	; 0x06
    2dae:	57 81       	ldd	r21, Z+7	; 0x07
    2db0:	24 81       	ldd	r18, Z+4	; 0x04
    2db2:	35 81       	ldd	r19, Z+5	; 0x05
    2db4:	42 17       	cp	r20, r18
    2db6:	53 07       	cpc	r21, r19
    2db8:	44 f4       	brge	.+16     	; 0x2dca <fputc+0x38>
    2dba:	a0 81       	ld	r26, Z
    2dbc:	b1 81       	ldd	r27, Z+1	; 0x01
    2dbe:	9d 01       	movw	r18, r26
    2dc0:	2f 5f       	subi	r18, 0xFF	; 255
    2dc2:	3f 4f       	sbci	r19, 0xFF	; 255
    2dc4:	20 83       	st	Z, r18
    2dc6:	31 83       	std	Z+1, r19	; 0x01
    2dc8:	8c 93       	st	X, r24
    2dca:	26 81       	ldd	r18, Z+6	; 0x06
    2dcc:	37 81       	ldd	r19, Z+7	; 0x07
    2dce:	2f 5f       	subi	r18, 0xFF	; 255
    2dd0:	3f 4f       	sbci	r19, 0xFF	; 255
    2dd2:	26 83       	std	Z+6, r18	; 0x06
    2dd4:	37 83       	std	Z+7, r19	; 0x07
    2dd6:	14 c0       	rjmp	.+40     	; 0x2e00 <fputc+0x6e>
    2dd8:	8b 01       	movw	r16, r22
    2dda:	ec 01       	movw	r28, r24
    2ddc:	fb 01       	movw	r30, r22
    2dde:	00 84       	ldd	r0, Z+8	; 0x08
    2de0:	f1 85       	ldd	r31, Z+9	; 0x09
    2de2:	e0 2d       	mov	r30, r0
    2de4:	19 95       	eicall
    2de6:	89 2b       	or	r24, r25
    2de8:	e1 f6       	brne	.-72     	; 0x2da2 <fputc+0x10>
    2dea:	d8 01       	movw	r26, r16
    2dec:	16 96       	adiw	r26, 0x06	; 6
    2dee:	8d 91       	ld	r24, X+
    2df0:	9c 91       	ld	r25, X
    2df2:	17 97       	sbiw	r26, 0x07	; 7
    2df4:	01 96       	adiw	r24, 0x01	; 1
    2df6:	16 96       	adiw	r26, 0x06	; 6
    2df8:	8d 93       	st	X+, r24
    2dfa:	9c 93       	st	X, r25
    2dfc:	17 97       	sbiw	r26, 0x07	; 7
    2dfe:	ce 01       	movw	r24, r28
    2e00:	df 91       	pop	r29
    2e02:	cf 91       	pop	r28
    2e04:	1f 91       	pop	r17
    2e06:	0f 91       	pop	r16
    2e08:	08 95       	ret

00002e0a <__ultoa_invert>:
    2e0a:	fa 01       	movw	r30, r20
    2e0c:	aa 27       	eor	r26, r26
    2e0e:	28 30       	cpi	r18, 0x08	; 8
    2e10:	51 f1       	breq	.+84     	; 0x2e66 <__ultoa_invert+0x5c>
    2e12:	20 31       	cpi	r18, 0x10	; 16
    2e14:	81 f1       	breq	.+96     	; 0x2e76 <__ultoa_invert+0x6c>
    2e16:	e8 94       	clt
    2e18:	6f 93       	push	r22
    2e1a:	6e 7f       	andi	r22, 0xFE	; 254
    2e1c:	6e 5f       	subi	r22, 0xFE	; 254
    2e1e:	7f 4f       	sbci	r23, 0xFF	; 255
    2e20:	8f 4f       	sbci	r24, 0xFF	; 255
    2e22:	9f 4f       	sbci	r25, 0xFF	; 255
    2e24:	af 4f       	sbci	r26, 0xFF	; 255
    2e26:	b1 e0       	ldi	r27, 0x01	; 1
    2e28:	3e d0       	rcall	.+124    	; 0x2ea6 <__ultoa_invert+0x9c>
    2e2a:	b4 e0       	ldi	r27, 0x04	; 4
    2e2c:	3c d0       	rcall	.+120    	; 0x2ea6 <__ultoa_invert+0x9c>
    2e2e:	67 0f       	add	r22, r23
    2e30:	78 1f       	adc	r23, r24
    2e32:	89 1f       	adc	r24, r25
    2e34:	9a 1f       	adc	r25, r26
    2e36:	a1 1d       	adc	r26, r1
    2e38:	68 0f       	add	r22, r24
    2e3a:	79 1f       	adc	r23, r25
    2e3c:	8a 1f       	adc	r24, r26
    2e3e:	91 1d       	adc	r25, r1
    2e40:	a1 1d       	adc	r26, r1
    2e42:	6a 0f       	add	r22, r26
    2e44:	71 1d       	adc	r23, r1
    2e46:	81 1d       	adc	r24, r1
    2e48:	91 1d       	adc	r25, r1
    2e4a:	a1 1d       	adc	r26, r1
    2e4c:	20 d0       	rcall	.+64     	; 0x2e8e <__ultoa_invert+0x84>
    2e4e:	09 f4       	brne	.+2      	; 0x2e52 <__ultoa_invert+0x48>
    2e50:	68 94       	set
    2e52:	3f 91       	pop	r19
    2e54:	2a e0       	ldi	r18, 0x0A	; 10
    2e56:	26 9f       	mul	r18, r22
    2e58:	11 24       	eor	r1, r1
    2e5a:	30 19       	sub	r19, r0
    2e5c:	30 5d       	subi	r19, 0xD0	; 208
    2e5e:	31 93       	st	Z+, r19
    2e60:	de f6       	brtc	.-74     	; 0x2e18 <__ultoa_invert+0xe>
    2e62:	cf 01       	movw	r24, r30
    2e64:	08 95       	ret
    2e66:	46 2f       	mov	r20, r22
    2e68:	47 70       	andi	r20, 0x07	; 7
    2e6a:	40 5d       	subi	r20, 0xD0	; 208
    2e6c:	41 93       	st	Z+, r20
    2e6e:	b3 e0       	ldi	r27, 0x03	; 3
    2e70:	0f d0       	rcall	.+30     	; 0x2e90 <__ultoa_invert+0x86>
    2e72:	c9 f7       	brne	.-14     	; 0x2e66 <__ultoa_invert+0x5c>
    2e74:	f6 cf       	rjmp	.-20     	; 0x2e62 <__ultoa_invert+0x58>
    2e76:	46 2f       	mov	r20, r22
    2e78:	4f 70       	andi	r20, 0x0F	; 15
    2e7a:	40 5d       	subi	r20, 0xD0	; 208
    2e7c:	4a 33       	cpi	r20, 0x3A	; 58
    2e7e:	18 f0       	brcs	.+6      	; 0x2e86 <__ultoa_invert+0x7c>
    2e80:	49 5d       	subi	r20, 0xD9	; 217
    2e82:	31 fd       	sbrc	r19, 1
    2e84:	40 52       	subi	r20, 0x20	; 32
    2e86:	41 93       	st	Z+, r20
    2e88:	02 d0       	rcall	.+4      	; 0x2e8e <__ultoa_invert+0x84>
    2e8a:	a9 f7       	brne	.-22     	; 0x2e76 <__ultoa_invert+0x6c>
    2e8c:	ea cf       	rjmp	.-44     	; 0x2e62 <__ultoa_invert+0x58>
    2e8e:	b4 e0       	ldi	r27, 0x04	; 4
    2e90:	a6 95       	lsr	r26
    2e92:	97 95       	ror	r25
    2e94:	87 95       	ror	r24
    2e96:	77 95       	ror	r23
    2e98:	67 95       	ror	r22
    2e9a:	ba 95       	dec	r27
    2e9c:	c9 f7       	brne	.-14     	; 0x2e90 <__ultoa_invert+0x86>
    2e9e:	00 97       	sbiw	r24, 0x00	; 0
    2ea0:	61 05       	cpc	r22, r1
    2ea2:	71 05       	cpc	r23, r1
    2ea4:	08 95       	ret
    2ea6:	9b 01       	movw	r18, r22
    2ea8:	ac 01       	movw	r20, r24
    2eaa:	0a 2e       	mov	r0, r26
    2eac:	06 94       	lsr	r0
    2eae:	57 95       	ror	r21
    2eb0:	47 95       	ror	r20
    2eb2:	37 95       	ror	r19
    2eb4:	27 95       	ror	r18
    2eb6:	ba 95       	dec	r27
    2eb8:	c9 f7       	brne	.-14     	; 0x2eac <__ultoa_invert+0xa2>
    2eba:	62 0f       	add	r22, r18
    2ebc:	73 1f       	adc	r23, r19
    2ebe:	84 1f       	adc	r24, r20
    2ec0:	95 1f       	adc	r25, r21
    2ec2:	a0 1d       	adc	r26, r0
    2ec4:	08 95       	ret

00002ec6 <_exit>:
    2ec6:	f8 94       	cli

00002ec8 <__stop_program>:
    2ec8:	ff cf       	rjmp	.-2      	; 0x2ec8 <__stop_program>
