#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  4 16:18:46 2019
# Process ID: 11116
# Current directory: D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.runs/synth_1
# Command line: vivado.exe -log i2c_send_sm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_send_sm.tcl
# Log file: D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.runs/synth_1/i2c_send_sm.vds
# Journal file: D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2c_send_sm.tcl -notrace
Command: synth_design -top i2c_send_sm -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 375.008 ; gain = 98.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_send_sm' [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/sources_1/new/i2c_send_sm.v:23]
	Parameter STATE_INIT bound to: 0 - type: integer 
	Parameter STATE_1 bound to: 1 - type: integer 
	Parameter STATE_ADDRESS bound to: 2 - type: integer 
	Parameter STATE_RW bound to: 3 - type: integer 
	Parameter STATE_ACK bound to: 4 - type: integer 
	Parameter STATE_SEND_DATA bound to: 5 - type: integer 
	Parameter STATE_ACK2 bound to: 6 - type: integer 
	Parameter STATE_STOP bound to: 7 - type: integer 
	Parameter STATE_LAST bound to: 8 - type: integer 
WARNING: [Synth 8-6090] variable 'address' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/sources_1/new/i2c_send_sm.v:88]
WARNING: [Synth 8-5788] Register scl_enable_reg in module i2c_send_sm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/sources_1/new/i2c_send_sm.v:79]
INFO: [Synth 8-6155] done synthesizing module 'i2c_send_sm' (1#1) [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/sources_1/new/i2c_send_sm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.270 ; gain = 153.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.270 ; gain = 153.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 430.270 ; gain = 153.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'sda_IBUF'. [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'scl_IBUF'. [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_send_sm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_send_sm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 775.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_send_sm'
INFO: [Synth 8-5545] ROM "read_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "scl_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdadata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                             0000 |                             0000
                 STATE_1 |                             0001 |                             0001
           STATE_ADDRESS |                             0010 |                             0010
                STATE_RW |                             0011 |                             0011
               STATE_ACK |                             0100 |                             0100
         STATE_SEND_DATA |                             0101 |                             0101
              STATE_ACK2 |                             0110 |                             0110
              STATE_STOP |                             0111 |                             0111
              STATE_LAST |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_send_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_send_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "read_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'address_reg[6]' (FDC) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'address_reg[5]' (FDC) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'address_reg[4]' (FDC) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'address_reg[3]' (FDP) to 'data_reg[39]'
INFO: [Synth 8-3886] merging instance 'address_reg[2]' (FDC) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'address_reg[1]' (FDC) to 'data_reg[38]'
INFO: [Synth 8-3886] merging instance 'address_reg[0]' (FDP) to 'data_reg[39]'
INFO: [Synth 8-3886] merging instance 'data_reg[39]' (FDP) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[38]' (FDC) to 'data_reg[37]'
INFO: [Synth 8-3886] merging instance 'data_reg[37]' (FDC) to 'data_reg[36]'
INFO: [Synth 8-3886] merging instance 'data_reg[36]' (FDC) to 'data_reg[35]'
INFO: [Synth 8-3886] merging instance 'data_reg[35]' (FDC) to 'data_reg[34]'
INFO: [Synth 8-3886] merging instance 'data_reg[34]' (FDC) to 'data_reg[33]'
INFO: [Synth 8-3886] merging instance 'data_reg[33]' (FDC) to 'data_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_reg[32]' (FDC) to 'data_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_reg[31]' (FDP) to 'data_reg[30]'
INFO: [Synth 8-3886] merging instance 'data_reg[30]' (FDP) to 'data_reg[23]'
INFO: [Synth 8-3886] merging instance 'data_reg[29]' (FDC) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[28]' (FDC) to 'data_reg[27]'
INFO: [Synth 8-3886] merging instance 'data_reg[27]' (FDC) to 'data_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_reg[26]' (FDC) to 'data_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_reg[25]' (FDC) to 'data_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_reg[24]' (FDC) to 'data_reg[20]'
INFO: [Synth 8-3886] merging instance 'data_reg[23]' (FDP) to 'data_reg[22]'
INFO: [Synth 8-3886] merging instance 'data_reg[22]' (FDP) to 'data_reg[21]'
INFO: [Synth 8-3886] merging instance 'data_reg[21]' (FDP) to 'data_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_reg[20]' (FDC) to 'data_reg[19]'
INFO: [Synth 8-3886] merging instance 'data_reg[19]' (FDC) to 'data_reg[18]'
INFO: [Synth 8-3886] merging instance 'data_reg[18]' (FDC) to 'data_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_reg[17]' (FDC) to 'data_reg[16]'
INFO: [Synth 8-3886] merging instance 'data_reg[16]' (FDC) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[15]' (FDP) to 'data_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_reg[14]' (FDP) to 'data_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_reg[13]' (FDP) to 'data_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_reg[12]' (FDP) to 'data_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_reg[11]' (FDC) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[10]' (FDC) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[9]' (FDC) to 'data_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_reg[8]' (FDC) to 'data_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_reg[7]' (FDP) to 'data_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_reg[6]' (FDP) to 'data_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_reg[5]' (FDP) to 'data_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_reg[4]' (FDP) to 'data_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[3] )
INFO: [Synth 8-3886] merging instance 'data_reg[2]' (FDC) to 'data_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_reg[1]' (FDC) to 'data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module i2c_send_sm.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module i2c_send_sm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.734 ; gain = 499.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 793.672 ; gain = 516.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |    43|
|7     |LUT5   |    13|
|8     |LUT6   |    12|
|9     |FDCE   |    46|
|10    |FDPE   |     1|
|11    |FDRE   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 794.492 ; gain = 172.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 794.492 ; gain = 517.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 796.023 ; gain = 531.676
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Vivado 2018/Trash/i2c_send_state_machine/i2c_send_state_machine.runs/synth_1/i2c_send_sm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_send_sm_utilization_synth.rpt -pb i2c_send_sm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 796.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 16:19:23 2019...
