-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv1 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_abs_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_abs_out_ap_vld : OUT STD_LOGIC;
    g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_i_ce0 : OUT STD_LOGIC;
    g_rx_samples_i_we0 : OUT STD_LOGIC;
    g_rx_samples_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    g_rx_samples_i_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_i_ce1 : OUT STD_LOGIC;
    g_rx_samples_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_q_ce0 : OUT STD_LOGIC;
    g_rx_samples_q_we0 : OUT STD_LOGIC;
    g_rx_samples_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    g_rx_samples_q_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_q_ce1 : OUT STD_LOGIC;
    g_rx_samples_q_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_ce : OUT STD_LOGIC;
    grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_ce : OUT STD_LOGIC;
    grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_ce : OUT STD_LOGIC;
    grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_ce : OUT STD_LOGIC;
    grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_ce : OUT STD_LOGIC;
    grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_509_p_ce : OUT STD_LOGIC;
    grp_fu_830_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_830_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_830_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_830_p_ce : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln102_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln102_reg_306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_306_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal g_rx_samples_i_addr_reg_310 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_addr_reg_310_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_addr_reg_316_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_load_reg_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_q_load_reg_327 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_q_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_i_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal mag_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal mag_reg_361_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal max_abs_load_1_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_cast_fu_169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal max_abs_fu_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_abs_2_fu_266_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_max_abs_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_2_fu_58 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln102_fu_163_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal bitcast_ln107_fu_184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln107_1_fu_201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_187_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln107_fu_197_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln107_1_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_204_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln107_1_fu_214_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln107_3_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_2_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_1_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_1_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter28_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln102_fu_157_p2 = ap_const_lv1_0))) then 
                    i_2_fu_58 <= add_ln102_fu_163_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_58 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    max_abs_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_abs_fu_54 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter29 = ap_const_logic_1)) then 
                    max_abs_fu_54 <= max_abs_2_fu_266_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                a_i_reg_332 <= grp_fu_814_p_dout0;
                a_q_reg_339 <= grp_fu_818_p_dout0;
                add_i_reg_356 <= grp_fu_822_p_dout0;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter2_reg <= g_rx_samples_i_addr_reg_310_pp0_iter1_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter3_reg <= g_rx_samples_i_addr_reg_310_pp0_iter2_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter4_reg <= g_rx_samples_i_addr_reg_310_pp0_iter3_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter5_reg <= g_rx_samples_i_addr_reg_310_pp0_iter4_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter6_reg <= g_rx_samples_i_addr_reg_310_pp0_iter5_reg;
                g_rx_samples_q_addr_reg_316_pp0_iter2_reg <= g_rx_samples_q_addr_reg_316_pp0_iter1_reg;
                g_rx_samples_q_addr_reg_316_pp0_iter3_reg <= g_rx_samples_q_addr_reg_316_pp0_iter2_reg;
                g_rx_samples_q_addr_reg_316_pp0_iter4_reg <= g_rx_samples_q_addr_reg_316_pp0_iter3_reg;
                g_rx_samples_q_addr_reg_316_pp0_iter5_reg <= g_rx_samples_q_addr_reg_316_pp0_iter4_reg;
                g_rx_samples_q_addr_reg_316_pp0_iter6_reg <= g_rx_samples_q_addr_reg_316_pp0_iter5_reg;
                icmp_ln102_reg_306_pp0_iter10_reg <= icmp_ln102_reg_306_pp0_iter9_reg;
                icmp_ln102_reg_306_pp0_iter11_reg <= icmp_ln102_reg_306_pp0_iter10_reg;
                icmp_ln102_reg_306_pp0_iter12_reg <= icmp_ln102_reg_306_pp0_iter11_reg;
                icmp_ln102_reg_306_pp0_iter13_reg <= icmp_ln102_reg_306_pp0_iter12_reg;
                icmp_ln102_reg_306_pp0_iter14_reg <= icmp_ln102_reg_306_pp0_iter13_reg;
                icmp_ln102_reg_306_pp0_iter15_reg <= icmp_ln102_reg_306_pp0_iter14_reg;
                icmp_ln102_reg_306_pp0_iter16_reg <= icmp_ln102_reg_306_pp0_iter15_reg;
                icmp_ln102_reg_306_pp0_iter17_reg <= icmp_ln102_reg_306_pp0_iter16_reg;
                icmp_ln102_reg_306_pp0_iter18_reg <= icmp_ln102_reg_306_pp0_iter17_reg;
                icmp_ln102_reg_306_pp0_iter19_reg <= icmp_ln102_reg_306_pp0_iter18_reg;
                icmp_ln102_reg_306_pp0_iter20_reg <= icmp_ln102_reg_306_pp0_iter19_reg;
                icmp_ln102_reg_306_pp0_iter21_reg <= icmp_ln102_reg_306_pp0_iter20_reg;
                icmp_ln102_reg_306_pp0_iter22_reg <= icmp_ln102_reg_306_pp0_iter21_reg;
                icmp_ln102_reg_306_pp0_iter23_reg <= icmp_ln102_reg_306_pp0_iter22_reg;
                icmp_ln102_reg_306_pp0_iter24_reg <= icmp_ln102_reg_306_pp0_iter23_reg;
                icmp_ln102_reg_306_pp0_iter25_reg <= icmp_ln102_reg_306_pp0_iter24_reg;
                icmp_ln102_reg_306_pp0_iter26_reg <= icmp_ln102_reg_306_pp0_iter25_reg;
                icmp_ln102_reg_306_pp0_iter27_reg <= icmp_ln102_reg_306_pp0_iter26_reg;
                icmp_ln102_reg_306_pp0_iter2_reg <= icmp_ln102_reg_306_pp0_iter1_reg;
                icmp_ln102_reg_306_pp0_iter3_reg <= icmp_ln102_reg_306_pp0_iter2_reg;
                icmp_ln102_reg_306_pp0_iter4_reg <= icmp_ln102_reg_306_pp0_iter3_reg;
                icmp_ln102_reg_306_pp0_iter5_reg <= icmp_ln102_reg_306_pp0_iter4_reg;
                icmp_ln102_reg_306_pp0_iter6_reg <= icmp_ln102_reg_306_pp0_iter5_reg;
                icmp_ln102_reg_306_pp0_iter7_reg <= icmp_ln102_reg_306_pp0_iter6_reg;
                icmp_ln102_reg_306_pp0_iter8_reg <= icmp_ln102_reg_306_pp0_iter7_reg;
                icmp_ln102_reg_306_pp0_iter9_reg <= icmp_ln102_reg_306_pp0_iter8_reg;
                mag_reg_361 <= grp_fu_830_p_dout0;
                mag_reg_361_pp0_iter28_reg <= mag_reg_361;
                max_abs_load_1_reg_368 <= ap_sig_allocacmp_max_abs_load_1;
                mul3_i_reg_351 <= grp_fu_826_p_dout0;
                mul_i_reg_346 <= grp_fu_806_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                g_rx_samples_i_addr_reg_310_pp0_iter1_reg <= g_rx_samples_i_addr_reg_310;
                g_rx_samples_q_addr_reg_316_pp0_iter1_reg <= g_rx_samples_q_addr_reg_316;
                icmp_ln102_reg_306 <= icmp_ln102_fu_157_p2;
                icmp_ln102_reg_306_pp0_iter1_reg <= icmp_ln102_reg_306;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln102_fu_157_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_rx_samples_i_addr_reg_310 <= i_2_cast_fu_169_p1(14 - 1 downto 0);
                g_rx_samples_q_addr_reg_316 <= i_2_cast_fu_169_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_rx_samples_i_load_reg_322 <= g_rx_samples_i_q1;
                g_rx_samples_q_load_reg_327 <= g_rx_samples_q_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln102_fu_163_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv14_1));
    and_ln107_1_fu_260_p2 <= (grp_fu_509_p_dout0 and and_ln107_fu_254_p2);
    and_ln107_fu_254_p2 <= (or_ln107_fu_230_p2 and or_ln107_1_fu_248_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln102_fu_157_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln102_fu_157_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter28_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter28_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_2_fu_58)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_i <= i_2_fu_58;
        end if; 
    end process;


    ap_sig_allocacmp_max_abs_load_1_assign_proc : process(ap_enable_reg_pp0_iter29, ap_block_pp0_stage0, max_abs_fu_54, max_abs_2_fu_266_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then 
            ap_sig_allocacmp_max_abs_load_1 <= max_abs_2_fu_266_p3;
        else 
            ap_sig_allocacmp_max_abs_load_1 <= max_abs_fu_54;
        end if; 
    end process;

    bitcast_ln107_1_fu_201_p1 <= max_abs_load_1_reg_368;
    bitcast_ln107_fu_184_p1 <= mag_reg_361_pp0_iter28_reg;
    g_rx_samples_i_address0 <= g_rx_samples_i_addr_reg_310_pp0_iter6_reg;
    g_rx_samples_i_address1 <= i_2_cast_fu_169_p1(14 - 1 downto 0);

    g_rx_samples_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_i_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_i_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_i_ce1 <= ap_const_logic_1;
        else 
            g_rx_samples_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_i_d0 <= a_i_reg_332;

    g_rx_samples_i_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_i_we0 <= ap_const_logic_1;
        else 
            g_rx_samples_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_q_address0 <= g_rx_samples_q_addr_reg_316_pp0_iter6_reg;
    g_rx_samples_q_address1 <= i_2_cast_fu_169_p1(14 - 1 downto 0);

    g_rx_samples_q_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_q_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_q_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_q_ce1 <= ap_const_logic_1;
        else 
            g_rx_samples_q_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_q_d0 <= a_q_reg_339;

    g_rx_samples_q_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g_rx_samples_q_we0 <= ap_const_logic_1;
        else 
            g_rx_samples_q_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_509_p_ce <= ap_const_logic_1;
    grp_fu_509_p_din0 <= mag_reg_361;
    grp_fu_509_p_din1 <= ap_sig_allocacmp_max_abs_load_1;
    grp_fu_509_p_opcode <= ap_const_lv5_2;
    grp_fu_806_p_ce <= ap_const_logic_1;
    grp_fu_806_p_din0 <= a_i_reg_332;
    grp_fu_806_p_din1 <= a_i_reg_332;
    grp_fu_814_p_ce <= ap_const_logic_1;
    grp_fu_814_p_din0 <= g_rx_samples_i_load_reg_322;
    grp_fu_814_p_din1 <= conv1;
    grp_fu_814_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_818_p_ce <= ap_const_logic_1;
    grp_fu_818_p_din0 <= g_rx_samples_q_load_reg_327;
    grp_fu_818_p_din1 <= conv2;
    grp_fu_818_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_822_p_ce <= ap_const_logic_1;
    grp_fu_822_p_din0 <= mul_i_reg_346;
    grp_fu_822_p_din1 <= mul3_i_reg_351;
    grp_fu_822_p_opcode <= ap_const_lv2_0;
    grp_fu_826_p_ce <= ap_const_logic_1;
    grp_fu_826_p_din0 <= a_q_reg_339;
    grp_fu_826_p_din1 <= a_q_reg_339;
    grp_fu_830_p_ce <= ap_const_logic_1;
    grp_fu_830_p_din0 <= ap_const_lv32_0;
    grp_fu_830_p_din1 <= add_i_reg_356;
    i_2_cast_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    icmp_ln102_fu_157_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv14_2004) else "0";
    icmp_ln107_1_fu_224_p2 <= "1" when (trunc_ln107_fu_197_p1 = ap_const_lv23_0) else "0";
    icmp_ln107_2_fu_236_p2 <= "0" when (tmp_10_fu_204_p4 = ap_const_lv8_FF) else "1";
    icmp_ln107_3_fu_242_p2 <= "1" when (trunc_ln107_1_fu_214_p1 = ap_const_lv23_0) else "0";
    icmp_ln107_fu_218_p2 <= "0" when (tmp_s_fu_187_p4 = ap_const_lv8_FF) else "1";
    max_abs_2_fu_266_p3 <= 
        mag_reg_361_pp0_iter28_reg when (and_ln107_1_fu_260_p2(0) = '1') else 
        max_abs_load_1_reg_368;
    max_abs_out <= max_abs_fu_54;

    max_abs_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln102_reg_306_pp0_iter27_reg)
    begin
        if (((icmp_ln102_reg_306_pp0_iter27_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_abs_out_ap_vld <= ap_const_logic_1;
        else 
            max_abs_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln107_1_fu_248_p2 <= (icmp_ln107_3_fu_242_p2 or icmp_ln107_2_fu_236_p2);
    or_ln107_fu_230_p2 <= (icmp_ln107_fu_218_p2 or icmp_ln107_1_fu_224_p2);
    tmp_10_fu_204_p4 <= bitcast_ln107_1_fu_201_p1(30 downto 23);
    tmp_s_fu_187_p4 <= bitcast_ln107_fu_184_p1(30 downto 23);
    trunc_ln107_1_fu_214_p1 <= bitcast_ln107_1_fu_201_p1(23 - 1 downto 0);
    trunc_ln107_fu_197_p1 <= bitcast_ln107_fu_184_p1(23 - 1 downto 0);
end behav;
