<stg><name>Loop_1_proc58</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0  %is_last_1 = alloca i1

]]></Node>
<StgValue><ssdm name="is_last_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="448" op_0_bw="32">
<![CDATA[
newFuncRoot:1  %ctype_data_V = alloca i448

]]></Node>
<StgValue><ssdm name="ctype_data_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str21, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:3  %in_local_V_data_V_029 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_029"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:4  %in_local_V_data_V_130 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_130"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:5  %in_local_V_data_V_231 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_231"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %in_local_V_data_V_332 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_332"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:7  %in_local_V_data_V_433 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_433"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:8  %in_local_V_data_V_534 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_534"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:9  %in_local_V_data_V_635 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_635"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:10  %in_local_V_data_V_736 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_736"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:11  %in_local_V_data_V_837 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_837"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %in_local_V_data_V_938 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_938"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:13  %in_local_V_data_V_1039 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1039"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:14  %in_local_V_data_V_1140 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1140"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %in_local_V_data_V_1241 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1241"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:16  %in_local_V_data_V_1342 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1342"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:17  %in_local_V_data_V_1443 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1443"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:18  %in_local_V_data_V_1544 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1544"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:19  %in_local_V_data_V_1645 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1645"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:20  %in_local_V_data_V_1746 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1746"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:21  %in_local_V_data_V_1847 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1847"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:22  %in_local_V_data_V_1948 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_1948"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:23  %in_local_V_data_V_2049 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2049"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:24  %in_local_V_data_V_2150 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2150"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:25  %in_local_V_data_V_2251 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2251"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:26  %in_local_V_data_V_2352 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2352"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:27  %in_local_V_data_V_2453 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2453"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:28  %in_local_V_data_V_2554 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2554"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:29  %in_local_V_data_V_2655 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2655"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:30  %in_local_V_data_V_2756 = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_V_2756"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31  store i1 false, i1* %is_last_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:32  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i5 [ 0, %newFuncRoot ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln17 = icmp eq i5 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str625)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
myproject_axi_.exit.exitStub:0  %is_last_1_load = load i1* %is_last_1

]]></Node>
<StgValue><ssdm name="is_last_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1">
<![CDATA[
myproject_axi_.exit.exitStub:1  ret i1 %is_last_1_load

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0_i = phi i5 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln20 = icmp eq i5 %j_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ifconv:0  %is_last_1_load_1 = load i1* %is_last_1

]]></Node>
<StgValue><ssdm name="is_last_1_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
_ifconv:2  %empty_82 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="33">
<![CDATA[
_ifconv:3  %in_last_V_tmp = extractvalue { i1, float } %empty_82, 0

]]></Node>
<StgValue><ssdm name="in_last_V_tmp"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:4  %in_data_tmp = extractvalue { i1, float } %empty_82, 1

]]></Node>
<StgValue><ssdm name="in_data_tmp"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign = fpext float %in_data_tmp to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %is_last = or i1 %in_last_V_tmp, %is_last_1_load_1

]]></Node>
<StgValue><ssdm name="is_last"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ifconv:78  store i1 %is_last, i1* %is_last_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="448" op_0_bw="448">
<![CDATA[
hls_label_0_end:0  %ctype_data_V_load = load i448* %ctype_data_V

]]></Node>
<StgValue><ssdm name="ctype_data_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="448">
<![CDATA[
hls_label_0_end:1  %tmp_data_0_V = trunc i448 %ctype_data_V_load to i16

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:2  %tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:3  %tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:4  %tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:5  %tmp_data_4_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:6  %tmp_data_5_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:7  %tmp_data_6_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:8  %tmp_data_7_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:9  %tmp_data_8_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_data_8_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:10  %tmp_data_9_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_data_9_V"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:11  %tmp_data_10_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_data_10_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:12  %tmp_data_11_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_data_11_V"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:13  %tmp_data_12_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_data_12_V"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:14  %tmp_data_13_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_data_13_V"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:15  %tmp_data_14_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_data_14_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:16  %tmp_data_15_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_data_15_V"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:17  %tmp_data_16_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_data_16_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:18  %tmp_data_17_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_data_17_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:19  %tmp_data_18_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_data_18_V"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:20  %tmp_data_19_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_data_19_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:21  %tmp_data_20_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_data_20_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:22  %tmp_data_21_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_data_21_V"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:23  %tmp_data_22_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_data_22_V"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:24  %tmp_data_23_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_data_23_V"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:25  %tmp_data_24_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_data_24_V"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:26  %tmp_data_25_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_data_25_V"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:27  %tmp_data_26_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_data_26_V"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_end:28  %tmp_data_27_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_data_27_V"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16">
<![CDATA[
hls_label_0_end:29  call void @_ssdm_op_Write.ap_auto.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %in_local_V_data_V_029, i16* %in_local_V_data_V_130, i16* %in_local_V_data_V_231, i16* %in_local_V_data_V_332, i16* %in_local_V_data_V_433, i16* %in_local_V_data_V_534, i16* %in_local_V_data_V_635, i16* %in_local_V_data_V_736, i16* %in_local_V_data_V_837, i16* %in_local_V_data_V_938, i16* %in_local_V_data_V_1039, i16* %in_local_V_data_V_1140, i16* %in_local_V_data_V_1241, i16* %in_local_V_data_V_1342, i16* %in_local_V_data_V_1443, i16* %in_local_V_data_V_1544, i16* %in_local_V_data_V_1645, i16* %in_local_V_data_V_1746, i16* %in_local_V_data_V_1847, i16* %in_local_V_data_V_1948, i16* %in_local_V_data_V_2049, i16* %in_local_V_data_V_2150, i16* %in_local_V_data_V_2251, i16* %in_local_V_data_V_2352, i16* %in_local_V_data_V_2453, i16* %in_local_V_data_V_2554, i16* %in_local_V_data_V_2655, i16* %in_local_V_data_V_2756, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V, i16 %tmp_data_16_V, i16 %tmp_data_17_V, i16 %tmp_data_18_V, i16 %tmp_data_19_V, i16 %tmp_data_20_V, i16 %tmp_data_21_V, i16 %tmp_data_22_V, i16 %tmp_data_23_V, i16 %tmp_data_24_V, i16 %tmp_data_25_V, i16 %tmp_data_26_V, i16 %tmp_data_27_V)

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:30  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str625, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:31  br label %0

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign = fpext float %in_data_tmp to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign = fpext float %in_data_tmp to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:7  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:11  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:10  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:12  %tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:13  %p_Result_9 = zext i53 %tmp_s to i54

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:14  %man_V_1 = sub i54 0, %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:15  %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:16  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %icmp_ln581 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %add_ln581 = add i12 -10, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %sub_ln581 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %icmp_ln582 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:25  %trunc_ln583 = trunc i54 %man_V_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:22  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %icmp_ln603 = icmp eq i8 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:29  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:30  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:32  %bitcast_ln696 = bitcast float %in_data_tmp to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:34  %select_ln588 = select i1 %tmp_5, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:30  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:23  %sext_ln581_1 = sext i12 %sh_amt to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:31  %trunc_ln586 = trunc i54 %ashr_ln586 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
<literal name="or_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:35  %shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
<literal name="or_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:47  %select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:51  %select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
_ifconv:54  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:55  %empty_83 = or i9 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:56  %icmp_ln203 = icmp ugt i9 %shl_ln, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:58  %sub_ln203 = sub i9 -65, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:59  %select_ln203 = select i1 %icmp_ln203, i9 %shl_ln, i9 %empty_83

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:62  %sub_ln203_1 = sub i9 -65, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:53  %select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="448" op_0_bw="16">
<![CDATA[
_ifconv:57  %zext_ln203 = zext i16 %select_ln603_3 to i448

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:60  %select_ln203_1 = select i1 %icmp_ln203, i9 %empty_83, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:61  %select_ln203_2 = select i1 %icmp_ln203, i9 %sub_ln203, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="448" op_0_bw="9">
<![CDATA[
_ifconv:63  %zext_ln203_1 = zext i9 %select_ln203_2 to i448

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="448" op_0_bw="9">
<![CDATA[
_ifconv:64  %zext_ln203_2 = zext i9 %select_ln203_1 to i448

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="448" op_0_bw="9">
<![CDATA[
_ifconv:65  %zext_ln203_3 = zext i9 %sub_ln203_1 to i448

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:66  %shl_ln203 = shl i448 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="shl_ln203"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:69  %shl_ln203_1 = shl i448 -1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="shl_ln203_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:70  %lshr_ln203 = lshr i448 -1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:71  %and_ln203 = and i448 %shl_ln203_1, %lshr_ln203

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="448" op_0_bw="448">
<![CDATA[
_ifconv:1  %ctype_data_V_load_1 = load i448* %ctype_data_V

]]></Node>
<StgValue><ssdm name="ctype_data_V_load_1"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:67  %tmp_6 = call i448 @llvm.part.select.i448(i448 %shl_ln203, i32 447, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="448" op_0_bw="1" op_1_bw="448" op_2_bw="448">
<![CDATA[
_ifconv:68  %select_ln203_3 = select i1 %icmp_ln203, i448 %tmp_6, i448 %shl_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:72  %xor_ln203 = xor i448 %and_ln203, -1

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:73  %and_ln203_1 = and i448 %ctype_data_V_load_1, %xor_ln203

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:74  %and_ln203_2 = and i448 %select_ln203_3, %and_ln203

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
_ifconv:75  %ctype_data_V_1 = or i448 %and_ln203_1, %and_ln203_2

]]></Node>
<StgValue><ssdm name="ctype_data_V_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="448" op_1_bw="448" op_2_bw="448">
<![CDATA[
_ifconv:77  store i448 %ctype_data_V_1, i448* %ctype_data_V

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:79  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
