Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 31 13:12:27 2022
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mtf7_core_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                39088        0.063        0.000                      0                39088        0.192        0.000                       0                 10167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk40_in_p               {0.000 12.000}       24.000          41.667          
  CLK_OUT4_usrclk_mmcm   {0.000 4.200}        8.400           119.048         
  clkfbout_usrclk_mmcm   {0.000 12.000}       24.000          41.667          
ext_clk_in               {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm_in  {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
pcie_clk                 {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm     {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm     {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk40_in_p                                                                                                                                                                 7.000        0.000                       0                     4  
  CLK_OUT4_usrclk_mmcm         0.062        0.000                      0                36671        0.070        0.000                      0                36671        3.558        0.000                       0                  9350  
  clkfbout_usrclk_mmcm                                                                                                                                                    22.592        0.000                       0                     3  
ext_clk_in                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_125M_ctoc_mmcm_in        1.888        0.000                      0                  228        0.108        0.000                      0                  228        3.000        0.000                       0                   111  
  clk_625M_ctoc_mmcm_in                                                                                                                                                    0.192        0.000                       0                    30  
  clkfbout_ctoc_mmcm_in                                                                                                                                                    6.591        0.000                       0                     3  
pcie_clk                       0.995        0.000                      0                 2104        0.063        0.000                      0                 2104        2.000        0.000                       0                   628  
  clk_125M_ctoc_mmcm           4.138        0.000                      0                   15        0.234        0.000                      0                   15        3.650        0.000                       0                    18  
  clk_625M_ctoc_mmcm                                                                                                                                                       0.192        0.000                       0                    16  
  clkfbout_ctoc_mmcm                                                                                                                                                       6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_clk            clk_125M_ctoc_mmcm        5.543        0.000                      0                   69        0.135        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_125M_ctoc_mmcm_in  clk_125M_ctoc_mmcm_in        7.152        0.000                      0                    1        0.323        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk40_in_p
  To Clock:  clk40_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_in_p
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { clk40_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         24.000      22.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I             n/a            1.409         24.000      22.592     BUFGCTRL_X0Y3     clk40_bufg/I
Min Period        n/a     IBUFDS_GTE2/I      n/a            1.408         24.000      22.592     IBUFDS_GTE2_X1Y3  clk40_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_usrclk_mmcm
  To Clock:  CLK_OUT4_usrclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.800ns (21.931%)  route 6.407ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.940 - 8.400 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.262     6.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X6Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y90         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.212 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/DOBDO[10]
                         net (fo=343, routed)         6.407    14.619    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_285_fu_964_p2_0[10]
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.490    13.940    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/CLK
                         clock pessimism              1.100    15.040    
                         clock uncertainty           -0.098    14.942    
    DSP48_X0Y133         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    14.681    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.800ns (21.931%)  route 6.407ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.940 - 8.400 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.262     6.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X6Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y90         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.212 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/DOBDO[10]
                         net (fo=343, routed)         6.407    14.619    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_285_fu_964_p2_0[10]
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.490    13.940    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/CLK
                         clock pessimism              1.100    15.040    
                         clock uncertainty           -0.098    14.942    
    DSP48_X0Y133         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.261    14.681    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.800ns (21.933%)  route 6.407ns (78.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.940 - 8.400 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.262     6.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X6Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y90         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.212 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/DOBDO[10]
                         net (fo=343, routed)         6.407    14.618    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_285_fu_964_p2_0[10]
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.490    13.940    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/CLK
                         clock pessimism              1.100    15.040    
                         clock uncertainty           -0.098    14.942    
    DSP48_X0Y133         DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.261    14.681    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.800ns (21.933%)  route 6.407ns (78.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.940 - 8.400 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.262     6.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X6Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y90         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.212 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/DOBDO[10]
                         net (fo=343, routed)         6.407    14.618    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_285_fu_964_p2_0[10]
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.490    13.940    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/CLK
                         clock pessimism              1.100    15.040    
                         clock uncertainty           -0.098    14.942    
    DSP48_X0Y133         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.261    14.681    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 1.800ns (21.947%)  route 6.402ns (78.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 13.940 - 8.400 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.262     6.412    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X6Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y90         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.212 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg/DOBDO[10]
                         net (fo=343, routed)         6.402    14.613    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_285_fu_964_p2_0[10]
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.490    13.940    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X0Y133         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2/CLK
                         clock pessimism              1.100    15.040    
                         clock uncertainty           -0.098    14.942    
    DSP48_X0Y133         DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.261    14.681    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_288_fu_857_p2
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_52_fu_944_p2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 1.800ns (22.447%)  route 6.219ns (77.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.788 - 8.400 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.286     6.436    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X5Y94         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.236 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/DOBDO[10]
                         net (fo=210, routed)         6.219    14.454    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_45_fu_916_p2_0[10]
    DSP48_X12Y124        DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_52_fu_944_p2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.338    13.788    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X12Y124        DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_52_fu_944_p2/CLK
                         clock pessimism              1.100    14.888    
                         clock uncertainty           -0.098    14.790    
    DSP48_X12Y124        DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.261    14.529    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_52_fu_944_p2
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 0.348ns (4.331%)  route 7.688ns (95.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.795 - 8.400 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.285     6.435    my_test_algo/my_hls_label/ap_clk
    DSP48_X7Y98          DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y98          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     6.783 r  my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/P[18]
                         net (fo=240, routed)         7.688    14.471    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/layer2_out_4_V_reg_964[18]
    DSP48_X5Y70          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.345    13.795    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X5Y70          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/CLK
                         clock pessimism              1.113    14.908    
                         clock uncertainty           -0.098    14.810    
    DSP48_X5Y70          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.261    14.549    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 0.348ns (4.331%)  route 7.688ns (95.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.795 - 8.400 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.285     6.435    my_test_algo/my_hls_label/ap_clk
    DSP48_X7Y98          DSP48E1                                      r  my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y98          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     6.783 r  my_test_algo/my_hls_label/layer2_out_4_V_reg_964_reg/P[18]
                         net (fo=240, routed)         7.688    14.471    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/layer2_out_4_V_reg_964[18]
    DSP48_X5Y70          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.345    13.795    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X5Y70          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2/CLK
                         clock pessimism              1.113    14.908    
                         clock uncertainty           -0.098    14.810    
    DSP48_X5Y70          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.261    14.549    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_127_fu_1954_p2
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_209_fu_1064_p2/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 1.800ns (22.113%)  route 6.340ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 13.883 - 8.400 ) 
    Source Clock Delay      (SCD):    6.500ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.350     6.500    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X4Y86         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y86         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.300 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg/DOBDO[10]
                         net (fo=343, routed)         6.340    14.640    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_195_fu_957_p2_0[10]
    DSP48_X1Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_209_fu_1064_p2/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.433    13.883    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X1Y122         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_209_fu_1064_p2/CLK
                         clock pessimism              1.100    14.983    
                         clock uncertainty           -0.098    14.885    
    DSP48_X1Y122         DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -0.164    14.721    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_209_fu_1064_p2
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_56_fu_1020_p2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (CLK_OUT4_usrclk_mmcm rise@8.400ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.800ns (22.839%)  route 6.081ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.658 - 8.400 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.286     6.436    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X5Y94         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     8.236 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg/DOBDO[10]
                         net (fo=210, routed)         6.081    14.317    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_45_fu_916_p2_0[10]
    DSP48_X12Y115        DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_56_fu_1020_p2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      8.400     8.400 r  
    AT8                                               0.000     8.400 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     8.400    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     8.400 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.400    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.818 r  clk40_buf/O
                         net (fo=1, routed)           2.549    12.367    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.450 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    14.409    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     9.693 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674    12.367    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.450 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        1.208    13.658    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/ap_clk
    DSP48_X12Y115        DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_56_fu_1020_p2/CLK
                         clock pessimism              1.100    14.758    
                         clock uncertainty           -0.098    14.660    
    DSP48_X12Y115        DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.261    14.399    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_56_fu_1020_p2
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.273ns (76.853%)  route 0.082ns (23.147%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.551     2.293    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X127Y248       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y248       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/Q
                         net (fo=2, routed)           0.082     2.475    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018[3]
    SLICE_X126Y248       LUT4 (Prop_lut4_I2_O)        0.028     2.503 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5/O
                         net (fo=1, routed)           0.000     2.503    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5_n_0
    SLICE_X126Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.580 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.580    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1_n_0
    SLICE_X126Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.607 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.607    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1_n_0
    SLICE_X126Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.648 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.648    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_fu_1094452_p2[8]
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.744     2.872    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[8]/C
                         clock pessimism             -0.386     2.486    
    SLICE_X126Y250       FDRE (Hold_fdre_C_D)         0.092     2.578    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.638     2.380    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X44Y226        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_fdre_C_Q)         0.118     2.498 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[5]/Q
                         net (fo=1, routed)           0.133     2.631    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/C__0[4]
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.899     3.027    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/CLK
                         clock pessimism             -0.576     2.451    
    DSP48_X2Y91          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.100     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.298%)  route 0.182ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.536     2.278    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/ap_clk
    SLICE_X113Y219       FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y219       FDSE (Prop_fdse_C_Q)         0.091     2.369 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[7]/Q
                         net (fo=1, routed)           0.182     2.551    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg_1[7]
    RAMB18_X7Y86         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.768     2.896    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X7Y86         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/CLKBWRCLK
                         clock pessimism             -0.573     2.323    
    RAMB18_X7Y86         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.147     2.470    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.285ns (77.609%)  route 0.082ns (22.391%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.551     2.293    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X127Y248       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y248       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/Q
                         net (fo=2, routed)           0.082     2.475    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018[3]
    SLICE_X126Y248       LUT4 (Prop_lut4_I2_O)        0.028     2.503 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5/O
                         net (fo=1, routed)           0.000     2.503    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5_n_0
    SLICE_X126Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.580 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.580    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1_n_0
    SLICE_X126Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.607 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.607    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1_n_0
    SLICE_X126Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.660 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.660    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_fu_1094452_p2[10]
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.744     2.872    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[10]/C
                         clock pessimism             -0.386     2.486    
    SLICE_X126Y250       FDRE (Hold_fdre_C_D)         0.092     2.578    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/select_ln476_2_reg_2629_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.091ns (33.085%)  route 0.184ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.621     2.363    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/ap_clk
    SLICE_X97Y305        FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/select_ln476_2_reg_2629_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y305        FDSE (Prop_fdse_C_Q)         0.091     2.454 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/select_ln476_2_reg_2629_reg[3]/Q
                         net (fo=1, routed)           0.184     2.638    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/addr2[3]
    RAMB18_X6Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.876     3.004    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/ap_clk
    RAMB18_X6Y123        RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg/CLKARDCLK
                         clock pessimism             -0.598     2.406    
    RAMB18_X6Y123        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     2.553    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.292ns (78.028%)  route 0.082ns (21.972%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.551     2.293    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X127Y248       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y248       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018_reg[3]/Q
                         net (fo=2, routed)           0.082     2.475    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_128_reg_1098018[3]
    SLICE_X126Y248       LUT4 (Prop_lut4_I2_O)        0.028     2.503 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5/O
                         net (fo=1, routed)           0.000     2.503    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573[3]_i_5_n_0
    SLICE_X126Y248       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.580 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.580    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[3]_i_1_n_0
    SLICE_X126Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.607 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.607    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[7]_i_1_n_0
    SLICE_X126Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.667 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.667    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_fu_1094452_p2[9]
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.744     2.872    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X126Y250       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[9]/C
                         clock pessimism             -0.386     2.486    
    SLICE_X126Y250       FDRE (Hold_fdre_C_D)         0.092     2.578    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/add_ln731_129_reg_1098573_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.445%)  route 0.189ns (67.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.535     2.277    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/ap_clk
    SLICE_X113Y220       FDSE                                         r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDSE (Prop_fdse_C_Q)         0.091     2.368 r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/select_ln476_15_reg_3544_reg[9]/Q
                         net (fo=1, routed)           0.189     2.558    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg_1[9]
    RAMB18_X7Y86         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.768     2.896    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/ap_clk
    RAMB18_X7Y86         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg/CLKBWRCLK
                         clock pessimism             -0.573     2.323    
    RAMB18_X7Y86         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.145     2.468    my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.575%)  route 0.159ns (61.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.641     2.383    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X45Y229        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y229        FDRE (Prop_fdre_C_Q)         0.100     2.483 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/Q
                         net (fo=30, routed)          0.159     2.642    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/C__0[22]
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.899     3.027    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/CLK
                         clock pessimism             -0.576     2.451    
    DSP48_X2Y91          DSP48E1 (Hold_dsp48e1_CLK_C[38])
                                                      0.100     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.575%)  route 0.159ns (61.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.641     2.383    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X45Y229        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y229        FDRE (Prop_fdre_C_Q)         0.100     2.483 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/Q
                         net (fo=30, routed)          0.159     2.642    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/C__0[22]
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.899     3.027    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/CLK
                         clock pessimism             -0.576     2.451    
    DSP48_X2Y91          DSP48E1 (Hold_dsp48e1_CLK_C[44])
                                                      0.100     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@4.200ns period=8.400ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.575%)  route 0.159ns (61.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.641     2.383    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    SLICE_X45Y229        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y229        FDRE (Prop_fdre_C_Q)         0.100     2.483 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/data_3_V_read_int_reg_reg[23]/Q
                         net (fo=30, routed)          0.159     2.642    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/C__0[22]
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=9708, routed)        0.899     3.027    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/ap_clk
    DSP48_X2Y91          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2/CLK
                         clock pessimism             -0.576     2.451    
    DSP48_X2Y91          DSP48E1 (Hold_dsp48e1_CLK_C[46])
                                                      0.100     2.551    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_102_fu_1668_p2
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_usrclk_mmcm
Waveform(ns):       { 0.000 4.200 }
Period(ns):         8.400
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X8Y81      my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_32_fu_1586_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X10Y123    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_26_fu_955_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X2Y123     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/trunc_ln708_2_reg_368735_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X10Y120    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/trunc_ln708_3_reg_368740_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y121     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/trunc_ln_reg_368725_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X8Y126     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_21_fu_1141_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y100     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_5_fu_910_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X13Y90     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_33_fu_1588_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X1Y109     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355/mul_ln1118_27_fu_1147_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         8.400       5.628      DSP48_X11Y81     my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322/mul_ln1118_39_fu_1888_p2/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.400       204.960    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y289   my_test_algo/doutDbg3_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y289   my_test_algo/doutDbg3_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y289   my_test_algo/doutDbg3_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y289   my_test_algo/doutDbg3_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y289   my_test_algo/doutDbg3_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X116Y286   my_test_algo/doutDbg3_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X116Y286   my_test_algo/doutDbg3_reg[25]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X116Y286   my_test_algo/doutDbg3_reg[26]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X116Y286   my_test_algo/doutDbg3_reg[27]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X116Y286   my_test_algo/doutDbg3_reg[28]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y262   my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X128Y262   my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.200       3.558      SLICE_X112Y281   my_test_algo/doutDbg3_reg[7]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_usrclk_mmcm
  To Clock:  clkfbout_usrclk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_usrclk_mmcm
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         24.000      22.592     BUFGCTRL_X0Y5    usrclk_mmcm_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_in
  To Clock:  ext_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ext_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        1.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.266ns (4.739%)  route 5.347ns (95.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.041     3.266    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y296        FDRE                                         r  ctoc/bitslip_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.181     6.205    ctoc/clk_125M_in
    SLICE_X52Y296        FDRE                                         r  ctoc/bitslip_reg[6]/C
                         clock pessimism             -0.706     5.499    
                         clock uncertainty           -0.063     5.436    
    SLICE_X52Y296        FDRE (Setup_fdre_C_R)       -0.281     5.155    ctoc/bitslip_reg[6]
  -------------------------------------------------------------------
                         required time                          5.155    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.266ns (4.812%)  route 5.261ns (95.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.956     3.181    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y295        FDRE                                         r  ctoc/bitslip_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.181     6.205    ctoc/clk_125M_in
    SLICE_X52Y295        FDRE                                         r  ctoc/bitslip_reg[13]/C
                         clock pessimism             -0.706     5.499    
                         clock uncertainty           -0.063     5.436    
    SLICE_X52Y295        FDRE (Setup_fdre_C_R)       -0.281     5.155    ctoc/bitslip_reg[13]
  -------------------------------------------------------------------
                         required time                          5.155    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.266ns (4.969%)  route 5.087ns (95.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.781     3.006    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y293        FDRE                                         r  ctoc/bitslip_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.180     6.204    ctoc/clk_125M_in
    SLICE_X52Y293        FDRE                                         r  ctoc/bitslip_reg[7]/C
                         clock pessimism             -0.706     5.498    
                         clock uncertainty           -0.063     5.435    
    SLICE_X52Y293        FDRE (Setup_fdre_C_R)       -0.281     5.154    ctoc/bitslip_reg[7]
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.266ns (5.105%)  route 4.945ns (94.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.639     2.864    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y287        FDRE                                         r  ctoc/bitslip_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.177     6.201    ctoc/clk_125M_in
    SLICE_X52Y287        FDRE                                         r  ctoc/bitslip_reg[0]/C
                         clock pessimism             -0.706     5.495    
                         clock uncertainty           -0.063     5.432    
    SLICE_X52Y287        FDRE (Setup_fdre_C_R)       -0.281     5.151    ctoc/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                          5.151    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.266ns (5.190%)  route 4.859ns (94.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.554     2.779    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y286        FDRE                                         r  ctoc/bitslip_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.177     6.201    ctoc/clk_125M_in
    SLICE_X52Y286        FDRE                                         r  ctoc/bitslip_reg[5]/C
                         clock pessimism             -0.706     5.495    
                         clock uncertainty           -0.063     5.432    
    SLICE_X52Y286        FDRE (Setup_fdre_C_R)       -0.281     5.151    ctoc/bitslip_reg[5]
  -------------------------------------------------------------------
                         required time                          5.151    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.266ns (5.257%)  route 4.794ns (94.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 6.196 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.489     2.714    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y281        FDRE                                         r  ctoc/bitslip_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.172     6.196    ctoc/clk_125M_in
    SLICE_X52Y281        FDRE                                         r  ctoc/bitslip_reg[4]/C
                         clock pessimism             -0.706     5.490    
                         clock uncertainty           -0.063     5.427    
    SLICE_X52Y281        FDRE (Setup_fdre_C_R)       -0.281     5.146    ctoc/bitslip_reg[4]
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.310ns (5.931%)  route 4.917ns (94.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 6.205 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.350    -2.345    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y265       FDRE (Prop_fdre_C_Q)         0.259    -2.086 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.293    -1.794    ctoc/phase_done
    SLICE_X168Y265       LUT1 (Prop_lut1_I0_O)        0.051    -1.743 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.624     2.881    ctoc/phase_done_n
    SLICE_X53Y296        FDRE                                         r  ctoc/phase_done_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.181     6.205    ctoc/clk_125M_in
    SLICE_X53Y296        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
                         clock pessimism             -0.706     5.499    
                         clock uncertainty           -0.063     5.436    
    SLICE_X53Y296        FDRE (Setup_fdre_C_D)       -0.113     5.323    ctoc/phase_done_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.310ns (5.926%)  route 4.921ns (94.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 6.210 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.350    -2.345    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y265       FDRE (Prop_fdre_C_Q)         0.259    -2.086 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.293    -1.794    ctoc/phase_done
    SLICE_X168Y265       LUT1 (Prop_lut1_I0_O)        0.051    -1.743 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.629     2.886    ctoc/phase_done_n
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.186     6.210    ctoc/clk_125M_in
    SLICE_X51Y267        FDRE                                         r  ctoc/phase_done_r_reg[11]/C
                         clock pessimism             -0.706     5.504    
                         clock uncertainty           -0.063     5.441    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)       -0.113     5.328    ctoc/phase_done_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.266ns (5.455%)  route 4.610ns (94.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 6.193 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.349    -2.346    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.223    -2.123 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.305    -1.818    ctoc/bs_bits
    SLICE_X167Y268       LUT1 (Prop_lut1_I0_O)        0.043    -1.775 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          4.305     2.530    ctoc/bitslip[13]_i_1_n_0
    SLICE_X52Y278        FDRE                                         r  ctoc/bitslip_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.169     6.193    ctoc/clk_125M_in
    SLICE_X52Y278        FDRE                                         r  ctoc/bitslip_reg[1]/C
                         clock pessimism             -0.706     5.487    
                         clock uncertainty           -0.063     5.424    
    SLICE_X52Y278        FDRE (Setup_fdre_C_R)       -0.281     5.143    ctoc/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.310ns (6.130%)  route 4.747ns (93.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.350    -2.345    ctoc/clk_125M_in
    SLICE_X168Y265       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y265       FDRE (Prop_fdre_C_Q)         0.259    -2.086 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.293    -1.794    ctoc/phase_done
    SLICE_X168Y265       LUT1 (Prop_lut1_I0_O)        0.051    -1.743 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          4.454     2.712    ctoc/phase_done_n
    SLICE_X50Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X50Y270        FDRE                                         r  ctoc/phase_done_r_reg[12]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X50Y270        FDRE (Setup_fdre_C_D)       -0.093     5.346    ctoc/phase_done_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.346    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  2.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.523    -0.804    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X115Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y280       FDPE (Prop_fdpe_C_Q)         0.100    -0.704 r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.649    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X115Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.728    -0.670    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X115Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.134    -0.804    
    SLICE_X115Y280       FDPE (Hold_fdpe_C_D)         0.047    -0.757    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.980%)  route 0.100ns (43.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X167Y265       FDRE                                         r  ctoc/phdone_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/phdone_to_reg[1]/Q
                         net (fo=8, routed)           0.100    -0.520    ctoc/phdone_to_reg[1]
    SLICE_X166Y265       LUT5 (Prop_lut5_I2_O)        0.032    -0.488 r  ctoc/phdone_to[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    ctoc/p_0_in__0[4]
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[4]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X166Y265       FDRE (Hold_fdre_C_D)         0.096    -0.612    ctoc/phdone_to_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X167Y265       FDRE                                         r  ctoc/phdone_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/phdone_to_reg[1]/Q
                         net (fo=8, routed)           0.098    -0.522    ctoc/phdone_to_reg[1]
    SLICE_X166Y265       LUT3 (Prop_lut3_I1_O)        0.028    -0.494 r  ctoc/phdone_to[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    ctoc/phdone_to[2]_i_1_n_0
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[2]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X166Y265       FDRE (Hold_fdre_C_D)         0.087    -0.621    ctoc/phdone_to_reg[2]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.608    -0.719    ctoc/clk_125M_in
    SLICE_X167Y265       FDRE                                         r  ctoc/phdone_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y265       FDRE (Prop_fdre_C_Q)         0.100    -0.619 r  ctoc/phdone_to_reg[1]/Q
                         net (fo=8, routed)           0.100    -0.520    ctoc/phdone_to_reg[1]
    SLICE_X166Y265       LUT4 (Prop_lut4_I0_O)        0.028    -0.492 r  ctoc/phdone_to[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    ctoc/p_0_in__0[3]
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.813    -0.585    ctoc/clk_125M_in
    SLICE_X166Y265       FDRE                                         r  ctoc/phdone_to_reg[3]/C
                         clock pessimism             -0.123    -0.708    
    SLICE_X166Y265       FDRE (Hold_fdre_C_D)         0.087    -0.621    ctoc/phdone_to_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.130ns (54.286%)  route 0.109ns (45.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.609    -0.718    ctoc/clk_125M_in
    SLICE_X167Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.618 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.509    ctoc/rx_ph_cnt_reg[0]
    SLICE_X166Y262       LUT3 (Prop_lut3_I0_O)        0.030    -0.479 r  ctoc/rx_ph_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    ctoc/p_0_in[2]
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.815    -0.583    ctoc/clk_125M_in
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[2]/C
                         clock pessimism             -0.124    -0.707    
    SLICE_X166Y262       FDRE (Hold_fdre_C_D)         0.093    -0.614    ctoc/rx_ph_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.132ns (54.216%)  route 0.111ns (45.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.609    -0.718    ctoc/clk_125M_in
    SLICE_X167Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.618 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.507    ctoc/rx_ph_cnt_reg[0]
    SLICE_X166Y262       LUT5 (Prop_lut5_I1_O)        0.032    -0.475 r  ctoc/rx_ph_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.475    ctoc/p_0_in[4]
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.815    -0.583    ctoc/clk_125M_in
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[4]/C
                         clock pessimism             -0.124    -0.707    
    SLICE_X166Y262       FDRE (Hold_fdre_C_D)         0.096    -0.611    ctoc/rx_ph_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/psen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.609    -0.718    ctoc/clk_125M_in
    SLICE_X168Y262       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y262       FDRE (Prop_fdre_C_Q)         0.107    -0.611 f  ctoc/core_phase_inc_rr_reg/Q
                         net (fo=1, routed)           0.054    -0.558    ctoc/core_phase_inc_rr
    SLICE_X168Y262       LUT5 (Prop_lut5_I3_O)        0.064    -0.494 r  ctoc/psen_i_1/O
                         net (fo=1, routed)           0.000    -0.494    ctoc/psen_i_1_n_0
    SLICE_X168Y262       FDRE                                         r  ctoc/psen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.815    -0.583    ctoc/clk_125M_in
    SLICE_X168Y262       FDRE                                         r  ctoc/psen_reg/C
                         clock pessimism             -0.135    -0.718    
    SLICE_X168Y262       FDRE (Hold_fdre_C_D)         0.087    -0.631    ctoc/psen_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (55.084%)  route 0.082ns (44.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.607    -0.720    ctoc/clk_125M_in
    SLICE_X167Y266       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y266       FDRE (Prop_fdre_C_Q)         0.100    -0.620 r  ctoc/FSM_onehot_bs_st_reg[1]/Q
                         net (fo=13, routed)          0.082    -0.539    ctoc/phdone_to
    SLICE_X166Y266       FDRE                                         r  ctoc/phdone_to_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.812    -0.586    ctoc/clk_125M_in
    SLICE_X166Y266       FDRE                                         r  ctoc/phdone_to_reg[0]/C
                         clock pessimism             -0.123    -0.709    
    SLICE_X166Y266       FDRE (Hold_fdre_C_CE)        0.030    -0.679    ctoc/phdone_to_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.451%)  route 0.111ns (46.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.609    -0.718    ctoc/clk_125M_in
    SLICE_X167Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.618 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.507    ctoc/rx_ph_cnt_reg[0]
    SLICE_X166Y262       LUT4 (Prop_lut4_I1_O)        0.028    -0.479 r  ctoc/rx_ph_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    ctoc/p_0_in[3]
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.815    -0.583    ctoc/clk_125M_in
    SLICE_X166Y262       FDRE                                         r  ctoc/rx_ph_cnt_reg[3]/C
                         clock pessimism             -0.124    -0.707    
    SLICE_X166Y262       FDRE (Hold_fdre_C_D)         0.087    -0.620    ctoc/rx_ph_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ctoc/phase_done_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_rr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.592    -0.735    ctoc/clk_125M_in
    SLICE_X53Y296        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  ctoc/phase_done_r_reg[6]/Q
                         net (fo=1, routed)           0.096    -0.539    ctoc/phase_done_r[6]
    SLICE_X52Y297        FDRE                                         r  ctoc/phase_done_rr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.801    -0.597    ctoc/clk_125M_in
    SLICE_X52Y297        FDRE                                         r  ctoc/phase_done_rr_reg[6]/C
                         clock pessimism             -0.123    -0.720    
    SLICE_X52Y297        FDRE (Hold_fdre_C_D)         0.037    -0.683    ctoc/phase_done_rr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         8.000       6.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         8.000       6.161      RAMB36_X7Y55     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   ctoc/ctoc_mmcm_in_/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y295    ctoc/serdes_loop[13].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y279    ctoc/serdes_loop[1].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y273    ctoc/serdes_loop[2].isd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X116Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X116Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X167Y267   ctoc/bs_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y262   ctoc/core_phase_inc_rr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X116Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X116Y280   ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X167Y266   ctoc/FSM_onehot_bs_st_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X167Y266   ctoc/FSM_onehot_bs_st_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X167Y266   ctoc/FSM_onehot_bs_st_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X52Y295    ctoc/bitslip_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y278   ctoc/bitslip_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X52Y296    ctoc/bitslip_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm_in
  To Clock:  clk_625M_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y17   ctoc/ctoc_mmcm_in_/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm_in
  To Clock:  clkfbout_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19   ctoc/ctoc_mmcm_in_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  pcie_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.266ns (3.942%)  route 6.482ns (96.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 11.599 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.822    10.486    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y56        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.296    11.599    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y56        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.920    
                         clock uncertainty           -0.035    11.885    
    RAMB36_X11Y56        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.481    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.266ns (3.958%)  route 6.454ns (96.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 11.602 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.795    10.458    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y52        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.299    11.602    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y52        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.923    
                         clock uncertainty           -0.035    11.888    
    RAMB36_X11Y52        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.484    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.266ns (3.979%)  route 6.420ns (96.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 11.594 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.760    10.424    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y55        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.291    11.594    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y55        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.915    
                         clock uncertainty           -0.035    11.880    
    RAMB36_X11Y55        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.476    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.266ns (4.091%)  route 6.235ns (95.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 11.559 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.576    10.240    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X10Y47        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.256    11.559    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X10Y47        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.228    11.787    
                         clock uncertainty           -0.035    11.752    
    RAMB36_X10Y47        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.348    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.266ns (4.015%)  route 6.359ns (95.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 11.592 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.699    10.363    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y54        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.289    11.592    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y54        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.913    
                         clock uncertainty           -0.035    11.878    
    RAMB36_X11Y54        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.474    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.266ns (4.100%)  route 6.222ns (95.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 11.562 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.563    10.226    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X10Y48        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.259    11.562    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X10Y48        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.228    11.790    
                         clock uncertainty           -0.035    11.755    
    RAMB36_X10Y48        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.351    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.266ns (4.019%)  route 6.353ns (95.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.604 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.693    10.357    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y51        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.301    11.604    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y51        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.925    
                         clock uncertainty           -0.035    11.890    
    RAMB36_X11Y51        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.486    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.266ns (4.214%)  route 6.046ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 11.563 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.387    10.050    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X10Y49        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.260    11.563    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X10Y49        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.228    11.791    
                         clock uncertainty           -0.035    11.756    
    RAMB36_X10Y49        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.352    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.266ns (4.261%)  route 5.977ns (95.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 11.597 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.318     9.981    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X11Y53        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.294    11.597    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y53        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.918    
                         clock uncertainty           -0.035    11.883    
    RAMB36_X11Y53        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.479    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 ctoc/m_axi\\.wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.266ns (4.431%)  route 5.738ns (95.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 11.543 - 8.000 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.207     3.738    ctoc/CLK
    SLICE_X117Y271       FDRE                                         r  ctoc/m_axi\\.wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDRE (Prop_fdre_C_Q)         0.223     3.961 r  ctoc/m_axi\\.wvalid_reg/Q
                         net (fo=4, routed)           0.659     4.621    imem/m_axi\\.wvalid
    SLICE_X117Y273       LUT3 (Prop_lut3_I0_O)        0.043     4.664 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.079     9.742    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X10Y50        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.240    11.543    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X10Y50        RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.321    11.864    
                         clock uncertainty           -0.035    11.829    
    RAMB36_X10Y50        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.425    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  1.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ctoc/empty_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.206ns (47.819%)  route 0.225ns (52.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483     2.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.068     3.372    ctoc/CLK
    SLICE_X114Y277       FDRE                                         r  ctoc/empty_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y277       FDRE (Prop_fdre_C_Q)         0.206     3.578 f  ctoc/empty_rr_reg/Q
                         net (fo=1, routed)           0.225     3.802    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB36_X7Y55         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.233     3.764    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X7Y55         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.321     3.443    
    RAMB36_X7Y55         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     3.739    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.602     1.511    crb/CLK
    SLICE_X163Y266       FDRE                                         r  crb/control_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y266       FDRE (Prop_fdre_C_Q)         0.100     1.611 r  crb/control_reg_reg[17]/Q
                         net (fo=1, routed)           0.081     1.691    crb/control_reg_reg_n_0_[17]
    SLICE_X162Y266       LUT4 (Prop_lut4_I2_O)        0.028     1.719 r  crb/r_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.719    crb/p_1_in[17]
    SLICE_X162Y266       FDRE                                         r  crb/r_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.808     2.032    crb/CLK
    SLICE_X162Y266       FDRE                                         r  crb/r_out_reg[17]/C
                         clock pessimism             -0.511     1.522    
    SLICE_X162Y266       FDRE (Hold_fdre_C_D)         0.087     1.609    crb/r_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.563     1.472    crb/CLK
    SLICE_X147Y276       FDRE                                         r  crb/control_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y276       FDRE (Prop_fdre_C_Q)         0.100     1.572 r  crb/control_reg_reg[34]/Q
                         net (fo=1, routed)           0.081     1.652    cp/r_out_reg[63][2]
    SLICE_X146Y276       LUT2 (Prop_lut2_I1_O)        0.028     1.680 r  cp/r_out[34]_i_1/O
                         net (fo=1, routed)           0.000     1.680    crb/D[2]
    SLICE_X146Y276       FDRE                                         r  crb/r_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.768     1.992    crb/CLK
    SLICE_X146Y276       FDRE                                         r  crb/r_out_reg[34]/C
                         clock pessimism             -0.510     1.483    
    SLICE_X146Y276       FDRE (Hold_fdre_C_D)         0.087     1.570    crb/r_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.527     1.436    crb/CLK
    SLICE_X117Y265       FDRE                                         r  crb/control_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y265       FDRE (Prop_fdre_C_Q)         0.100     1.536 r  crb/control_reg_reg[14]/Q
                         net (fo=1, routed)           0.081     1.616    crb/control_reg_reg_n_0_[14]
    SLICE_X116Y265       LUT4 (Prop_lut4_I2_O)        0.028     1.644 r  crb/r_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.644    crb/p_1_in[14]
    SLICE_X116Y265       FDRE                                         r  crb/r_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.732     1.956    crb/CLK
    SLICE_X116Y265       FDRE                                         r  crb/r_out_reg[14]/C
                         clock pessimism             -0.510     1.447    
    SLICE_X116Y265       FDRE (Hold_fdre_C_D)         0.087     1.534    crb/r_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.522     1.431    crb/CLK
    SLICE_X129Y273       FDRE                                         r  crb/control_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y273       FDRE (Prop_fdre_C_Q)         0.100     1.531 r  crb/control_reg_reg[40]/Q
                         net (fo=1, routed)           0.081     1.611    cp/r_out_reg[63][8]
    SLICE_X128Y273       LUT2 (Prop_lut2_I1_O)        0.028     1.639 r  cp/r_out[40]_i_1/O
                         net (fo=1, routed)           0.000     1.639    crb/D[8]
    SLICE_X128Y273       FDRE                                         r  crb/r_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.726     1.950    crb/CLK
    SLICE_X128Y273       FDRE                                         r  crb/r_out_reg[40]/C
                         clock pessimism             -0.509     1.442    
    SLICE_X128Y273       FDRE (Hold_fdre_C_D)         0.087     1.529    crb/r_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.596     1.505    crb/CLK
    SLICE_X163Y277       FDRE                                         r  crb/control_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y277       FDRE (Prop_fdre_C_Q)         0.100     1.605 r  crb/control_reg_reg[48]/Q
                         net (fo=1, routed)           0.083     1.687    cp/r_out_reg[63][16]
    SLICE_X162Y277       LUT2 (Prop_lut2_I1_O)        0.028     1.715 r  cp/r_out[48]_i_1/O
                         net (fo=1, routed)           0.000     1.715    crb/D[16]
    SLICE_X162Y277       FDRE                                         r  crb/r_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.802     2.026    crb/CLK
    SLICE_X162Y277       FDRE                                         r  crb/r_out_reg[48]/C
                         clock pessimism             -0.511     1.516    
    SLICE_X162Y277       FDRE (Hold_fdre_C_D)         0.087     1.603    crb/r_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.355%)  route 0.103ns (44.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.519     1.428    crb/CLK
    SLICE_X119Y274       FDRE                                         r  crb/control_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y274       FDRE (Prop_fdre_C_Q)         0.100     1.528 r  crb/control_reg_reg[28]/Q
                         net (fo=1, routed)           0.103     1.631    crb/control_reg_reg_n_0_[28]
    SLICE_X120Y274       LUT4 (Prop_lut4_I2_O)        0.028     1.659 r  crb/r_out[28]_i_1/O
                         net (fo=1, routed)           0.000     1.659    crb/p_1_in[28]
    SLICE_X120Y274       FDRE                                         r  crb/r_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.723     1.947    crb/CLK
    SLICE_X120Y274       FDRE                                         r  crb/r_out_reg[28]/C
                         clock pessimism             -0.489     1.459    
    SLICE_X120Y274       FDRE (Hold_fdre_C_D)         0.087     1.546    crb/r_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    crb/CLK
    SLICE_X160Y266       FDRE                                         r  crb/control_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y266       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  crb/control_reg_reg[22]/Q
                         net (fo=1, routed)           0.052     1.651    crb/control_reg_reg_n_0_[22]
    SLICE_X161Y266       LUT4 (Prop_lut4_I2_O)        0.028     1.679 r  crb/r_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.679    crb/p_1_in[22]
    SLICE_X161Y266       FDRE                                         r  crb/r_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.779     2.003    crb/CLK
    SLICE_X161Y266       FDRE                                         r  crb/r_out_reg[22]/C
                         clock pessimism             -0.511     1.493    
    SLICE_X161Y266       FDRE (Hold_fdre_C_D)         0.060     1.553    crb/r_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 imem/wlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cp/s_axo\\.bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.518     1.427    imem/CLK
    SLICE_X117Y274       FDRE                                         r  imem/wlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y274       FDRE (Prop_fdre_C_Q)         0.100     1.527 f  imem/wlast_r_reg/Q
                         net (fo=6, routed)           0.098     1.624    cp/wlast_r
    SLICE_X116Y274       LUT6 (Prop_lut6_I0_O)        0.028     1.652 r  cp/s_axo\\.bvalid_i_1__0/O
                         net (fo=1, routed)           0.000     1.652    cp/s_axo\\.bvalid_i_1__0_n_0
    SLICE_X116Y274       FDRE                                         r  cp/s_axo\\.bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.722     1.946    cp/CLK
    SLICE_X116Y274       FDRE                                         r  cp/s_axo\\.bvalid_reg/C
                         clock pessimism             -0.509     1.438    
    SLICE_X116Y274       FDRE (Hold_fdre_C_D)         0.087     1.525    cp/s_axo\\.bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/addr_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.198%)  route 0.100ns (43.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.524     1.433    ctoc/CLK
    SLICE_X123Y270       FDRE                                         r  ctoc/m_axi\\.awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y270       FDRE (Prop_fdre_C_Q)         0.100     1.533 r  ctoc/m_axi\\.awaddr_reg[0]/Q
                         net (fo=2, routed)           0.100     1.632    ctoc/m_axi\\.awaddr_reg[14]_0[0]
    SLICE_X120Y270       LUT6 (Prop_lut6_I2_O)        0.028     1.660 r  ctoc/addr_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.660    imem/D[0]
    SLICE_X120Y270       FDRE                                         r  imem/addr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.728     1.952    imem/CLK
    SLICE_X120Y270       FDRE                                         r  imem/addr_cnt_reg[0]/C
                         clock pessimism             -0.508     1.445    
    SLICE_X120Y270       FDRE (Hold_fdre_C_D)         0.087     1.532    imem/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.839         8.000       6.161      RAMB36_X7Y55     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y54     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y48     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y47     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X7Y51     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y49     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X8Y48     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X8Y46     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X10Y50    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X10Y49    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X146Y276   crb/r_out_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X162Y277   crb/r_out_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X162Y277   crb/r_out_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X162Y277   crb/r_out_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X164Y276   crb/r_out_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X130Y278   crb/r_out_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X128Y273   crb/r_out_reg[41]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X138Y274   crb/r_out_reg[45]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X116Y273   cp/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X116Y273   cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X121Y270   cp/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X121Y270   cp/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y269   cp/addr_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X121Y270   cp/addr_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X121Y270   cp/addr_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X123Y269   cp/addr_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.259ns (7.784%)  route 3.068ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.068     7.133    ctoc/rst_osd
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.241    11.786    
                         clock uncertainty           -0.063    11.723    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.270    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.259ns (8.707%)  route 2.716ns (91.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.716     6.780    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.063    11.767    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.314    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.259ns (8.909%)  route 2.648ns (91.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.648     6.713    ctoc/rst_osd
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.241    11.792    
                         clock uncertainty           -0.063    11.729    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.276    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.259ns (9.800%)  route 2.384ns (90.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.384     6.448    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.241    11.787    
                         clock uncertainty           -0.063    11.724    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.271    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.259ns (10.236%)  route 2.271ns (89.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.271     6.336    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.321    11.911    
                         clock uncertainty           -0.063    11.848    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.395    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.259ns (10.329%)  route 2.248ns (89.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.248     6.313    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y288        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.259ns (11.657%)  route 1.963ns (88.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.963     6.027    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y290        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.259ns (12.384%)  route 1.832ns (87.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.832     5.897    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.259ns (12.549%)  route 1.805ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.805     5.869    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.321    11.907    
                         clock uncertainty           -0.063    11.844    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.391    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.259ns (13.707%)  route 1.630ns (86.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.272     3.805    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.259     4.064 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.630     5.695    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  5.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ctoc/rst_isd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_osd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_isd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_isd_r_reg/Q
                         net (fo=1, routed)           0.148     1.735    ctoc/rst_isd_r
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.763     1.989    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
                         clock pessimism             -0.521     1.469    
    SLICE_X138Y273       FDRE (Hold_fdre_C_D)         0.032     1.501    ctoc/rst_osd_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.118ns (12.120%)  route 0.856ns (87.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.856     2.442    ctoc/rst_osd
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.118ns (11.597%)  route 0.899ns (88.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.899     2.486    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.489     1.581    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.188    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.118ns (11.557%)  route 0.903ns (88.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.903     2.490    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.118ns (11.044%)  route 0.950ns (88.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.950     2.537    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.118ns (11.085%)  route 0.947ns (88.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.947     2.533    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.489     1.580    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.187    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.118ns (10.183%)  route 1.041ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.041     2.627    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.489     1.586    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.193    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.118ns (9.963%)  route 1.066ns (90.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.066     2.653    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.118ns (9.456%)  route 1.130ns (90.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.130     2.716    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y290        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.118ns (7.739%)  route 1.407ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.558     1.469    ctoc/clk_125M
    SLICE_X138Y273       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y273       FDRE (Prop_fdre_C_Q)         0.118     1.587 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.407     2.993    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.324     1.727    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.334    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    ctoc/ctoc_mmcm_out/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y298    ctoc/serdes_loop[4].osd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_isd_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_isd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_osd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_osd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_isd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_osd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_isd_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X138Y273   ctoc/rst_osd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm
  To Clock:  clk_625M_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y1    ctoc/ctoc_mmcm_out/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm
  To Clock:  clkfbout_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    ctoc/ctoc_mmcm_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.223ns (11.524%)  route 1.712ns (88.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.760ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.229     3.760    ctoc/CLK
    SLICE_X94Y280        FDRE                                         r  ctoc/data_out_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y280        FDRE (Prop_fdre_C_Q)         0.223     3.983 r  ctoc/data_out_r_reg[40]/Q
                         net (fo=1, routed)           1.712     5.695    ctoc/data_out_r[40]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.228    11.779    
                         clock uncertainty           -0.147    11.633    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.239    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.223ns (12.608%)  route 1.546ns (87.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.225     3.756    ctoc/CLK
    SLICE_X90Y276        FDRE                                         r  ctoc/data_out_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y276        FDRE (Prop_fdre_C_Q)         0.223     3.979 r  ctoc/data_out_r_reg[11]/Q
                         net (fo=1, routed)           1.546     5.525    ctoc/data_out_r[11]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.259ns (15.090%)  route 1.457ns (84.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.281     3.812    ctoc/CLK
    SLICE_X156Y277       FDRE                                         r  ctoc/data_out_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y277       FDRE (Prop_fdre_C_Q)         0.259     4.071 r  ctoc/data_out_r_reg[30]/Q
                         net (fo=1, routed)           1.457     5.529    ctoc/data_out_r[30]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism              0.228    11.809    
                         clock uncertainty           -0.147    11.663    
    OLOGIC_X1Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.269    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.259ns (15.746%)  route 1.386ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.348     3.879    ctoc/CLK
    SLICE_X168Y282       FDRE                                         r  ctoc/data_out_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y282       FDRE (Prop_fdre_C_Q)         0.259     4.138 r  ctoc/data_out_r_reg[60]/Q
                         net (fo=1, routed)           1.386     5.524    ctoc/data_out_r[60]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.228    11.814    
                         clock uncertainty           -0.147    11.668    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.274    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.259ns (16.852%)  route 1.278ns (83.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.345     3.876    ctoc/CLK
    SLICE_X168Y279       FDRE                                         r  ctoc/data_out_r_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y279       FDRE (Prop_fdre_C_Q)         0.259     4.135 r  ctoc/data_out_r_reg[52]/Q
                         net (fo=1, routed)           1.278     5.413    ctoc/data_out_r[52]
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism              0.228    11.809    
                         clock uncertainty           -0.147    11.663    
    OLOGIC_X1Y279        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.269    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.259ns (16.624%)  route 1.299ns (83.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.223     3.754    ctoc/CLK
    SLICE_X92Y273        FDRE                                         r  ctoc/data_out_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y273        FDRE (Prop_fdre_C_Q)         0.259     4.013 r  ctoc/data_out_r_reg[13]/Q
                         net (fo=1, routed)           1.299     5.312    ctoc/data_out_r[13]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.223ns (15.719%)  route 1.196ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.223     3.754    ctoc/CLK
    SLICE_X94Y276        FDRE                                         r  ctoc/data_out_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y276        FDRE (Prop_fdre_C_Q)         0.223     3.977 r  ctoc/data_out_r_reg[12]/Q
                         net (fo=1, routed)           1.196     5.173    ctoc/data_out_r[12]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.259ns (18.898%)  route 1.112ns (81.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.285     3.816    ctoc/CLK
    SLICE_X156Y280       FDRE                                         r  ctoc/data_out_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y280       FDRE (Prop_fdre_C_Q)         0.259     4.075 r  ctoc/data_out_r_reg[34]/Q
                         net (fo=1, routed)           1.112     5.187    ctoc/data_out_r[34]
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism              0.228    11.809    
                         clock uncertainty           -0.147    11.663    
    OLOGIC_X1Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.269    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.259ns (18.638%)  route 1.131ns (81.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.222     3.753    ctoc/CLK
    SLICE_X92Y275        FDRE                                         r  ctoc/data_out_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275        FDRE (Prop_fdre_C_Q)         0.259     4.012 r  ctoc/data_out_r_reg[3]/Q
                         net (fo=1, routed)           1.131     5.143    ctoc/data_out_r[3]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.228    11.774    
                         clock uncertainty           -0.147    11.628    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.234    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.223ns (16.142%)  route 1.158ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.228     3.759    ctoc/CLK
    SLICE_X90Y271        FDRE                                         r  ctoc/data_out_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y271        FDRE (Prop_fdre_C_Q)         0.223     3.982 r  ctoc/data_out_r_reg[10]/Q
                         net (fo=1, routed)           1.158     5.141    ctoc/data_out_r[10]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.228    11.773    
                         clock uncertainty           -0.147    11.627    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.233    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  6.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.118ns (21.433%)  route 0.433ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.608     1.517    ctoc/CLK
    SLICE_X168Y286       FDRE                                         r  ctoc/data_out_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y286       FDRE (Prop_fdre_C_Q)         0.118     1.635 r  ctoc/data_out_r_reg[22]/Q
                         net (fo=1, routed)           0.433     2.067    ctoc/data_out_r[22]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854     2.080    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism             -0.316     1.765    
                         clock uncertainty            0.147     1.911    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.932    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.118ns (20.928%)  route 0.446ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.605     1.514    ctoc/CLK
    SLICE_X168Y281       FDRE                                         r  ctoc/data_out_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y281       FDRE (Prop_fdre_C_Q)         0.118     1.632 r  ctoc/data_out_r_reg[19]/Q
                         net (fo=1, routed)           0.446     2.077    ctoc/data_out_r[19]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.685%)  route 0.465ns (82.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.605     1.514    ctoc/CLK
    SLICE_X167Y281       FDRE                                         r  ctoc/data_out_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y281       FDRE (Prop_fdre_C_Q)         0.100     1.614 r  ctoc/data_out_r_reg[58]/Q
                         net (fo=1, routed)           0.465     2.079    ctoc/data_out_r[58]
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.316     1.757    
                         clock uncertainty            0.147     1.903    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.924    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.118ns (20.789%)  route 0.450ns (79.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.600     1.509    ctoc/CLK
    SLICE_X166Y273       FDRE                                         r  ctoc/data_out_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y273       FDRE (Prop_fdre_C_Q)         0.118     1.627 r  ctoc/data_out_r_reg[68]/Q
                         net (fo=1, routed)           0.450     2.076    ctoc/data_out_r[68]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.316     1.753    
                         clock uncertainty            0.147     1.899    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.920    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.118ns (19.594%)  route 0.484ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X158Y283       FDRE                                         r  ctoc/data_out_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y283       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[61]/Q
                         net (fo=1, routed)           0.484     2.084    ctoc/data_out_r[61]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.316     1.759    
                         clock uncertainty            0.147     1.905    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.926    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.118ns (19.196%)  route 0.497ns (80.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.573     1.482    ctoc/CLK
    SLICE_X156Y283       FDRE                                         r  ctoc/data_out_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y283       FDRE (Prop_fdre_C_Q)         0.118     1.600 r  ctoc/data_out_r_reg[63]/Q
                         net (fo=1, routed)           0.497     2.096    ctoc/data_out_r[63]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.316     1.759    
                         clock uncertainty            0.147     1.905    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.926    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.118ns (20.188%)  route 0.467ns (79.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.608     1.517    ctoc/CLK
    SLICE_X168Y286       FDRE                                         r  ctoc/data_out_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y286       FDRE (Prop_fdre_C_Q)         0.118     1.635 r  ctoc/data_out_r_reg[17]/Q
                         net (fo=1, routed)           0.467     2.101    ctoc/data_out_r[17]
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.316     1.762    
                         clock uncertainty            0.147     1.908    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.929    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.118ns (20.070%)  route 0.470ns (79.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.612     1.521    ctoc/CLK
    SLICE_X166Y254       FDRE                                         r  ctoc/data_out_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y254       FDRE (Prop_fdre_C_Q)         0.118     1.639 r  ctoc/data_out_r_reg[26]/Q
                         net (fo=1, routed)           0.470     2.108    ctoc/data_out_r[26]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857     2.083    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism             -0.316     1.768    
                         clock uncertainty            0.147     1.914    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.935    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.118ns (19.998%)  route 0.472ns (80.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.607     1.516    ctoc/CLK
    SLICE_X164Y288       FDRE                                         r  ctoc/data_out_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y288       FDRE (Prop_fdre_C_Q)         0.118     1.634 r  ctoc/data_out_r_reg[24]/Q
                         net (fo=1, routed)           0.472     2.106    ctoc/data_out_r[24]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.854     2.080    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism             -0.316     1.765    
                         clock uncertainty            0.147     1.911    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.932    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.118ns (20.139%)  route 0.468ns (79.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.601     1.510    ctoc/CLK
    SLICE_X168Y277       FDRE                                         r  ctoc/data_out_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y277       FDRE (Prop_fdre_C_Q)         0.118     1.628 r  ctoc/data_out_r_reg[48]/Q
                         net (fo=1, routed)           0.468     2.095    ctoc/data_out_r[48]
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.316     1.754    
                         clock uncertainty            0.147     1.900    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.921    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        7.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 6.096 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.210    -2.485    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X115Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y280       FDPE (Prop_fdpe_C_Q)         0.204    -2.281 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.298    -1.983    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X117Y280       FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.072     6.096    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X117Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.603     5.493    
                         clock uncertainty           -0.063     5.430    
    SLICE_X117Y280       FDPE (Recov_fdpe_C_PRE)     -0.261     5.169    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.523    -0.804    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X115Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y280       FDPE (Prop_fdpe_C_Q)         0.091    -0.713 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.134    -0.579    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X117Y280       FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.728    -0.670    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X117Y280       FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.122    -0.792    
    SLICE_X117Y280       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.902    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.323    





