#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May 23 17:52:13 2018
# Process ID: 30036
# Current directory: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33024 C:\Users\Ryan\Desktop\WavletVHDL\imagecompression\imagecompression.xpr
# Log file: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/vivado.log
# Journal file: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.xpr
INFO: [Project 1-313] Project file moved from '/media/mitsuaki/Data/UNSW/18s1/cs4601/WavletVHDL/imagecompression' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 786.742 ; gain = 76.113
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axi_ip_demo:4.0 - axi_ip_demo_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 882.238 ; gain = 87.414
ipx::edit_ip_in_project -upgrade true -name axi_ip_demo_v4_0_project -directory C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 906.656 ; gain = 14.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 911.453 ; gain = 19.727
update_compile_order -fileset sources_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_1 -dir c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src
set_property -dict [list CONFIG.Operation_Type {Divide} CONFIG.Has_ARESETn {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {29} CONFIG.C_Rate {1}] [get_ips floating_point_1]
generate_target {instantiation_template} [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/floating_point_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_1'...
update_compile_order -fileset sources_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_add -dir c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src
set_property -dict [list CONFIG.Add_Sub_Value {Add} CONFIG.Has_ARESETn {true}] [get_ips floating_point_add]
generate_target {instantiation_template} [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/floating_point_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_add'...
update_compile_order -fileset sources_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0 -dir c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src
set_property -dict [list CONFIG.Operation_Type {Float_to_fixed} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Int32} CONFIG.C_Result_Exponent_Width {32} CONFIG.C_Result_Fraction_Width {0} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
update_compile_order -fileset sources_1
set_property version 5.0 [ipx::current_core]
set_property display_name axi_ip_demo_v5.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
set_property previous_version_for_upgrade {user.org:user:axi_ip_demo:1.0 user.org:user:axi_ip_demo:2.0 user.org:user:axi_ip_demo:3.0 user.org:user:axi_ip_demo:3.5 user.org:user:axi_ip_demo:3.7 user.org:user:axi_ip_demo:4.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project imagecompression
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
report_ip_status -name ip_status
current_project axi_ip_demo_v4_0_project
current_project imagecompression
upgrade_ip -vlnv user.org:user:axi_ip_demo:5.0 [get_ips  system_axi_ip_demo_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axi_ip_demo_0_0 from axi_ip_demo_v5.0 4.0 to axi_ip_demo_v5.0 5.0
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_axi_ip_demo_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 6.326 MB.
[Wed May 23 18:04:02 2018] Launched system_axi_ip_demo_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_ip_demo_0_0_synth_1: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/runme.log
synth_1: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
[Wed May 23 18:04:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 1069.902 ; gain = 95.090
current_project axi_ip_demo_v4_0_project
generate_target all [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/floating_point_0.xci] -no_script -force -quiet
create_fileset -blockset floating_point_0
set_property top floating_point_0 [get_fileset floating_point_0]
move_files -fileset [get_fileset floating_point_0] [get_files -of_objects [get_fileset sources_1] c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/floating_point_0.xci]
generate_target all [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/floating_point_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_add'...
export_ip_user_files -of_objects [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/floating_point_add.xci] -no_script -force -quiet
create_fileset -blockset floating_point_add
set_property top floating_point_add [get_fileset floating_point_add]
move_files -fileset [get_fileset floating_point_add] [get_files -of_objects [get_fileset sources_1] c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/floating_point_add.xci]
generate_target all [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/floating_point_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_1'...
export_ip_user_files -of_objects [get_files c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/floating_point_1.xci] -no_script -force -quiet
create_fileset -blockset floating_point_1
set_property top floating_point_1 [get_fileset floating_point_1]
move_files -fileset [get_fileset floating_point_1] [get_files -of_objects [get_fileset sources_1] c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/floating_point_1.xci]
launch_run {floating_point_0_synth_1 floating_point_add_synth_1 floating_point_1_synth_1}
[Wed May 23 18:16:42 2018] Launched floating_point_0_synth_1, floating_point_add_synth_1, floating_point_1_synth_1...
Run output will be captured here:
floating_point_0_synth_1: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/floating_point_0_synth_1/runme.log
floating_point_add_synth_1: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/floating_point_add_synth_1/runme.log
floating_point_1_synth_1: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/floating_point_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:03:02 . Memory (MB): peak = 1085.871 ; gain = 0.480
wait_on_run floating_point_0_synth_1

[Wed May 23 18:16:42 2018] Waiting for floating_point_0_synth_1 to finish...

*** Running vivado
    with args -log floating_point_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 311.219 ; gain = 84.914
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (13#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 717.152 ; gain = 1.566
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     3|
|3     |LUT2   |    39|
|4     |LUT3   |    57|
|5     |LUT4   |    18|
|6     |LUT5   |    20|
|7     |LUT6   |    92|
|8     |MUXCY  |    38|
|9     |MUXF7  |     2|
|10    |MUXF8  |     1|
|11    |SRL16E |     5|
|12    |XORCY  |    32|
|13    |FDE    |     6|
|14    |FDRE   |   297|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 726.141 ; gain = 501.996
[Wed May 23 18:16:43 2018] floating_point_0_synth_1 finished
wait_on_run floating_point_0_synth_1
wait_on_run floating_point_add_synth_1

[Wed May 23 18:16:43 2018] Waiting for floating_point_0_synth_1 to finish...

*** Running vivado
    with args -log floating_point_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 311.219 ; gain = 84.914
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (13#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 717.152 ; gain = 1.566
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     3|
|3     |LUT2   |    39|
|4     |LUT3   |    57|
|5     |LUT4   |    18|
|6     |LUT5   |    20|
|7     |LUT6   |    92|
|8     |MUXCY  |    38|
|9     |MUXF7  |     2|
|10    |MUXF8  |     1|
|11    |SRL16E |     5|
|12    |XORCY  |    32|
|13    |FDE    |     6|
|14    |FDRE   |   297|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 726.141 ; gain = 501.996
[Wed May 23 18:16:43 2018] floating_point_0_synth_1 finished
[Wed May 23 18:16:43 2018] Waiting for floating_point_add_synth_1 to finish...

*** Running vivado
    with args -log floating_point_add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_add.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_add.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 310.266 ; gain = 83.758
INFO: [Synth 8-638] synthesizing module 'floating_point_add' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'floating_point_add' (19#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 425.164 ; gain = 198.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 425.164 ; gain = 198.656
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 648.148 ; gain = 1.125
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 751.094 ; gain = 524.586
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 766.195 ; gain = 539.688
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     3|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     5|
|5     |LUT2      |    26|
|6     |LUT3      |   146|
|7     |LUT4      |    52|
|8     |LUT5      |    53|
|9     |LUT6      |    42|
|10    |MUXCY     |    58|
|11    |SRL16E    |    12|
|12    |XORCY     |    17|
|13    |FDE       |    12|
|14    |FDRE      |   448|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:22 . Memory (MB): peak = 776.648 ; gain = 552.133
[Wed May 23 18:16:43 2018] floating_point_add_synth_1 finished
wait_on_run floating_point_0_synth_1
wait_on_run floating_point_add_synth_1
wait_on_run floating_point_1_synth_1

[Wed May 23 18:16:43 2018] Waiting for floating_point_0_synth_1 to finish...

*** Running vivado
    with args -log floating_point_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 311.219 ; gain = 84.914
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (13#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 410.559 ; gain = 184.254
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 717.152 ; gain = 1.566
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 717.152 ; gain = 490.848
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     3|
|3     |LUT2   |    39|
|4     |LUT3   |    57|
|5     |LUT4   |    18|
|6     |LUT5   |    20|
|7     |LUT6   |    92|
|8     |MUXCY  |    38|
|9     |MUXF7  |     2|
|10    |MUXF8  |     1|
|11    |SRL16E |     5|
|12    |XORCY  |    32|
|13    |FDE    |     6|
|14    |FDRE   |   297|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 726.047 ; gain = 499.742
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 726.141 ; gain = 501.996
[Wed May 23 18:16:43 2018] floating_point_0_synth_1 finished
[Wed May 23 18:16:43 2018] Waiting for floating_point_add_synth_1 to finish...

*** Running vivado
    with args -log floating_point_add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_add.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_add.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 310.266 ; gain = 83.758
INFO: [Synth 8-638] synthesizing module 'floating_point_add' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'floating_point_add' (19#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 425.164 ; gain = 198.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 425.164 ; gain = 198.656
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 648.148 ; gain = 1.125
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 648.148 ; gain = 421.641
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 751.094 ; gain = 524.586
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 766.195 ; gain = 539.688
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     3|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     5|
|5     |LUT2      |    26|
|6     |LUT3      |   146|
|7     |LUT4      |    52|
|8     |LUT5      |    53|
|9     |LUT6      |    42|
|10    |MUXCY     |    58|
|11    |SRL16E    |    12|
|12    |XORCY     |    17|
|13    |FDE       |    12|
|14    |FDRE      |   448|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 776.648 ; gain = 550.141
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:22 . Memory (MB): peak = 776.648 ; gain = 552.133
[Wed May 23 18:16:43 2018] floating_point_add_synth_1 finished
[Wed May 23 18:16:43 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:16:48 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:16:53 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:16:58 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:17:08 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:17:18 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:17:28 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:17:38 2018] Waiting for floating_point_1_synth_1 to finish...
[Wed May 23 18:17:58 2018] Waiting for floating_point_1_synth_1 to finish...

*** Running vivado
    with args -log floating_point_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 311.059 ; gain = 84.699
INFO: [Synth 8-638] synthesizing module 'floating_point_1' [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/synth/floating_point_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'floating_point_1' (15#1) [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/synth/floating_point_1.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 416.035 ; gain = 189.676
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 416.035 ; gain = 189.676
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 734.133 ; gain = 3.191
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 734.133 ; gain = 507.773
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |LUT1    |     3|
|3     |LUT2    |   125|
|4     |LUT3    |   667|
|5     |LUT4    |    17|
|6     |LUT5    |    16|
|7     |LUT6    |    20|
|8     |MUXCY   |   658|
|9     |SRL16E  |    15|
|10    |SRLC32E |    21|
|11    |XORCY   |   683|
|12    |FDE     |     1|
|13    |FDRE    |  1547|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 747.090 ; gain = 520.730
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 750.508 ; gain = 526.121
[Wed May 23 18:18:14 2018] floating_point_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:31 . Memory (MB): peak = 1085.871 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 23 18:19:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 23 18:19:18 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1085.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_ip_demo_v1_0_tb_behav -key {Behavioral:sim_1:Functional:axi_ip_demo_v1_0_tb} -tclbatch {axi_ip_demo_v1_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi_ip_demo_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_ip_demo_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:09 . Memory (MB): peak = 1095.914 ; gain = 10.043
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1124.926 ; gain = 4.242
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
ERROR: [VRFC 10-91] start_soft is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:103]
ERROR: [VRFC 10-91] start_soft is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:107]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:8]
INFO: [VRFC 10-240] VHDL file c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 8
[Fri May 25 03:36:21 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1124.926 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
ERROR: [VRFC 10-91] start_soft is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:103]
ERROR: [VRFC 10-91] start_soft is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:107]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd:8]
INFO: [VRFC 10-240] VHDL file c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 25 03:39:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 25 03:39:23 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_ip_demo_v1_0_tb_behav -key {Behavioral:sim_1:Functional:axi_ip_demo_v1_0_tb} -tclbatch {axi_ip_demo_v1_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi_ip_demo_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_ip_demo_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1162.012 ; gain = 0.000
add_bp {c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd} 264
remove_bps -file {c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd} -line 264
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1162.012 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 25 04:32:03 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /axi_ip_demo_v1_0_tb/uut/controller_inst/quant/adder/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1162.012 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1162.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1328.102 ; gain = 0.125
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1328.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1328.102 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1328.547 ; gain = 0.570
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1335.609 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 32 [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit axi_ip_demo_v1_0_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 25 08:04:18 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1335.609 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 25 08:23:07 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1335.609 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1335.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1335.609 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1335.609 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1335.609 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:18 . Memory (MB): peak = 1335.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '138' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:02:18 . Memory (MB): peak = 1335.609 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:44 . Memory (MB): peak = 1335.609 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.273 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:08 . Memory (MB): peak = 1340.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '129' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:08 . Memory (MB): peak = 1340.273 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:32 . Memory (MB): peak = 1341.859 ; gain = 1.586
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1342.887 ; gain = 0.078
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.887 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1343.082 ; gain = 0.273
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1344.102 ; gain = 0.078
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1344.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1344.102 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1344.426 ; gain = 0.402
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0/src/bench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1447.508 ; gain = 2.895
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xsim.dir/axi_ip_demo_v1_0_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 25 09:03:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 25 09:03:55 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1447.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_ip_demo_v1_0_tb_behav -key {Behavioral:sim_1:Functional:axi_ip_demo_v1_0_tb} -tclbatch {axi_ip_demo_v1_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source axi_ip_demo_v1_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_ip_demo_v1_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 1448.277 ; gain = 0.770
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.125 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.125 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1449.125 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 25 09:12:22 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1456.094 ; gain = 6.969
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1456.094 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1456.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1456.094 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1460.531 ; gain = 4.438
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.055 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1461.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1461.055 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1461.211 ; gain = 0.156
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1461.426 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1461.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1461.426 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1461.520 ; gain = 0.094
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1462.969 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1462.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1462.969 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1462.969 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 25 09:59:29 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1469.816 ; gain = 6.848
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
ERROR: [VRFC 10-1412] syntax error near = [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:176]
ERROR: [VRFC 10-1412] syntax error near = [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:185]
ERROR: [VRFC 10-1412] syntax error near = [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:191]
ERROR: [VRFC 10-91] bram_we is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:273]
ERROR: [VRFC 10-91] bram_re is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:274]
ERROR: [VRFC 10-91] bram_read is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:275]
ERROR: [VRFC 10-91] contr_we is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:276]
ERROR: [VRFC 10-91] contr_bae is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:277]
ERROR: [VRFC 10-91] contr_read is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:278]
ERROR: [VRFC 10-91] contr_addr is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:279]
ERROR: [VRFC 10-91] curradd is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:282]
ERROR: [VRFC 10-283] actual of formal out port curradd cannot be an expression [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:282]
ERROR: [VRFC 10-91] bramout is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:283]
ERROR: [VRFC 10-283] actual of formal out port bramout cannot be an expression [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:283]
ERROR: [VRFC 10-91] donesoft is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:289]
ERROR: [VRFC 10-283] actual of formal out port done_soft cannot be an expression [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:289]
ERROR: [VRFC 10-91] contr_we is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:290]
ERROR: [VRFC 10-283] actual of formal out port bwe cannot be an expression [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:290]
ERROR: [VRFC 10-91] contr_bae is not declared [c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd:291]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 1469.816 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:25 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1469.816 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1469.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1469.816 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:30 . Memory (MB): peak = 1469.816 ; gain = 0.000
save_wave_config {c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v1_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v1_0_tb_behav.wcfg
set_property xsim.view c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v1_0_tb_behav.wcfg [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 25 23:43:54 2018] Launched synth_1...
Run output will be captured here: c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1487.332 ; gain = 7.234
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.332 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1487.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1487.332 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1494.879 ; gain = 7.547
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1496.063 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1496.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1496.063 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1496.063 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1496.121 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_ip_demo_v1_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj axi_ip_demo_v1_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_0_1/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_add_1/sim/floating_point_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_add
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/floating_point_1_1/sim/floating_point_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_1
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/hdl/axi_ip_demo_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bram
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/quantize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quantize
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/ryan/desktop/wavletvhdl/ip_repo/axi_ip_demo_1.0/src/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_ip_demo_v1_0_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/ryan/desktop/wavletvhdl/imagecompression/imagecompression.tmp/axi_ip_demo_v4_0_project/axi_ip_demo_v4_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a15b2bf9f27641ae855d76eac3de9c56 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_4 -L xil_defaultlib -L secureip -L xpm --snapshot axi_ip_demo_v1_0_tb_behav xil_defaultlib.axi_ip_demo_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0_S00_AXI [axi_ip_demo_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.bram [bram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_add_arch of entity xil_defaultlib.floating_point_add [floating_point_add_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_4.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling architecture behavioral of entity xil_defaultlib.quantize [quantize_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_ip_demo_v1_0 [axi_ip_demo_v1_0_default]
Compiling architecture bench of entity xil_defaultlib.axi_ip_demo_v1_0_tb
Built simulation snapshot axi_ip_demo_v1_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1496.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1496.121 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1496.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1496.121 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 26 00:40:34 2018...
