{"sha": "66a0970a1f728399bc81b38b845e2045605a2294", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjZhMDk3MGExZjcyODM5OWJjODFiMzhiODQ1ZTIwNDU2MDVhMjI5NA==", "commit": {"author": {"name": "Vladimir Makarov", "email": "vmakarov@redhat.com", "date": "2018-12-07T16:08:17Z"}, "committer": {"name": "Vladimir Makarov", "email": "vmakarov@gcc.gnu.org", "date": "2018-12-07T16:08:17Z"}, "message": "re PR rtl-optimization/88349 ([MIPS]  Redundant store instructions generated start with r266385)\n\n2018-12-07  Vladimir Makarov  <vmakarov@redhat.com>\n\n\tPR rtl-optimization/88349\n\t* ira-costs.c (record_operand_costs): Check bigger reg class on\n\tNO_REGS.\n\n2018-12-07  Vladimir Makarov  <vmakarov@redhat.com>\n\n\tPR rtl-optimization/88349\n\t* gcc.target/mips/pr88349.c: New.\n\nFrom-SVN: r266894", "tree": {"sha": "ae48781718d95c1ceaae788a0dfadcc323fb7828", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ae48781718d95c1ceaae788a0dfadcc323fb7828"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/66a0970a1f728399bc81b38b845e2045605a2294", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66a0970a1f728399bc81b38b845e2045605a2294", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66a0970a1f728399bc81b38b845e2045605a2294", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66a0970a1f728399bc81b38b845e2045605a2294/comments", "author": {"login": "vnmakarov", "id": 9855671, "node_id": "MDQ6VXNlcjk4NTU2NzE=", "avatar_url": "https://avatars.githubusercontent.com/u/9855671?v=4", "gravatar_id": "", "url": "https://api.github.com/users/vnmakarov", "html_url": "https://github.com/vnmakarov", "followers_url": "https://api.github.com/users/vnmakarov/followers", "following_url": "https://api.github.com/users/vnmakarov/following{/other_user}", "gists_url": "https://api.github.com/users/vnmakarov/gists{/gist_id}", "starred_url": "https://api.github.com/users/vnmakarov/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/vnmakarov/subscriptions", "organizations_url": "https://api.github.com/users/vnmakarov/orgs", "repos_url": "https://api.github.com/users/vnmakarov/repos", "events_url": "https://api.github.com/users/vnmakarov/events{/privacy}", "received_events_url": "https://api.github.com/users/vnmakarov/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "29f0d7d457668f1a6acd3bd8b9ac67d37315d999", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/29f0d7d457668f1a6acd3bd8b9ac67d37315d999", "html_url": "https://github.com/Rust-GCC/gccrs/commit/29f0d7d457668f1a6acd3bd8b9ac67d37315d999"}], "stats": {"total": 30, "additions": 28, "deletions": 2}, "files": [{"sha": "3bdbf563898f7b152b779112cdc5b2f39f1c6b40", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=66a0970a1f728399bc81b38b845e2045605a2294", "patch": "@@ -1,3 +1,9 @@\n+2018-12-07  Vladimir Makarov  <vmakarov@redhat.com>\n+\n+\tPR rtl-optimization/88349\n+\t* ira-costs.c (record_operand_costs): Check bigger reg class on\n+\tNO_REGS.\n+\n 2018-12-07  Richard Sandiford  <richard.sandiford@arm.com>\n \n \t* config/aarch64/aarch64-sve.md (*mul<mode>3, *v<optab><mode>3):"}, {"sha": "14d0ff3a9eb86362d0d4445b469fa8cafe92460c", "filename": "gcc/ira-costs.c", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Fira-costs.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Fira-costs.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fira-costs.c?ref=66a0970a1f728399bc81b38b845e2045605a2294", "patch": "@@ -1327,8 +1327,9 @@ record_operand_costs (rtx_insn *insn, enum reg_class *pref)\n \t     fit the the hard reg class (e.g. DImode for AREG on\n \t     i386).  Check this and use a bigger class to get the\n \t     right cost.  */\n-\t  if (! ira_hard_reg_in_set_p (other_regno, mode,\n-\t\t\t\t       reg_class_contents[hard_reg_class]))\n+\t  if (bigger_hard_reg_class != NO_REGS\n+\t      && ! ira_hard_reg_in_set_p (other_regno, mode,\n+\t\t\t\t\t  reg_class_contents[hard_reg_class]))\n \t    hard_reg_class = bigger_hard_reg_class;\n \t  i = regno == (int) REGNO (src) ? 1 : 0;\n \t  for (k = cost_classes_ptr->num - 1; k >= 0; k--)"}, {"sha": "8ad888d1fa917f73d684a629909cee9e4f03cd4f", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=66a0970a1f728399bc81b38b845e2045605a2294", "patch": "@@ -1,3 +1,8 @@\n+2018-12-07  Vladimir Makarov  <vmakarov@redhat.com>\n+\n+\tPR rtl-optimization/88349\n+\t* gcc.target/mips/pr88349.c: New.\n+\n 2018-12-07  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR c++/86669"}, {"sha": "f070d2442eb3ae3cae4c78247a3df1948a0e8d70", "filename": "gcc/testsuite/gcc.target/mips/pr88349.c", "status": "added", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr88349.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66a0970a1f728399bc81b38b845e2045605a2294/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr88349.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr88349.c?ref=66a0970a1f728399bc81b38b845e2045605a2294", "patch": "@@ -0,0 +1,14 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mel -mabi=32 -march=mips64r2 -fexpensive-optimizations\" } */\n+/* { dg-skip-if \"code quality test\" { *-*-* } { \"-O0\" } { \"\" } } */\n+\n+typedef int DI __attribute__((mode(DI)));\n+typedef int SI __attribute__((mode(SI)));\n+\n+__attribute__((mips16)) SI\n+f (SI x, SI y)\n+{\n+  return ((DI) x * y) >> 32;\n+}\n+\n+/* { dg-final { scan-assembler-not \"\\tsw\\t\" } } */"}]}