{
    "example": "Loop Reorder for better Performance",
    "overview": [
        "This is a simple example of matrix multiplication (Row x Col) to demonstrate how to achieve better pipeline II factor by loop reordering."
    ],
    "key_concepts": [ "Kernel Optimization", "Loop Reorder to Improve II"],
    "keywords": ["#pragma HLS PIPELINE", "#pragma HLS ARRAY_PARTITION"],
    "board": ["zc702", "zc706", "zcu102", "zcu102_es2"],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "MAR2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ],
    "hw_function": "mmult_accel",
    "accel_file" : "mmult.cpp",
    "source_dir" : "src/*.cpp",
    "device" : "zc706",
    "os" : "linux" 
}
