{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 19:43:37 2023 " "Info: Processing started: Wed Aug 02 19:43:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] cout 17.400 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"cout\" is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns a\[0\] 1 PIN PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_126; Fanout = 2; PIN Node = 'a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "rippleadder4bitsubckt.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.900 ns) 5.300 ns fulladdbehavioral4bit:stage0\|cout 2 COMB LC4_C2 2 " "Info: 2: + IC(1.500 ns) + CELL(1.900 ns) = 5.300 ns; Loc. = LC4_C2; Fanout = 2; COMB Node = 'fulladdbehavioral4bit:stage0\|cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { a[0] fulladdbehavioral4bit:stage0|cout } "NODE_NAME" } } { "fulladdbehavioral4bit.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 7.300 ns fulladdbehavioral4bit:stage1\|cout 3 COMB LC5_C2 2 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 7.300 ns; Loc. = LC5_C2; Fanout = 2; COMB Node = 'fulladdbehavioral4bit:stage1\|cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { fulladdbehavioral4bit:stage0|cout fulladdbehavioral4bit:stage1|cout } "NODE_NAME" } } { "fulladdbehavioral4bit.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 9.300 ns fulladdbehavioral4bit:stage2\|cout 4 COMB LC6_C2 2 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC6_C2; Fanout = 2; COMB Node = 'fulladdbehavioral4bit:stage2\|cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { fulladdbehavioral4bit:stage1|cout fulladdbehavioral4bit:stage2|cout } "NODE_NAME" } } { "fulladdbehavioral4bit.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 11.300 ns fulladdbehavioral4bit:stage3\|cout 5 COMB LC1_C2 1 " "Info: 5: + IC(0.600 ns) + CELL(1.400 ns) = 11.300 ns; Loc. = LC1_C2; Fanout = 1; COMB Node = 'fulladdbehavioral4bit:stage3\|cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { fulladdbehavioral4bit:stage2|cout fulladdbehavioral4bit:stage3|cout } "NODE_NAME" } } { "fulladdbehavioral4bit.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.900 ns) 17.400 ns cout 6 PIN PIN_82 0 " "Info: 6: + IC(2.200 ns) + CELL(3.900 ns) = 17.400 ns; Loc. = PIN_82; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { fulladdbehavioral4bit:stage3|cout cout } "NODE_NAME" } } { "rippleadder4bitsubckt.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.900 ns ( 68.39 % ) " "Info: Total cell delay = 11.900 ns ( 68.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 31.61 % ) " "Info: Total interconnect delay = 5.500 ns ( 31.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { a[0] fulladdbehavioral4bit:stage0|cout fulladdbehavioral4bit:stage1|cout fulladdbehavioral4bit:stage2|cout fulladdbehavioral4bit:stage3|cout cout } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { a[0] {} a[0]~out {} fulladdbehavioral4bit:stage0|cout {} fulladdbehavioral4bit:stage1|cout {} fulladdbehavioral4bit:stage2|cout {} fulladdbehavioral4bit:stage3|cout {} cout {} } { 0.000ns 0.000ns 1.500ns 0.600ns 0.600ns 0.600ns 2.200ns } { 0.000ns 1.900ns 1.900ns 1.400ns 1.400ns 1.400ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 19:43:38 2023 " "Info: Processing ended: Wed Aug 02 19:43:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
