/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_tt0p8v25c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 25.000000 ;
    nom_voltage         : 0.800000 ;

    voltage_map(VDD, 0.800000);  
    voltage_map(VSS, 0.0);
    operating_conditions("tt0p8v25c"){
        process     : 1 ;
        temperature : 25.000000 ;
        voltage     : 0.800000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : tt0p8v25c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 17899.740000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006922;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004847") ;
            }
            fall_power("scalar") {
                values ("0.004847") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006712;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004847") ;
            }
            fall_power("scalar") {
                values ("0.004847") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001615;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.558253, 0.570197, 0.583457, 0.601379, 0.786600" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004847") ;
            }
            fall_power("scalar") {
                values ("0.004847") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003850 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.105385, 0.118656, 0.133390, 0.153303, 0.180071" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.192926, 0.206197, 0.220931, 0.240844, 0.267612" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.620281, 0.633552, 0.648286, 0.668199, 0.874000" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.620281" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.659843") ;
            }
            fall_power("scalar") {
                values ("0.073316") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.590834") ;
            }
            fall_power("scalar") {
                values ("0.065648") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.625339") ;
            }
            fall_power("scalar") {
                values ("0.069482") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.007394") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177957, 0.191022, 0.206876, 0.230374, 0.267980",\
              "0.168412, 0.181477, 0.197331, 0.220828, 0.258434",\
              "0.157847, 0.170912, 0.186766, 0.210264, 0.247870",\
              "0.143468, 0.156533, 0.172388, 0.195885, 0.233491",\
              "0.128886, 0.141951, 0.157805, 0.181303, 0.218909"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177957, 0.191022, 0.206876, 0.230374, 0.267980",\
              "0.168412, 0.181477, 0.197331, 0.220828, 0.258434",\
              "0.157847, 0.170912, 0.186766, 0.210264, 0.247870",\
              "0.143468, 0.156533, 0.172388, 0.195885, 0.233491",\
              "0.128886, 0.141951, 0.157805, 0.181303, 0.218909"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.106463, 0.100181, 0.093190, 0.083871, 0.070824",\
              "0.124673, 0.118391, 0.111400, 0.102081, 0.089034",\
              "0.144682, 0.138400, 0.131409, 0.122090, 0.109043",\
              "0.171582, 0.165300, 0.158309, 0.148990, 0.135943",\
              "0.207681, 0.201399, 0.194408, 0.185089, 0.172042"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.106463, 0.100181, 0.093190, 0.083871, 0.070824",\
              "0.124673, 0.118391, 0.111400, 0.102081, 0.089034",\
              "0.144682, 0.138400, 0.131409, 0.122090, 0.109043",\
              "0.171582, 0.165300, 0.158309, 0.148990, 0.135943",\
              "0.207681, 0.201399, 0.194408, 0.185089, 0.172042"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004847") ;
            }
            fall_power("scalar") {
                values ("0.004847") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001349 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.132312, 0.145331, 0.161322, 0.184328, 0.219301",\
              "0.119446, 0.132466, 0.148457, 0.171463, 0.206436",\
              "0.105184, 0.118204, 0.134195, 0.157201, 0.192174",\
              "0.086046, 0.099066, 0.115057, 0.138063, 0.173036",\
              "0.060266, 0.073286, 0.089277, 0.112282, 0.147256"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.132312, 0.145331, 0.161322, 0.184328, 0.219301",\
              "0.119446, 0.132466, 0.148457, 0.171463, 0.206436",\
              "0.105184, 0.118204, 0.134195, 0.157201, 0.192174",\
              "0.086046, 0.099066, 0.115057, 0.138063, 0.173036",\
              "0.060266, 0.073286, 0.089277, 0.112282, 0.147256"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.192409, 0.186445, 0.179339, 0.168840, 0.153793",\
              "0.210618, 0.204655, 0.197549, 0.187049, 0.172003",\
              "0.230627, 0.224664, 0.217558, 0.207058, 0.192012",\
              "0.257527, 0.251564, 0.244458, 0.233958, 0.218912",\
              "0.293626, 0.287662, 0.280556, 0.270057, 0.255011"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.192409, 0.186445, 0.179339, 0.168840, 0.153793",\
              "0.210618, 0.204655, 0.197549, 0.187049, 0.172003",\
              "0.230627, 0.224664, 0.217558, 0.207058, 0.192012",\
              "0.257527, 0.251564, 0.244458, 0.233958, 0.218912",\
              "0.293626, 0.287662, 0.280556, 0.270057, 0.255011"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034618") ;
            }
            fall_power("scalar") {
                values ("0.034618") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001313 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.079200, 0.094522, 0.112033, 0.139483, 0.181517",\
              "0.066335, 0.081657, 0.099168, 0.126618, 0.168652",\
              "0.052073, 0.067395, 0.084906, 0.112356, 0.154390",\
              "0.032935, 0.048257, 0.065768, 0.093218, 0.135252",\
              "0.007154, 0.022476, 0.039988, 0.067438, 0.109471"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.079200, 0.094522, 0.112033, 0.139483, 0.181517",\
              "0.066335, 0.081657, 0.099168, 0.126618, 0.168652",\
              "0.052073, 0.067395, 0.084906, 0.112356, 0.154390",\
              "0.032935, 0.048257, 0.065768, 0.093218, 0.135252",\
              "0.007154, 0.022476, 0.039988, 0.067438, 0.109471"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.271369, 0.255923, 0.241965, 0.222446, 0.195582",\
              "0.284376, 0.268930, 0.254972, 0.235453, 0.208589",\
              "0.298668, 0.283222, 0.269264, 0.249745, 0.222881",\
              "0.317883, 0.302436, 0.288479, 0.268959, 0.242096",\
              "0.343667, 0.328221, 0.314264, 0.294744, 0.267880"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.271369, 0.255923, 0.241965, 0.222446, 0.195582",\
              "0.284376, 0.268930, 0.254972, 0.235453, 0.208589",\
              "0.298668, 0.283222, 0.269264, 0.249745, 0.222881",\
              "0.317883, 0.302436, 0.288479, 0.268959, 0.242096",\
              "0.343667, 0.328221, 0.314264, 0.294744, 0.267880"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009031") ;
            }
            fall_power("scalar") {
                values ("0.009031") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001268 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.101442, 0.116795, 0.134276, 0.161726, 0.203759",\
              "0.091897, 0.107250, 0.124730, 0.152181, 0.194214",\
              "0.081332, 0.096685, 0.114166, 0.141616, 0.183649",\
              "0.066954, 0.082307, 0.099787, 0.127237, 0.169271",\
              "0.052372, 0.067724, 0.085205, 0.112655, 0.154688"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.101442, 0.116795, 0.134276, 0.161726, 0.203759",\
              "0.091897, 0.107250, 0.124730, 0.152181, 0.194214",\
              "0.081332, 0.096685, 0.114166, 0.141616, 0.183649",\
              "0.066954, 0.082307, 0.099787, 0.127237, 0.169271",\
              "0.052372, 0.067724, 0.085205, 0.112655, 0.154688"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223615, 0.210462, 0.196719, 0.178185, 0.150485",\
              "0.236622, 0.223469, 0.209726, 0.191192, 0.163492",\
              "0.250914, 0.237761, 0.224018, 0.205484, 0.177784",\
              "0.270128, 0.256976, 0.243233, 0.224698, 0.196999",\
              "0.295913, 0.282761, 0.269017, 0.250483, 0.222784"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223615, 0.210462, 0.196719, 0.178185, 0.150485",\
              "0.236622, 0.223469, 0.209726, 0.191192, 0.163492",\
              "0.250914, 0.237761, 0.224018, 0.205484, 0.177784",\
              "0.270128, 0.256976, 0.243233, 0.224698, 0.196999",\
              "0.295913, 0.282761, 0.269017, 0.250483, 0.222784"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006782") ;
            }
            fall_power("scalar") {
                values ("0.006782") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003888 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.201755, 0.207943, 0.212771, 0.219414, 0.226388" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.449021, 0.455209, 0.460037, 0.466681, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.449021, 0.455209, 0.460037, 0.466681, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.449021" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.313555") ;
            }
            fall_power("scalar") {
                values ("0.470332") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.008166") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001762 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.194840, 0.207951, 0.223729, 0.247953, 0.285668",\
              "0.183341, 0.196452, 0.212231, 0.236454, 0.274169",\
              "0.170321, 0.183432, 0.199211, 0.223434, 0.261149",\
              "0.155736, 0.168847, 0.184626, 0.208849, 0.246564",\
              "0.138068, 0.151179, 0.166958, 0.191181, 0.228896"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.194840, 0.207951, 0.223729, 0.247953, 0.285668",\
              "0.183341, 0.196452, 0.212231, 0.236454, 0.274169",\
              "0.170321, 0.183432, 0.199211, 0.223434, 0.261149",\
              "0.155736, 0.168847, 0.184626, 0.208849, 0.246564",\
              "0.138068, 0.151179, 0.166958, 0.191181, 0.228896"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.105450, 0.099139, 0.092121, 0.082594, 0.069417",\
              "0.113837, 0.107525, 0.100508, 0.090981, 0.077803",\
              "0.120725, 0.114414, 0.107396, 0.097869, 0.084692",\
              "0.130227, 0.123915, 0.116898, 0.107370, 0.094193",\
              "0.140321, 0.134010, 0.126992, 0.117465, 0.104288"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.105450, 0.099139, 0.092121, 0.082594, 0.069417",\
              "0.113837, 0.107525, 0.100508, 0.090981, 0.077803",\
              "0.120725, 0.114414, 0.107396, 0.097869, 0.084692",\
              "0.130227, 0.123915, 0.116898, 0.107370, 0.094193",\
              "0.140321, 0.134010, 0.126992, 0.117465, 0.104288"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005446") ;
            }
            fall_power("scalar") {
                values ("0.005446") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001349 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142920, 0.152515, 0.161882, 0.174471, 0.190481",\
              "0.136985, 0.146580, 0.155947, 0.168536, 0.184547",\
              "0.132080, 0.141676, 0.151043, 0.163631, 0.179642",\
              "0.125280, 0.134875, 0.144242, 0.156831, 0.172841",\
              "0.118102, 0.127696, 0.137064, 0.149652, 0.165663"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142920, 0.152515, 0.161882, 0.174471, 0.190481",\
              "0.136985, 0.146580, 0.155947, 0.168536, 0.184547",\
              "0.132080, 0.141676, 0.151043, 0.163631, 0.179642",\
              "0.125280, 0.134875, 0.144242, 0.156831, 0.172841",\
              "0.118102, 0.127696, 0.137064, 0.149652, 0.165663"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151160, 0.146305, 0.141795, 0.134742, 0.125043",\
              "0.159547, 0.154692, 0.150182, 0.143129, 0.133430",\
              "0.166435, 0.161580, 0.157071, 0.150017, 0.140319",\
              "0.175937, 0.171081, 0.166572, 0.159519, 0.149820",\
              "0.186031, 0.181176, 0.176667, 0.169614, 0.159915"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151160, 0.146305, 0.141795, 0.134742, 0.125043",\
              "0.159547, 0.154692, 0.150182, 0.143129, 0.133430",\
              "0.166435, 0.161580, 0.157071, 0.150017, 0.140319",\
              "0.175937, 0.171081, 0.166572, 0.159519, 0.149820",\
              "0.186031, 0.181176, 0.176667, 0.169614, 0.159915"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034618") ;
            }
            fall_power("scalar") {
                values ("0.034618") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.212012, 0.239064, 0.266759, 0.317390, 0.416139",\
              "0.218200, 0.245253, 0.272946, 0.323578, 0.422327",\
              "0.223028, 0.250081, 0.277776, 0.328406, 0.427156",\
              "0.229672, 0.256724, 0.284419, 0.335050, 0.433799",\
              "0.236646, 0.263698, 0.291393, 0.342024, 0.440773"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.212012, 0.239064, 0.266759, 0.317390, 0.416139",\
              "0.218200, 0.245253, 0.272946, 0.323578, 0.422327",\
              "0.223028, 0.250081, 0.277776, 0.328406, 0.427156",\
              "0.229672, 0.256724, 0.284419, 0.335050, 0.433799",\
              "0.236646, 0.263698, 0.291393, 0.342024, 0.440773"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.103271, 0.123661, 0.143756, 0.180903, 0.253200",\
              "0.109164, 0.129554, 0.149649, 0.186796, 0.259094",\
              "0.113763, 0.134153, 0.154248, 0.191395, 0.263692",\
              "0.120090, 0.140480, 0.160575, 0.197722, 0.270019",\
              "0.126732, 0.147122, 0.167217, 0.204364, 0.276661"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.103271, 0.123661, 0.143756, 0.180903, 0.253200",\
              "0.109164, 0.129554, 0.149649, 0.186796, 0.259094",\
              "0.113763, 0.134153, 0.154248, 0.191395, 0.263692",\
              "0.120090, 0.140480, 0.160575, 0.197722, 0.270019",\
              "0.126732, 0.147122, 0.167217, 0.204364, 0.276661"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.020068, 0.063295, 0.112280, 0.212689, 0.421124" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.020068, 0.063295, 0.112280, 0.212689, 0.421124" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.016178, 0.049295, 0.086862, 0.162109, 0.313685" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.016178, 0.049295, 0.086862, 0.162109, 0.313685" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002019, 0.002019, 0.002019, 0.002019, 0.002019") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 1.465800;
  }
  


}   /* cell() */

}   /* library() */

