Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E10F2B3767A
	for <lists+qemu-devel@lfdr.de>; Wed, 27 Aug 2025 03:08:21 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ur4dF-0006PV-T4; Tue, 26 Aug 2025 21:07:22 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1ur4ce-0004qb-PU
 for qemu-devel@nongnu.org; Tue, 26 Aug 2025 21:06:45 -0400
Received: from mail-pf1-x42e.google.com ([2607:f8b0:4864:20::42e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1ur4cS-0007M7-Pk
 for qemu-devel@nongnu.org; Tue, 26 Aug 2025 21:06:44 -0400
Received: by mail-pf1-x42e.google.com with SMTP id
 d2e1a72fcca58-77201f3d389so997258b3a.2
 for <qemu-devel@nongnu.org>; Tue, 26 Aug 2025 18:06:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1756256768; x=1756861568; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=NDTC5pLbdDnYIIvrL8eH2HVsR8F9S2tn86RGWAaaihc=;
 b=t/KAsHTOcyYRMiFY5W/24cKK38SRhguWps0GkDmTD9iuPwq9gNxHDpkBh0EuMYH0/H
 1r5Axy2pBxIv+9+inoa4EiJy7jnD8RZe5p3z20OfSMxXzmmtuMy0Q09ZMmG50yY+zw61
 YXr2f8mafr8vXJCwqceiRBNpO0fmwbo1XDTySQ4N+jJomUv6/UKD7U8cefqUE+HJVtbe
 lO6LUbyc1pibmfEc/4USgpiWaEfYU92K9Vr79wDv3q8npg3FFv5MU7/lHvBP1ooggHcu
 JV93UaJkf5DtIqg4e3HACkUjHXVXzLBKwu9gDMerJbJBlYSkINeFjcmlJM3FnwWE9KCA
 U6lQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1756256768; x=1756861568;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=NDTC5pLbdDnYIIvrL8eH2HVsR8F9S2tn86RGWAaaihc=;
 b=m4vdXukw5Dp9OtuF7LjG5MLoTfxwLImBcA+fjKTg0/eZGAUIZmDwdHuSdNYDLQPNJR
 y+scUqwP6UUOLAuvzaDKjuhFk5yPuEuKNmvEyU3b2EUZ6/faUkKRNJRZDybtnl++guxU
 zug0AOtg7ikdmrVzAGTX/j7qgmpVgcPwQ4vXjnGwYi+BiWzw7vh7rjzRhhmCBsah/5tp
 ijxFrS5AIy8FawOJ73YqG3OfgHYq3h2Ul9qVW0ekCZsaPbxZS89ZrNm3ypDOcMHsWToc
 /ROdLs+jiQaYTXMK5CQbJ2XH2iaJ22w4mmGmCBlr9oncaENLu1Qzceo+siBBf9nLRjgt
 TfeA==
X-Gm-Message-State: AOJu0Yxkx7s84sDeFcux/Q3kQo1zEkBTH/P2lqdVDNNjWpNyM9UImyD0
 VDZ+a4mo6b6OOcL86oyTtI1urp5FzHledCuSOJ1J0wY+RKx0IJRSfvwossy8knv1/5rWf96G4sS
 XAmUshHY=
X-Gm-Gg: ASbGnctyxBZdqfzu5XHh7Yn8STo6Wv+DXUZyaVo6lApGkm+vhxbgy7DtJIS0P1ZtmZF
 Ab8Vbng1GGzzvzGqUkntg2RGlvzdx3vJ2JuVvJWxqpAZUe2TOF80jOgqbeu9IFzVhfL3x2Kd1mV
 BLZOjv/KdRCtehCo5rg0KvFcZEYiNCzzFteUZoClY0YlGIG+cIcI/GCQ08yVoZN5cV4ykWoUBdm
 cF/EzY46AEhXNnkHPTSDdwrb0iA08bp/lvFEb0Fay/1fI/bp6QVvS+uXFbLj1XcE9ZuuqqDTDMx
 rHJkO+DhB5t/cvXblS/HwrlLdzP9RrE+PRhtwksU9v8BZzPgDEJpA9XGESkqE6f2ePE6vgITakT
 oTxIMrLzIdxokQi+Xb0ZUM4PueA==
X-Google-Smtp-Source: AGHT+IH7g1WRL4BCFzaqXmyIoqYOZZYJWCd3K/Y7pVX8nsg2SuZYl6ShNcVSfwZbVtijizCcE0AqSg==
X-Received: by 2002:a05:6a00:3695:b0:76e:885a:c3ec with SMTP id
 d2e1a72fcca58-7702fc0aa85mr24528675b3a.32.1756256768528; 
 Tue, 26 Aug 2025 18:06:08 -0700 (PDT)
Received: from stoup.. ([144.6.121.55]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-7720274534esm1419241b3a.47.2025.08.26.18.06.05
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 26 Aug 2025 18:06:07 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PATCH 11/61] target/arm: Rename all ARMCPRegInfo from opaque to ri
Date: Wed, 27 Aug 2025 11:04:02 +1000
Message-ID: <20250827010453.4059782-16-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20250827010453.4059782-1-richard.henderson@linaro.org>
References: <20250827010453.4059782-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42e;
 envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

These pointers are no opaque, they have a specific type.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpregs.h | 10 +++++-----
 target/arm/helper.c |  6 +++---
 2 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h
index c9506aa6d5..3344a02bd3 100644
--- a/target/arm/cpregs.h
+++ b/target/arm/cpregs.h
@@ -841,15 +841,15 @@ typedef struct ARMCPRegInfo ARMCPRegInfo;
  * Access functions for coprocessor registers. These cannot fail and
  * may not raise exceptions.
  */
-typedef uint64_t CPReadFn(CPUARMState *env, const ARMCPRegInfo *opaque);
-typedef void CPWriteFn(CPUARMState *env, const ARMCPRegInfo *opaque,
+typedef uint64_t CPReadFn(CPUARMState *env, const ARMCPRegInfo *ri);
+typedef void CPWriteFn(CPUARMState *env, const ARMCPRegInfo *ri,
                        uint64_t value);
 /* Access permission check functions for coprocessor registers. */
 typedef CPAccessResult CPAccessFn(CPUARMState *env,
-                                  const ARMCPRegInfo *opaque,
+                                  const ARMCPRegInfo *ri,
                                   bool isread);
 /* Hook function for register reset */
-typedef void CPResetFn(CPUARMState *env, const ARMCPRegInfo *opaque);
+typedef void CPResetFn(CPUARMState *env, const ARMCPRegInfo *ri);
 
 #define CP_ANY 0xff
 
@@ -1075,7 +1075,7 @@ void raw_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value);
  * CPResetFn that does nothing, for use if no reset is required even
  * if fieldoffset is non zero.
  */
-void arm_cp_reset_ignore(CPUARMState *env, const ARMCPRegInfo *opaque);
+void arm_cp_reset_ignore(CPUARMState *env, const ARMCPRegInfo *ri);
 
 /*
  * Return true if this reginfo struct's field in the cpu state struct
diff --git a/target/arm/helper.c b/target/arm/helper.c
index d230f9e766..e03cbc0394 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -1067,7 +1067,7 @@ static const ARMCPRegInfo v6k_cp_reginfo[] = {
       .resetvalue = 0 },
 };
 
-static void arm_gt_cntfrq_reset(CPUARMState *env, const ARMCPRegInfo *opaque)
+static void arm_gt_cntfrq_reset(CPUARMState *env, const ARMCPRegInfo *ri)
 {
     ARMCPU *cpu = env_archcpu(env);
 
@@ -5407,7 +5407,7 @@ static const ARMCPRegInfo rndr_reginfo[] = {
       .access = PL0_R, .readfn = rndr_readfn },
 };
 
-static void dccvap_writefn(CPUARMState *env, const ARMCPRegInfo *opaque,
+static void dccvap_writefn(CPUARMState *env, const ARMCPRegInfo *ri,
                           uint64_t value)
 {
 #ifdef CONFIG_TCG
@@ -7730,7 +7730,7 @@ uint64_t arm_cp_read_zero(CPUARMState *env, const ARMCPRegInfo *ri)
     return 0;
 }
 
-void arm_cp_reset_ignore(CPUARMState *env, const ARMCPRegInfo *opaque)
+void arm_cp_reset_ignore(CPUARMState *env, const ARMCPRegInfo *ri)
 {
     /* Helper coprocessor reset function for do-nothing-on-reset registers */
 }
-- 
2.43.0


