# About

*Very* basic implementation of a countdown clock, written for the [Basys 3 FPGA trainer board](https://store.digilentinc.com/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/).

Uses the 4 7-segment displays available to start counting down from 9999 to 0 and then back to 9999 again.

# Setup

## Pre-requisites

* [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html) 

## Instructions

* Import source and constraints file
* Run Synthesis
* Run Implementation
* Generate bitstream


