
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 382.441 ; gain = 97.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:34' bound to instance 'Reg_Bank_0' of component 'Reg_Bank' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_0' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg_4Bit' (4#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:43]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_1' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_2' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_3' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_4' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_5' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_6' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_4Bit.vhd:34' bound to instance 'Reg_4Bit_7' of component 'Reg_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (5#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_1_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:34' bound to instance 'Mux_8_1_4Bit_0' of component 'Mux_8_1_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Mux_8_1_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_1' of component 'Decoder_3_to_8' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (6#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:73]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:87]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_1_4Bit' (7#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_1_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_8_1_4Bit.vhd:34' bound to instance 'Mux_8_1_4Bit_1' of component 'Mux_8_1_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:175]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:188]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (10#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/RCA_4.vhd:43]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Instruction_Decoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (11#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Instruction_Decoder.vhd:46]
INFO: [Synth 8-3491] module 'MUX_2_1_4Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_4Bit.vhd:34' bound to instance 'Mux_2_1_4Bit_0' of component 'MUX_2_1_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_4Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_4Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_4Bit' (12#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_4Bit.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:34' bound to instance 'Adder_3_Bit_0' of component 'Adder_3_Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (13#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Adder_3_Bit.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_1_3Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_3Bit.vhd:34' bound to instance 'Mux_2_1_3Bit_0' of component 'MUX_2_1_3Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:217]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_3Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_3Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_3Bit' (14#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/MUX_2_1_3Bit.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter_3Bit' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Program_Counter_3Bit.vhd:34' bound to instance 'Program_Counter_3Bit_0' of component 'Program_Counter_3Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Program_Counter_3Bit' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Program_Counter_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter_3Bit' (15#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/Program_Counter_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'LUT_7_12' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/LUT_7_12.vhd:36' bound to instance 'Program_ROM_0' of component 'LUT_7_12' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:229]
INFO: [Synth 8-638] synthesizing module 'LUT_7_12' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/LUT_7_12.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LUT_7_12' (16#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/LUT_7_12.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/Lab Work/Lab_7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:36' bound to instance 'Seven_segment_0' of component 'LUT_16_7' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:233]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/Lab Work/Lab_7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/imports/Lab Work/Lab_7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CPU' (18#1) [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sources_1/new/CPU.vhd:44]
WARNING: [Synth 8-3917] design CPU has port Anode_out[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 437.633 ; gain = 152.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 437.633 ; gain = 152.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 437.633 ; gain = 152.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/constrs_1/imports/Lab Work/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/constrs_1/imports/Lab Work/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/constrs_1/imports/Lab Work/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 768.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_4Bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module Program_Counter_3Bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module LUT_7_12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design CPU has port Anode_out[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode_out[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_4Bit_0/Q_reg[3]' (FDRE) to 'Reg_Bank_0/Reg_4Bit_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_4Bit_0/Q_reg[2]' (FDRE) to 'Reg_Bank_0/Reg_4Bit_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_4Bit_0/Q_reg[1]' (FDRE) to 'Reg_Bank_0/Reg_4Bit_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_4Bit_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_0/Q_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 768.816 ; gain = 483.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 785.047 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_1/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_1/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_1/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_1/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_2/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_2/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_2/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_2/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_3/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_3/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_3/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_3/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_4/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_4/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_4/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4Bit_4/Q_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     6|
|5     |LUT4   |    14|
|6     |LUT5   |    16|
|7     |LUT6   |    11|
|8     |FDRE   |    49|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   125|
|2     |  Program_Counter_3Bit_0 |Program_Counter_3Bit |    27|
|3     |  Reg_Bank_0             |Reg_Bank             |    24|
|4     |    Reg_4Bit_5           |Reg_4Bit             |     4|
|5     |    Reg_4Bit_6           |Reg_4Bit_0           |     4|
|6     |    Reg_4Bit_7           |Reg_4Bit_1           |    16|
|7     |  Slow_Clock_0           |Slow_Clk             |    54|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 787.305 ; gain = 170.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 787.305 ; gain = 501.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 787.305 ; gain = 514.320
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 787.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 14:47:44 2023...
