Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8cfd04959db3464c83b0b99fb3e5308e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test4In_behav xil_defaultlib.Test4In xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_CONFIG_PART1.v" Line 15. Module AD80305_CONFIG_PART1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_SPI_READ_WRITE.v" Line 16. Module AD80305_SPI_READ_WRITE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_CONFIG_PART1.v" Line 15. Module AD80305_CONFIG_PART1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project_CMOS_FDD/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_SPI_READ_WRITE.v" Line 16. Module AD80305_SPI_READ_WRITE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AD80305_CONFIG_PART1
Compiling module xil_defaultlib.AD80305_SPI_READ_WRITE
Compiling module xil_defaultlib.Test4In
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Test4In_behav
