{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:09:08 2020 " "Info: Processing started: Thu Jun 18 11:09:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] " "Info: Detected ripple clock \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 68.97 MHz 14.5 ns Internal " "Info: Clock \"clk\" has Internal fmax of 68.97 MHz between source register \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]\" (period= 14.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.400 ns + Longest register register " "Info: + Longest register to register delay is 12.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC2_C29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C29; Fanout = 2; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC2_C29 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC2_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC3_C29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC3_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC4_C29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC4_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 2.200 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC5_C29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC5_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 2.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC6_C29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.400 ns) = 2.600 ns; Loc. = LC6_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC7_C29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 3.000 ns; Loc. = LC7_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC8_C29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.400 ns) = 3.400 ns; Loc. = LC8_C29; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC1_C31 2 " "Info: 9: + IC(0.500 ns) + CELL(0.400 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.700 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC2_C31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC2_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.100 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC3_C31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC3_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.500 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC4_C31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC4_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.900 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC5_C31 2 " "Info: 13: + IC(0.000 ns) + CELL(0.400 ns) = 5.900 ns; Loc. = LC5_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC6_C31 2 " "Info: 14: + IC(0.000 ns) + CELL(0.400 ns) = 6.300 ns; Loc. = LC6_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.700 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC7_C31 2 " "Info: 15: + IC(0.000 ns) + CELL(0.400 ns) = 6.700 ns; Loc. = LC7_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 7.100 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC8_C31 2 " "Info: 16: + IC(0.000 ns) + CELL(0.400 ns) = 7.100 ns; Loc. = LC8_C31; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 8.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC1_C33 2 " "Info: 17: + IC(0.500 ns) + CELL(0.400 ns) = 8.000 ns; Loc. = LC1_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC2_C33 2 " "Info: 18: + IC(0.000 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC2_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC3_C33 2 " "Info: 19: + IC(0.000 ns) + CELL(0.400 ns) = 8.800 ns; Loc. = LC3_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.200 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC4_C33 2 " "Info: 20: + IC(0.000 ns) + CELL(0.400 ns) = 9.200 ns; Loc. = LC4_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT 21 COMB LC5_C33 2 " "Info: 21: + IC(0.000 ns) + CELL(0.400 ns) = 9.600 ns; Loc. = LC5_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 10.000 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT 22 COMB LC6_C33 2 " "Info: 22: + IC(0.000 ns) + CELL(0.400 ns) = 10.000 ns; Loc. = LC6_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 10.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT 23 COMB LC7_C33 2 " "Info: 23: + IC(0.000 ns) + CELL(0.400 ns) = 10.400 ns; Loc. = LC7_C33; Fanout = 2; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 10.800 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT 24 COMB LC8_C33 1 " "Info: 24: + IC(0.000 ns) + CELL(0.400 ns) = 10.800 ns; Loc. = LC8_C33; Fanout = 1; COMB Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 12.400 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 25 REG LC1_C35 5 " "Info: 25: + IC(0.500 ns) + CELL(1.100 ns) = 12.400 ns; Loc. = LC1_C35; Fanout = 5; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns ( 87.90 % ) " "Info: Total cell delay = 10.900 ns ( 87.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 12.10 % ) " "Info: Total interconnect delay = 1.500 ns ( 12.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 24 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 2 REG LC1_C35 5 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC1_C35; Fanout = 5; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 24 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC2_C29 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC2_C29; Fanout = 2; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.400 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_0_9:comb_4\|count_out\[1\] enable clk 1.600 ns register " "Info: tsu for register \"count_0_9:comb_4\|count_out\[1\]\" (data pin = \"enable\", clock pin = \"clk\") is 1.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns + Longest pin register " "Info: + Longest pin to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 11.100 ns count_0_9:comb_4\|count_out\[1\] 2 REG LC4_F19 11 " "Info: 2: + IC(3.200 ns) + CELL(2.000 ns) = 11.100 ns; Loc. = LC4_F19; Fanout = 11; REG Node = 'count_0_9:comb_4\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { enable count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 71.17 % ) " "Info: Total cell delay = 7.900 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 28.83 % ) " "Info: Total interconnect delay = 3.200 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { enable count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { enable {} enable~out {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 3.200ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 24 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 2 REG LC1_C35 5 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C35; Fanout = 5; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(0.000 ns) 10.900 ns count_0_9:comb_4\|count_out\[1\] 3 REG LC4_F19 11 " "Info: 3: + IC(6.600 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC4_F19; Fanout = 11; REG Node = 'count_0_9:comb_4\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.27 % ) " "Info: Total cell delay = 2.100 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 80.73 % ) " "Info: Total interconnect delay = 8.800 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { enable count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { enable {} enable~out {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 3.200ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk carry1 count_0_9:comb_4\|count_out\[1\] 25.600 ns register " "Info: tco from clock \"clk\" to destination pin \"carry1\" through register \"count_0_9:comb_4\|count_out\[1\]\" is 25.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 24 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 2 REG LC1_C35 5 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C35; Fanout = 5; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(0.000 ns) 10.900 ns count_0_9:comb_4\|count_out\[1\] 3 REG LC4_F19 11 " "Info: 3: + IC(6.600 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC4_F19; Fanout = 11; REG Node = 'count_0_9:comb_4\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.27 % ) " "Info: Total cell delay = 2.100 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 80.73 % ) " "Info: Total interconnect delay = 8.800 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest register pin " "Info: + Longest register to pin delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_0_9:comb_4\|count_out\[1\] 1 REG LC4_F19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F19; Fanout = 11; REG Node = 'count_0_9:comb_4\|count_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.200 ns) 4.500 ns count_0_9:comb_4\|Equal0~0 2 COMB LC5_F32 1 " "Info: 2: + IC(2.300 ns) + CELL(2.200 ns) = 4.500 ns; Loc. = LC5_F32; Fanout = 1; COMB Node = 'count_0_9:comb_4\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { count_0_9:comb_4|count_out[1] count_0_9:comb_4|Equal0~0 } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(6.300 ns) 14.000 ns carry1 3 PIN PIN_7 0 " "Info: 3: + IC(3.200 ns) + CELL(6.300 ns) = 14.000 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'carry1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { count_0_9:comb_4|Equal0~0 carry1 } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 60.71 % ) " "Info: Total cell delay = 8.500 ns ( 60.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 39.29 % ) " "Info: Total interconnect delay = 5.500 ns ( 39.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { count_0_9:comb_4|count_out[1] count_0_9:comb_4|Equal0~0 carry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { count_0_9:comb_4|count_out[1] {} count_0_9:comb_4|Equal0~0 {} carry1 {} } { 0.000ns 2.300ns 3.200ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[1] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { count_0_9:comb_4|count_out[1] count_0_9:comb_4|Equal0~0 carry1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { count_0_9:comb_4|count_out[1] {} count_0_9:comb_4|Equal0~0 {} carry1 {} } { 0.000ns 2.300ns 3.200ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count_0_9:comb_4\|count_out\[0\] enable clk 1.600 ns register " "Info: th for register \"count_0_9:comb_4\|count_out\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 1.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 24 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] 2 REG LC1_C35 5 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C35; Fanout = 5; REG Node = 'freq_div:M1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(0.000 ns) 10.900 ns count_0_9:comb_4\|count_out\[0\] 3 REG LC1_F28 12 " "Info: 3: + IC(6.600 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC1_F28; Fanout = 12; REG Node = 'count_0_9:comb_4\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.27 % ) " "Info: Total cell delay = 2.100 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 80.73 % ) " "Info: Total interconnect delay = 8.800 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns enable 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 11.000 ns count_0_9:comb_4\|count_out\[0\] 2 REG LC1_F28 12 " "Info: 2: + IC(3.100 ns) + CELL(2.000 ns) = 11.000 ns; Loc. = LC1_F28; Fanout = 12; REG Node = 'count_0_9:comb_4\|count_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { enable count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "lab2_2.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_2/lab2_2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 71.82 % ) " "Info: Total cell delay = 7.900 ns ( 71.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 28.18 % ) " "Info: Total interconnect delay = 3.100 ns ( 28.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { enable count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { enable {} enable~out {} count_0_9:comb_4|count_out[0] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} freq_div:M1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] {} count_0_9:comb_4|count_out[0] {} } { 0.000ns 0.000ns 2.200ns 6.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { enable count_0_9:comb_4|count_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { enable {} enable~out {} count_0_9:comb_4|count_out[0] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:09:09 2020 " "Info: Processing ended: Thu Jun 18 11:09:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
