TimeQuest Timing Analyzer report for Uni_Projektas
Thu Feb 02 14:58:00 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Feb 02 14:58:00 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.59 MHz ; 52.59 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.986 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.986 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.997     ;
; 0.992 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.991     ;
; 1.014 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 19.049     ;
; 1.025 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 19.038     ;
; 1.072 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.911     ;
; 1.078 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.905     ;
; 1.100 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.963     ;
; 1.111 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.952     ;
; 1.151 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.826     ;
; 1.172 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.795     ;
; 1.181 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.786     ;
; 1.185 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.792     ;
; 1.189 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.874     ;
; 1.215 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.752     ;
; 1.219 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.764     ;
; 1.231 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.732     ;
; 1.237 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.740     ;
; 1.258 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.709     ;
; 1.265 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.686     ;
; 1.267 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.700     ;
; 1.271 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.706     ;
; 1.275 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.788     ;
; 1.279 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.684     ;
; 1.289 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.694     ;
; 1.290 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.673     ;
; 1.298 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.653     ;
; 1.301 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.666     ;
; 1.315 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.652     ;
; 1.317 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.646     ;
; 1.329 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.654     ;
; 1.335 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.648     ;
; 1.338 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.645     ;
; 1.351 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.600     ;
; 1.355 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.624     ;
; 1.357 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.706     ;
; 1.361 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.622     ;
; 1.365 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.598     ;
; 1.368 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.695     ;
; 1.371 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.618     ;
; 1.375 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.608     ;
; 1.376 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.587     ;
; 1.384 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.567     ;
; 1.390 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.561     ;
; 1.401 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.566     ;
; 1.402 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.587     ;
; 1.409 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.547     ;
; 1.415 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.568     ;
; 1.415 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.574     ;
; 1.415 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.552     ;
; 1.419 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.034      ; 18.655     ;
; 1.421 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.562     ;
; 1.440 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.543     ;
; 1.441 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.538     ;
; 1.441 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.542     ;
; 1.443 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.620     ;
; 1.447 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.536     ;
; 1.448 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.515     ;
; 1.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.531     ;
; 1.454 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.609     ;
; 1.457 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.532     ;
; 1.470 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.481     ;
; 1.473 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.516     ;
; 1.473 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.494     ;
; 1.476 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.475     ;
; 1.482 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[55]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.485     ;
; 1.488 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.501     ;
; 1.489 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.482     ;
; 1.491 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.061     ; 18.488     ;
; 1.494 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.483     ;
; 1.499 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 18.475     ;
; 1.501 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.488     ;
; 1.501 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.466     ;
; 1.504 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.479     ;
; 1.505 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.034      ; 18.569     ;
; 1.510 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.473     ;
; 1.515 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.452     ;
; 1.521 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.462     ;
; 1.523 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.448     ;
; 1.524 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.443     ;
; 1.525 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.442     ;
; 1.526 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.457     ;
; 1.527 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.456     ;
; 1.528 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.455     ;
; 1.528 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 18.449     ;
; 1.528 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.428     ;
; 1.530 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.069     ; 18.441     ;
; 1.532 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.531     ;
; 1.532 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.531     ;
; 1.534 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.077     ; 18.429     ;
; 1.537 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.034      ; 18.537     ;
; 1.541 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.410     ;
; 1.543 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.023      ; 18.520     ;
; 1.550 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.068     ; 18.422     ;
; 1.553 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.430     ;
; 1.554 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.057     ; 18.429     ;
; 1.556 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.089     ; 18.395     ;
; 1.558 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.409     ;
; 1.559 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.051     ; 18.430     ;
; 1.559 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.408     ;
; 1.563 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.394     ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.747 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.750 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[49][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.760 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.771 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.802 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.108      ;
; 0.804 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.110      ;
; 0.805 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.111      ;
; 0.857 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.163      ;
; 0.897 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.204      ;
; 0.966 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.272      ;
; 0.971 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.276      ;
; 0.998 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[6]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg6                                                                      ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.361      ;
; 0.998 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                                      ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.361      ;
; 1.011 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[0]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.376      ;
; 1.013 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[7]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg7                                                                      ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.376      ;
; 1.039 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][5]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][5]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.343      ;
; 1.042 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.347      ;
; 1.044 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][3]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.349      ;
; 1.044 ; ADC_Manager:ADC_Manager1|c_preamb_func[24][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[24][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.351      ;
; 1.046 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.350      ;
; 1.046 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.351      ;
; 1.047 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][5]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][5]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.352      ;
; 1.050 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.355      ;
; 1.051 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.355      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[15][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[12][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[18][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[3][0]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[6][0]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[8][0]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[9][0]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.052 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[9][3]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.064 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.370      ;
; 1.138 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.443      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.617 ; 8.617 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 8.617 ; 8.617 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.445 ; 8.445 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.104 ; 8.104 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.250 ; 7.250 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.664 ; 7.664 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.167 ; 8.167 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.645 ; 7.645 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.250 ; 7.250 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 8.617 ; 8.617 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.445 ; 8.445 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.104 ; 8.104 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.250 ; 7.250 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.664 ; 7.664 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.167 ; 8.167 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.645 ; 7.645 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 14.868 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.868 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.142      ;
; 14.871 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.139      ;
; 14.885 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.171      ;
; 14.888 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.096      ;
; 14.903 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.107      ;
; 14.903 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.081      ;
; 14.906 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.104      ;
; 14.907 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 5.091      ;
; 14.908 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.085      ;
; 14.909 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.081      ;
; 14.911 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.095      ;
; 14.912 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.072      ;
; 14.920 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.136      ;
; 14.927 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.057      ;
; 14.928 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.078      ;
; 14.931 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.062      ;
; 14.936 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.054      ;
; 14.938 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 5.076      ;
; 14.942 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 5.056      ;
; 14.942 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.042      ;
; 14.943 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.050      ;
; 14.944 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.046      ;
; 14.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.060      ;
; 14.948 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.046      ;
; 14.951 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.033      ;
; 14.953 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.103      ;
; 14.955 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.029      ;
; 14.960 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.033      ;
; 14.960 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.016      ;
; 14.961 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.051      ;
; 14.963 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.026     ; 5.043      ;
; 14.963 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.027      ;
; 14.966 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 5.027      ;
; 14.969 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 5.045      ;
; 14.971 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.019      ;
; 14.973 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 5.041      ;
; 14.979 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.031      ;
; 14.982 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 4.994      ;
; 14.983 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.011      ;
; 14.984 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.030     ; 5.018      ;
; 14.984 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.026      ;
; 14.988 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.002      ;
; 14.988 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.068      ;
; 14.991 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.025     ; 5.016      ;
; 14.992 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.018      ;
; 14.994 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.990      ;
; 14.994 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 4.999      ;
; 14.995 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 4.998      ;
; 14.995 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 4.981      ;
; 14.998 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 5.012      ;
; 14.998 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.992      ;
; 14.999 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 5.015      ;
; 15.000 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.012      ;
; 15.001 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.983      ;
; 15.001 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.989      ;
; 15.003 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 4.995      ;
; 15.004 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.052      ;
; 15.004 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 5.010      ;
; 15.006 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.025     ; 5.001      ;
; 15.009 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 5.003      ;
; 15.014 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.996      ;
; 15.016 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.028     ; 4.988      ;
; 15.017 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 4.959      ;
; 15.019 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.983      ;
; 15.019 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.991      ;
; 15.019 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.044     ; 4.969      ;
; 15.021 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.963      ;
; 15.023 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.967      ;
; 15.023 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 4.975      ;
; 15.026 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 4.988      ;
; 15.026 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.025     ; 4.981      ;
; 15.027 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.983      ;
; 15.027 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 4.966      ;
; 15.028 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[11]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.962      ;
; 15.028 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.982      ;
; 15.029 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[13]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.961      ;
; 15.029 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 4.965      ;
; 15.029 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.039     ; 4.964      ;
; 15.033 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.977      ;
; 15.033 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.951      ;
; 15.034 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.018     ; 4.980      ;
; 15.036 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.974      ;
; 15.036 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 4.954      ;
; 15.036 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.948      ;
; 15.038 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 4.960      ;
; 15.039 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.024      ; 5.017      ;
; 15.040 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.944      ;
; 15.041 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.025     ; 4.966      ;
; 15.043 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.028     ; 4.961      ;
; 15.044 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.966      ;
; 15.045 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.939      ;
; 15.045 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.939      ;
; 15.046 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.027     ; 4.959      ;
; 15.046 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.028     ; 4.958      ;
; 15.047 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.963      ;
; 15.048 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.964      ;
; 15.055 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.028     ; 4.949      ;
; 15.056 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 4.928      ;
; 15.057 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.953      ;
; 15.058 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.034     ; 4.940      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[49][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.248 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.269 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.271 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.283 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[6]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg6                                                                      ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.479      ;
; 0.283 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                                      ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.479      ;
; 0.284 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[0]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.484      ;
; 0.289 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[7]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg7                                                                      ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.485      ;
; 0.296 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.314 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.469      ;
; 0.320 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][5]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][5]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.472      ;
; 0.323 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][3]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][4]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.474      ;
; 0.324 ; ADC_Manager:ADC_Manager1|c_preamb_func[44][5]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[44][5]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; ADC_Manager:ADC_Manager1|c_preamb_func[39][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[39][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; ADC_Manager:ADC_Manager1|c_preamb_func[38][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[38][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.477      ;
; 0.330 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.482      ;
; 0.355 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; ADC_Manager:ADC_Manager1|c_preamb_func[24][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[24][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.510      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.941 ; 3.941 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.941 ; 3.941 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.736 ; 3.736 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.582 ; 3.582 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.569 ; 3.569 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.941 ; 3.941 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.736 ; 3.736 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.582 ; 3.582 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.569 ; 3.569 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.986 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 0.986 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.617 ; 8.617 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 8.617 ; 8.617 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.445 ; 8.445 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.104 ; 8.104 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.250 ; 7.250 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.664 ; 7.664 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.167 ; 8.167 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.647 ; 6.647 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.645 ; 7.645 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.941 ; 3.941 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.736 ; 3.736 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.582 ; 3.582 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.934 ; 2.934 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.569 ; 3.569 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19770868 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19770868 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 02 14:57:59 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.986         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 14.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.868         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4586 megabytes
    Info: Processing ended: Thu Feb 02 14:58:00 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


