Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Fri Sep  1 13:09:19 2023
| Host             : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : placed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.982        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.663        |
| Device Static (W)        | 1.319        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 93.3         |
| Junction Temperature (C) | 31.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.131 |       12 |       --- |             --- |
| CLB Logic                |     0.030 |    39845 |       --- |             --- |
|   LUT as Logic           |     0.019 |    14240 |    425280 |            3.35 |
|   LUT as Shift Register  |     0.008 |     1070 |    213600 |            0.50 |
|   Register               |     0.002 |    18197 |    850560 |            2.14 |
|   LUT as Distributed RAM |    <0.001 |      108 |    213600 |            0.05 |
|   CARRY8                 |    <0.001 |      180 |     53160 |            0.34 |
|   BUFG                   |    <0.001 |        5 |        64 |            7.81 |
|   Others                 |     0.000 |     1642 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      251 |    425280 |            0.06 |
| Signals                  |     0.046 |    31793 |       --- |             --- |
| Block RAM                |     0.015 |     19.5 |      1080 |            1.81 |
| RFAMS                    |     3.992 |        8 |       --- |             --- |
|   RFADC                  |     2.555 |        4 |         4 |          100.00 |
|   RFDAC                  |     1.437 |        4 |         4 |          100.00 |
| MMCM                     |     0.043 |        0 |       --- |             --- |
| DSPs                     |     0.014 |        6 |      4272 |            0.14 |
| I/O                      |     0.013 |       23 |       347 |            6.63 |
| PS8                      |     2.380 |        1 |       --- |             --- |
| Static Power             |     1.319 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     1.217 |          |           |                 |
| Total                    |     7.982 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.624 |       0.276 |      0.348 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.073 |       0.001 |      0.072 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.300 |       0.024 |      0.277 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.061 |       0.003 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.004 |       0.004 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.515 |       0.478 |      0.037 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.271 |       0.264 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.821 |       0.816 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     1.040 |       1.015 |      0.025 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.668 |       0.656 |      0.012 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.177 |       0.176 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.142 |       0.132 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.977 |       0.865 |      0.112 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.625 |       0.598 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.034 |       0.000 |      0.034 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Medium     | Design is placed                                       | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+
| RFADC0_CLK                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/clk_adc0 |             3.6 |
| RFDAC2_CLK                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/clk_dac2 |             2.5 |
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                             |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                               |            50.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_1_wrapper            |     6.663 |
|   dbg_hub                   |     0.007 |
|     inst                    |     0.007 |
|       BSCANID.u_xsdbm_id    |     0.007 |
|   design_1_i                |     6.643 |
|     hier_ClockSystem        |     0.049 |
|       clk_wiz_0             |     0.048 |
|     hier_DACgeneration      |     0.078 |
|       DAC_generator_16w_0   |     0.022 |
|       system_ila_0          |     0.037 |
|       system_ila_1          |     0.019 |
|     hier_GPIO               |     0.002 |
|     ps8_0_axi_periph        |     0.024 |
|       s00_couplers          |     0.010 |
|       s01_couplers          |     0.009 |
|       xbar                  |     0.005 |
|     system_ila_0            |     0.034 |
|       U0                    |     0.034 |
|     system_ila_2            |     0.036 |
|       U0                    |     0.036 |
|     usp_rf_data_converter_0 |     4.036 |
|       inst                  |     4.036 |
|     zynq_ultra_ps_e_0       |     2.383 |
|       U0                    |     2.383 |
+-----------------------------+-----------+


