[04/27 18:49:14      0s] 
[04/27 18:49:14      0s] Cadence Innovus(TM) Implementation System.
[04/27 18:49:14      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/27 18:49:14      0s] 
[04/27 18:49:14      0s] Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
[04/27 18:49:14      0s] Options:	
[04/27 18:49:14      0s] Date:		Thu Apr 27 18:49:14 2017
[04/27 18:49:14      0s] Host:		ecegrid-thin2.ecn.purdue.edu (x86_64 w/Linux 2.6.32-696.1.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU X5675 @ 3.07GHz 12288KB)
[04/27 18:49:14      0s] OS:		Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
[04/27 18:49:14      0s] 
[04/27 18:49:14      0s] License:
[04/27 18:49:14      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[04/27 18:49:14      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/27 18:49:25     10s] @(#)CDS: Innovus v16.12-s051_1 (64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5)
[04/27 18:49:25     10s] @(#)CDS: NanoRoute 16.12-s051_1 NR160816-1350/16_12-UB (database version 2.30, 347.6.1) {superthreading v1.30}
[04/27 18:49:25     10s] @(#)CDS: AAE 16.12-s026 (64bit) 08/17/2016 (Linux 2.6.18-194.el5)
[04/27 18:49:25     10s] @(#)CDS: CTE 16.12-s023_1 () Aug 12 2016 01:35:46 ( )
[04/27 18:49:25     10s] @(#)CDS: SYNTECH 16.12-s009_1 () Aug 11 2016 01:33:09 ( )
[04/27 18:49:25     10s] @(#)CDS: CPE v16.12-s054
[04/27 18:49:25     10s] @(#)CDS: IQRC/TQRC 15.2.4-s467 (64bit) Wed Jul 20 17:12:38 PDT 2016 (Linux 2.6.18-194.el5)
[04/27 18:49:25     10s] @(#)CDS: OA 22.50-p049 Fri Jun 10 10:56:20 2016
[04/27 18:49:25     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/27 18:49:25     10s] @(#)CDS: RCDB 11.8
[04/27 18:49:25     10s] --- Running on ecegrid-thin2.ecn.purdue.edu (x86_64 w/Linux 2.6.32-696.1.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU X5675 @ 3.07GHz 12288KB) ---
[04/27 18:49:25     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI.

[04/27 18:49:25     10s] 
[04/27 18:49:25     10s] **INFO:  MMMC transition support version v31-84 
[04/27 18:49:25     10s] 
[04/27 18:49:25     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/27 18:49:25     10s] <CMD> suppressMessage ENCEXT-2799
[04/27 18:49:25     10s] <CMD> getDrawView
[04/27 18:49:25     10s] <CMD> loadWorkspace -name Physical
[04/27 18:49:25     10s] <CMD> win
[04/27 18:49:34     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/27 18:49:34     11s] <CMD> suppressMessage ENCEXT-2799
[04/27 18:49:34     11s] <CMD> getDrawView
[04/27 18:49:34     11s] <CMD> loadWorkspace -name Physical
[04/27 18:49:35     11s] <CMD> win
[04/27 18:49:35     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/27 18:49:35     11s] <CMD> set conf_qxconf_file NULL
[04/27 18:49:35     11s] <CMD> set conf_qxlib_file NULL
[04/27 18:49:35     11s] <CMD> set defHierChar /
[04/27 18:49:35     11s] Set Default Input Pin Transition as 0.1 ps.
[04/27 18:49:35     11s] <CMD> set delaycal_input_transition_delay 0.1ps
[04/27 18:49:35     11s] <CMD> set distributed_client_message_echo 1
[04/27 18:49:35     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/27 18:49:35     11s] <CMD> set floorplan_default_site core
[04/27 18:49:35     11s] <CMD> set fpIsMaxIoHeight 0
[04/27 18:49:35     11s] <CMD> set init_gnd_net gnd
[04/27 18:49:35     11s] <CMD> set init_io_file innovus_pins.io
[04/27 18:49:35     11s] <CMD> set init_lef_file osu05_stdcells.lef
[04/27 18:49:35     11s] <CMD> set init_mmmc_file osu05_MMMC.view
[04/27 18:49:35     11s] <CMD> set init_oa_search_lib {}
[04/27 18:49:35     11s] <CMD> set init_pwr_net vdd
[04/27 18:49:35     11s] <CMD> set init_verilog mapped/Top_Level.v
[04/27 18:49:35     11s] <CMD> set latch_time_borrow_mode max_borrow
[04/27 18:49:35     11s] <CMD> set pegDefaultResScaleFactor 1
[04/27 18:49:35     11s] <CMD> set pegDetailResScaleFactor 1
[04/27 18:49:35     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/27 18:49:35     11s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[04/27 18:49:35     11s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[04/27 18:49:35     11s] <CMD> set timing_library_load_pin_cap_indices {}
[04/27 18:49:35     11s] <CMD> set timing_library_write_library_to_directory {}
[04/27 18:49:35     11s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/27 18:49:35     11s] <CMD> init_design
[04/27 18:49:35     11s] #- Begin Load MMMC data ... (date=04/27 18:49:35, mem=496.8M)
[04/27 18:49:35     11s] #- End Load MMMC data ... (date=04/27 18:49:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=496.8M, current mem=496.8M)
[04/27 18:49:35     11s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/27 18:49:35     11s] 
[04/27 18:49:35     11s] Loading LEF file osu05_stdcells.lef ...
[04/27 18:49:35     11s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[04/27 18:49:35     11s] so you are unable to create rectilinear partition in a hierarchical flow.
[04/27 18:49:35     11s] Set DBUPerIGU to M2 pitch 2400.
[04/27 18:49:35     11s] 
[04/27 18:49:35     11s] viaInitial starts at Thu Apr 27 18:49:35 2017
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[04/27 18:49:35     11s] Type 'man IMPPP-557' for more detail.
[04/27 18:49:35     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[04/27 18:49:35     11s] Type 'man IMPPP-557' for more detail.
[04/27 18:49:35     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[04/27 18:49:35     11s] Type 'man IMPPP-557' for more detail.
[04/27 18:49:35     11s] viaInitial ends at Thu Apr 27 18:49:35 2017
Loading view definition file from osu05_MMMC.view
[04/27 18:49:35     11s] Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
[04/27 18:49:35     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/27 18:49:35     11s] Read 39 cells in library 'osu05_stdcells' 
[04/27 18:49:35     11s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.35min, fe_mem=520.9M) ***
[04/27 18:49:35     11s] #- Begin Load netlist data ... (date=04/27 18:49:35, mem=520.9M)
[04/27 18:49:35     11s] *** Begin netlist parsing (mem=520.9M) ***
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/27 18:49:35     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/27 18:49:35     11s] To increase the message display limit, refer to the product command reference manual.
[04/27 18:49:35     11s] Created 39 new cells from 1 timing libraries.
[04/27 18:49:35     11s] Reading netlist ...
[04/27 18:49:35     11s] Backslashed names will retain backslash and a trailing blank character.
[04/27 18:49:35     11s] Reading verilog netlist 'mapped/Top_Level.v'
[04/27 18:49:35     11s] 
[04/27 18:49:35     11s] *** Memory Usage v#1 (Current mem = 525.902M, initial mem = 166.582M) ***
[04/27 18:49:35     11s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=525.9M) ***
[04/27 18:49:35     11s] #- End Load netlist data ... (date=04/27 18:49:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=525.9M, current mem=525.9M)
[04/27 18:49:35     11s] Top level cell is Top_Level.
[04/27 18:49:35     11s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[04/27 18:49:35     11s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[04/27 18:49:35     11s] Hooked 39 DB cells to tlib cells.
[04/27 18:49:35     11s] Starting recursive module instantiation check.
[04/27 18:49:35     11s] No recursion found.
[04/27 18:49:35     11s] Building hierarchical netlist for Cell Top_Level ...
[04/27 18:49:35     11s] *** Netlist is unique.
[04/27 18:49:35     11s] ** info: there are 166 modules.
[04/27 18:49:35     11s] ** info: there are 14964 stdCell insts.
[04/27 18:49:35     11s] 
[04/27 18:49:35     11s] *** Memory Usage v#1 (Current mem = 565.410M, initial mem = 166.582M) ***
[04/27 18:49:35     11s] Reading IO assignment file "innovus_pins.io" ...
[04/27 18:49:35     11s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/27 18:49:35     11s] Type 'man IMPFP-3961' for more detail.
[04/27 18:49:35     11s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/27 18:49:35     11s] Type 'man IMPFP-3961' for more detail.
[04/27 18:49:35     12s] Horizontal Layer M1 offset = 1500 (derived)
[04/27 18:49:35     12s] Vertical Layer M2 offset = 1200 (derived)
[04/27 18:49:35     12s] Set Default Net Delay as 1000 ps.
[04/27 18:49:35     12s] Set Default Net Load as 0.5 pF. 
[04/27 18:49:35     12s] Set Default Input Pin Transition as 0.1 ps.
[04/27 18:49:35     12s] Extraction setup Started 
[04/27 18:49:35     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/27 18:49:35     12s] Reading Capacitance Table File osu05.capTbl ...
[04/27 18:49:35     12s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[04/27 18:49:35     12s] Importing multi-corner RC tables ... 
[04/27 18:49:35     12s] Summary of Active RC-Corners : 
[04/27 18:49:35     12s]  
[04/27 18:49:35     12s]  Analysis View: osu05
[04/27 18:49:35     12s]     RC-Corner Name        : osu05
[04/27 18:49:35     12s]     RC-Corner Index       : 0
[04/27 18:49:35     12s]     RC-Corner Temperature : 30 Celsius
[04/27 18:49:35     12s]     RC-Corner Cap Table   : 'osu05.capTbl'
[04/27 18:49:35     12s]     RC-Corner PreRoute Res Factor         : 1
[04/27 18:49:35     12s]     RC-Corner PreRoute Cap Factor         : 1
[04/27 18:49:35     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/27 18:49:35     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/27 18:49:35     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/27 18:49:35     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/27 18:49:35     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/27 18:49:35     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/27 18:49:35     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/27 18:49:35     12s] *Info: initialize multi-corner CTS.
[04/27 18:49:35     12s] Reading timing constraints file 'prects.sdc' ...
[04/27 18:49:35     12s] Current (total cpu=0:00:12.2, real=0:00:21.0, peak res=248.6M, current mem=677.7M)
[04/27 18:49:35     12s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File prects.sdc, Line 14).
[04/27 18:49:35     12s] 
[04/27 18:49:35     12s] INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 WARNING
[04/27 18:49:35     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=263.6M, current mem=694.9M)
[04/27 18:49:35     12s] Current (total cpu=0:00:12.3, real=0:00:21.0, peak res=263.6M, current mem=694.9M)
[04/27 18:49:35     12s] Reading timing constraints file 'postcts.sdc' ...
[04/27 18:49:35     12s] Current (total cpu=0:00:12.3, real=0:00:21.0, peak res=263.6M, current mem=694.9M)
[04/27 18:49:35     12s] Resetting all latency settings from fanout cone of clock 'clk' (File postcts.sdc, Line 2).
[04/27 18:49:35     12s] 
[04/27 18:49:36     12s] INFO (CTE): Constraints read successfully.
[04/27 18:49:36     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=277.5M, current mem=709.2M)
[04/27 18:49:36     12s] Current (total cpu=0:00:12.9, real=0:00:22.0, peak res=277.5M, current mem=709.2M)
[04/27 18:49:36     12s] Summary for sequential cells idenfication: 
[04/27 18:49:36     12s] Identified SBFF number: 3
[04/27 18:49:36     12s] Identified MBFF number: 0
[04/27 18:49:36     12s] Not identified SBFF number: 0
[04/27 18:49:36     12s] Not identified MBFF number: 0
[04/27 18:49:36     12s] Number of sequential cells which are not FFs: 1
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] Total number of combinational cells: 26
[04/27 18:49:36     12s] Total number of sequential cells: 4
[04/27 18:49:36     12s] Total number of tristate cells: 2
[04/27 18:49:36     12s] Total number of level shifter cells: 0
[04/27 18:49:36     12s] Total number of power gating cells: 0
[04/27 18:49:36     12s] Total number of isolation cells: 0
[04/27 18:49:36     12s] Total number of power switch cells: 0
[04/27 18:49:36     12s] Total number of pulse generator cells: 0
[04/27 18:49:36     12s] Total number of always on buffers: 0
[04/27 18:49:36     12s] Total number of retention cells: 0
[04/27 18:49:36     12s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[04/27 18:49:36     12s] Total number of usable buffers: 3
[04/27 18:49:36     12s] List of unusable buffers:
[04/27 18:49:36     12s] Total number of unusable buffers: 0
[04/27 18:49:36     12s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/27 18:49:36     12s] Total number of usable inverters: 4
[04/27 18:49:36     12s] List of unusable inverters:
[04/27 18:49:36     12s] Total number of unusable inverters: 0
[04/27 18:49:36     12s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[04/27 18:49:36     12s] Total number of identified usable delay cells: 2
[04/27 18:49:36     12s] List of identified unusable delay cells:
[04/27 18:49:36     12s] Total number of identified unusable delay cells: 0
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] *** Summary of all messages that are not suppressed in this session:
[04/27 18:49:36     12s] Severity  ID               Count  Summary                                  
[04/27 18:49:36     12s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/27 18:49:36     12s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[04/27 18:49:36     12s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[04/27 18:49:36     12s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[04/27 18:49:36     12s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[04/27 18:49:36     12s] *** Message Summary: 76 warning(s), 0 error(s)
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[04/27 18:49:36     12s] Snap core to left to manufacture grid: 49.9500.
[04/27 18:49:36     12s] Snap core to bottom to manufacture grid: 49.9500.
[04/27 18:49:36     12s] Snap core to right to manufacture grid: 49.9500.
[04/27 18:49:36     12s] Snap core to top to manufacture grid: 49.9500.
[04/27 18:49:36     12s] Horizontal Layer M1 offset = 1500 (derived)
[04/27 18:49:36     12s] Vertical Layer M2 offset = 1200 (derived)
[04/27 18:49:36     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/27 18:49:36     12s] <CMD> unfixAllIos
[04/27 18:49:36     12s] <CMD> legalizePin
[04/27 18:49:36     12s] #- Begin legalizePin (date=04/27 18:49:36, mem=717.2M)
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] Start pin legalization for the partition [Top_Level]:
[04/27 18:49:36     12s] Moving Pin [clk] to LEGAL location (  13.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [n_rst] to LEGAL location ( 104.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[29]] to LEGAL location (   0.000  109.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[28]] to LEGAL location (   0.000  166.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[27]] to LEGAL location (   0.000  220.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[26]] to LEGAL location (   0.000  277.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[25]] to LEGAL location (   0.000  331.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[24]] to LEGAL location (   0.000  388.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[23]] to LEGAL location (   0.000  442.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[22]] to LEGAL location (   0.000  499.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[21]] to LEGAL location (   0.000  553.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[20]] to LEGAL location (   0.000  610.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[19]] to LEGAL location (   0.000  664.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[18]] to LEGAL location (   0.000  721.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[17]] to LEGAL location (   0.000  775.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[16]] to LEGAL location (   0.000  832.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[15]] to LEGAL location (   0.000  886.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[14]] to LEGAL location (   0.000  943.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[13]] to LEGAL location (   0.000  997.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[12]] to LEGAL location (   0.000 1054.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[10]] to LEGAL location (   0.000 1165.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[9]] to LEGAL location (   0.000 1219.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[8]] to LEGAL location (   0.000 1273.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[7]] to LEGAL location (   0.000 1330.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[6]] to LEGAL location (   0.000 1384.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[5]] to LEGAL location (   0.000 1441.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[4]] to LEGAL location (   0.000 1495.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[3]] to LEGAL location (   0.000 1552.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[2]] to LEGAL location (   0.000 1606.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[1]] to LEGAL location (   0.000 1663.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_haddr[0]] to LEGAL location (   0.000 1717.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[31]] to LEGAL location (3498.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[29]] to LEGAL location (3511.200  109.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[28]] to LEGAL location (3511.200  166.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[27]] to LEGAL location (3511.200  220.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[26]] to LEGAL location (3511.200  277.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[25]] to LEGAL location (3511.200  331.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[24]] to LEGAL location (3511.200  388.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[23]] to LEGAL location (3511.200  442.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[22]] to LEGAL location (3511.200  499.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[21]] to LEGAL location (3511.200  553.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[20]] to LEGAL location (3511.200  610.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[19]] to LEGAL location (3511.200  664.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[18]] to LEGAL location (3511.200  721.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[17]] to LEGAL location (3511.200  775.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[16]] to LEGAL location (3511.200  832.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[15]] to LEGAL location (3511.200  886.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[14]] to LEGAL location (3511.200  943.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[13]] to LEGAL location (3511.200  997.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[12]] to LEGAL location (3511.200 1054.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[10]] to LEGAL location (3511.200 1165.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[9]] to LEGAL location (3511.200 1219.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[8]] to LEGAL location (3511.200 1273.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[7]] to LEGAL location (3511.200 1330.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[6]] to LEGAL location (3511.200 1384.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[5]] to LEGAL location (3511.200 1441.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[4]] to LEGAL location (3511.200 1495.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[3]] to LEGAL location (3511.200 1552.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[2]] to LEGAL location (3511.200 1606.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[1]] to LEGAL location (3511.200 1663.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_haddr[0]] to LEGAL location (3511.200 1717.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[31]] to LEGAL location ( 320.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[30]] to LEGAL location ( 315.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[29]] to LEGAL location ( 426.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[28]] to LEGAL location ( 531.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[27]] to LEGAL location ( 639.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[26]] to LEGAL location ( 745.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[25]] to LEGAL location ( 850.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[24]] to LEGAL location ( 958.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[23]] to LEGAL location (1064.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[22]] to LEGAL location (1170.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[21]] to LEGAL location (1278.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[20]] to LEGAL location (1383.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[19]] to LEGAL location (1489.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[18]] to LEGAL location (1597.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[17]] to LEGAL location (1702.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[16]] to LEGAL location (1808.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[15]] to LEGAL location (1916.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[14]] to LEGAL location (2022.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[13]] to LEGAL location (2127.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[12]] to LEGAL location (2235.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[11]] to LEGAL location (2341.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[10]] to LEGAL location (2446.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[9]] to LEGAL location (2554.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[8]] to LEGAL location (2660.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[7]] to LEGAL location (2766.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[6]] to LEGAL location (2874.000    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[5]] to LEGAL location (2979.600    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[4]] to LEGAL location (3085.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[3]] to LEGAL location (3193.200    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[2]] to LEGAL location (3298.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[1]] to LEGAL location (3404.400    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hrdata[0]] to LEGAL location (3511.200   16.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[31]] to LEGAL location ( 310.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[30]] to LEGAL location ( 414.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[29]] to LEGAL location ( 517.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[28]] to LEGAL location ( 620.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[27]] to LEGAL location ( 723.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[26]] to LEGAL location ( 826.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[25]] to LEGAL location ( 930.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[24]] to LEGAL location (1033.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[23]] to LEGAL location (1136.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[22]] to LEGAL location (1239.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[21]] to LEGAL location (1342.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[20]] to LEGAL location (1446.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[19]] to LEGAL location (1549.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[18]] to LEGAL location (1652.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[17]] to LEGAL location (1755.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[16]] to LEGAL location (1858.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[15]] to LEGAL location (1962.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[14]] to LEGAL location (2065.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[13]] to LEGAL location (2168.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[12]] to LEGAL location (2271.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[11]] to LEGAL location (2374.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[10]] to LEGAL location (2478.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[9]] to LEGAL location (2581.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[8]] to LEGAL location (2684.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[7]] to LEGAL location (2787.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[6]] to LEGAL location (2890.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[5]] to LEGAL location (2994.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[4]] to LEGAL location (3097.200 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[3]] to LEGAL location (3200.400 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[2]] to LEGAL location (3303.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[1]] to LEGAL location (3406.800 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hrdata[0]] to LEGAL location (3511.200 3475.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[31]] to LEGAL location (   0.000 1774.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[30]] to LEGAL location (   0.000 1828.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[29]] to LEGAL location (   0.000 1885.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[28]] to LEGAL location (   0.000 1939.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[27]] to LEGAL location (   0.000 1996.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[26]] to LEGAL location (   0.000 2050.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[25]] to LEGAL location (   0.000 2107.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[24]] to LEGAL location (   0.000 2161.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[23]] to LEGAL location (   0.000 2218.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[21]] to LEGAL location (   0.000 2329.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[20]] to LEGAL location (   0.000 2383.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[19]] to LEGAL location (   0.000 2437.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[18]] to LEGAL location (   0.000 2494.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[17]] to LEGAL location (   0.000 2548.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[16]] to LEGAL location (   0.000 2605.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[15]] to LEGAL location (   0.000 2659.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[14]] to LEGAL location (   0.000 2716.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[13]] to LEGAL location (   0.000 2770.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[12]] to LEGAL location (   0.000 2827.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[11]] to LEGAL location (   0.000 2881.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[10]] to LEGAL location (   0.000 2938.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[9]] to LEGAL location (   0.000 2992.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[8]] to LEGAL location (   0.000 3049.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[7]] to LEGAL location (   0.000 3103.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[6]] to LEGAL location (   0.000 3160.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[5]] to LEGAL location (   0.000 3214.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[4]] to LEGAL location (   0.000 3271.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[3]] to LEGAL location (   0.000 3325.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[2]] to LEGAL location (   0.000 3382.500 3 )
[04/27 18:49:36     12s] Moving Pin [m_hwdata[0]] to LEGAL location (   0.000 3475.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[31]] to LEGAL location (3511.200 1774.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[30]] to LEGAL location (3511.200 1828.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[29]] to LEGAL location (3511.200 1885.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[28]] to LEGAL location (3511.200 1939.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[27]] to LEGAL location (3511.200 1996.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[26]] to LEGAL location (3511.200 2050.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[25]] to LEGAL location (3511.200 2107.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[24]] to LEGAL location (3511.200 2161.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[23]] to LEGAL location (3511.200 2218.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[21]] to LEGAL location (3511.200 2329.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[20]] to LEGAL location (3511.200 2383.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[19]] to LEGAL location (3511.200 2437.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[18]] to LEGAL location (3511.200 2494.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[17]] to LEGAL location (3511.200 2548.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[16]] to LEGAL location (3511.200 2605.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[15]] to LEGAL location (3511.200 2659.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[14]] to LEGAL location (3511.200 2716.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[13]] to LEGAL location (3511.200 2770.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[12]] to LEGAL location (3511.200 2827.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[11]] to LEGAL location (3511.200 2881.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[10]] to LEGAL location (3511.200 2938.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[9]] to LEGAL location (3511.200 2992.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[8]] to LEGAL location (3511.200 3049.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[7]] to LEGAL location (3511.200 3103.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[6]] to LEGAL location (3511.200 3160.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[5]] to LEGAL location (3511.200 3214.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[4]] to LEGAL location (3511.200 3271.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[3]] to LEGAL location (3511.200 3325.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[2]] to LEGAL location (3511.200 3382.500 3 )
[04/27 18:49:36     12s] Moving Pin [s_hwdata[0]] to LEGAL location (3498.000 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hwrite] to LEGAL location ( 106.800    0.000 2 )
[04/27 18:49:36     12s] Moving Pin [s_hready] to LEGAL location ( 207.600 3492.000 2 )
[04/27 18:49:36     12s] Moving Pin [m_hready] to LEGAL location ( 212.400    0.000 2 )
[04/27 18:49:36     12s] Summary report for top level: [Top_Level] 
[04/27 18:49:36     12s] 	Total Pads                         : 0
[04/27 18:49:36     12s] 	Total Pins                         : 198
[04/27 18:49:36     12s] 	Legally Assigned Pins              : 198
[04/27 18:49:36     12s] 	Illegally Assigned Pins            : 0
[04/27 18:49:36     12s] 	Unplaced Pins                      : 0
[04/27 18:49:36     12s] 	Constant/Spl Net Pins              : 0
[04/27 18:49:36     12s] 	Internal Pins                      : 0
[04/27 18:49:36     12s] 	Legally Assigned Feedthrough Pins  : 0
[04/27 18:49:36     12s] 	Illegally Assigned Feedthrough Pins: 0
[04/27 18:49:36     12s] End of Summary report
[04/27 18:49:36     12s] 188 pin(s) of the Partition Top_Level were legalized.
[04/27 18:49:36     12s] End pin legalization for the partition [Top_Level].
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] #- End legalizePin (date=04/27 18:49:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=717.2M, current mem=717.2M)
[04/27 18:49:36     12s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[04/27 18:49:36     12s] #- Begin addRing (date=04/27 18:49:36, mem=717.2M)
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:49:36     12s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:49:36     12s] 
[04/27 18:49:36     12s] Ring generation is complete; vias are now being generated.
[04/27 18:49:36     12s] addRing created 8 wires.
[04/27 18:49:36     12s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[04/27 18:49:36     12s] +--------+----------------+----------------+
[04/27 18:49:36     12s] |  Layer |     Created    |     Deleted    |
[04/27 18:49:36     12s] +--------+----------------+----------------+
[04/27 18:49:36     12s] | metal1 |        4       |       NA       |
[04/27 18:49:36     12s] |   via  |        8       |        0       |
[04/27 18:49:36     12s] | metal2 |        4       |       NA       |
[04/27 18:49:36     12s] +--------+----------------+----------------+
[04/27 18:49:36     12s] #- End addRing (date=04/27 18:49:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=717.2M, current mem=717.2M)
[04/27 18:49:36     12s] <CMD> setPlaceMode -congEffort medium
[04/27 18:49:36     12s] <CMD> placeDesign -inPlaceOpt
[04/27 18:49:36     12s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 18:49:36     12s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 18:49:36     13s] *** Starting placeDesign concurrent flow ***
[04/27 18:49:36     13s] **INFO: Enable pre-place timing setting for timing analysis
[04/27 18:49:36     13s] Set Using Default Delay Limit as 101.
[04/27 18:49:36     13s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/27 18:49:36     13s] Set Default Net Delay as 0 ps.
[04/27 18:49:36     13s] Set Default Net Load as 0 pF. 
[04/27 18:49:36     13s] **INFO: Analyzing IO path groups for slack adjustment
[04/27 18:49:37     13s] Effort level <high> specified for reg2reg_tmp.14487 path_group
[04/27 18:49:37     13s] #################################################################################
[04/27 18:49:37     13s] # Design Stage: PreRoute
[04/27 18:49:37     13s] # Design Name: Top_Level
[04/27 18:49:37     13s] # Design Mode: 90nm
[04/27 18:49:37     13s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:49:37     13s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:49:37     13s] # Signoff Settings: SI Off 
[04/27 18:49:37     13s] #################################################################################
[04/27 18:49:37     13s] Calculate delays in Single mode...
[04/27 18:49:37     13s] Topological Sorting (CPU = 0:00:00.0, MEM = 717.2M, InitMEM = 717.2M)
[04/27 18:49:37     14s] siFlow : Timing analysis mode is single, using late cdB files
[04/27 18:49:39     16s] Total number of fetched objects 15337
[04/27 18:49:39     16s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:49:39     16s] End delay calculation. (MEM=876.691 CPU=0:00:02.1 REAL=0:00:02.0)
[04/27 18:49:39     16s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 876.7M) ***
[04/27 18:49:40     16s] **INFO: Disable pre-place timing setting for timing analysis
[04/27 18:49:40     16s] Set Using Default Delay Limit as 1000.
[04/27 18:49:40     16s] Set Default Net Delay as 1000 ps.
[04/27 18:49:40     16s] Set Default Net Load as 0.5 pF. 
[04/27 18:49:40     16s] *** Start deleteBufferTree ***
[04/27 18:49:40     17s] Info: Detect buffers to remove automatically.
[04/27 18:49:40     17s] Analyzing netlist ...
[04/27 18:49:40     17s] Updating netlist
[04/27 18:49:41     17s] 
[04/27 18:49:41     17s] *summary: 754 instances (buffers/inverters) removed
[04/27 18:49:41     17s] *** Finish deleteBufferTree (0:00:00.9) ***
[04/27 18:49:41     17s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 18:49:41     17s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 18:49:41     17s] Deleted 0 physical inst  (cell - / prefix -).
[04/27 18:49:41     17s] Extracting standard cell pins and blockage ...... 
[04/27 18:49:41     17s] Pin and blockage extraction finished
[04/27 18:49:41     17s] Extracting macro/IO cell pins and blockage ...... 
[04/27 18:49:41     17s] Pin and blockage extraction finished
[04/27 18:49:41     17s] *** Starting "NanoPlace(TM) placement v#1 (mem=862.4M)" ...
[04/27 18:49:41     17s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 18:49:41     17s] #std cell=14276 (0 fixed + 14276 movable) #block=0 (0 floating + 0 preplaced)
[04/27 18:49:41     17s] #ioInst=0 #net=14646 #term=46223 #term/net=3.16, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=168
[04/27 18:49:41     17s] stdCell: 14276 single + 0 double + 0 multi
[04/27 18:49:41     17s] Total standard cell length = 226.7448 (mm), area = 6.8023 (mm^2)
[04/27 18:49:41     17s] Core basic site is core
[04/27 18:49:41     17s] Estimated cell power/ground rail width = 3.750 um
[04/27 18:49:41     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:49:41     17s] Apply auto density screen in pre-place stage.
[04/27 18:49:41     17s] Auto density screen increases utilization from 0.588 to 0.589
[04/27 18:49:41     17s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.4M
[04/27 18:49:41     17s] Average module density = 0.589.
[04/27 18:49:41     17s] Density for the design = 0.589.
[04/27 18:49:41     17s]        = stdcell_area 94477 sites (6802344 um^2) / alloc_area 160339 sites (11544397 um^2).
[04/27 18:49:41     17s] Pin Density = 0.2879.
[04/27 18:49:41     17s]             = total # of pins 46223 / total area 160573.
[04/27 18:49:41     17s] Initial padding reaches pin density 0.411 for top
[04/27 18:49:41     17s] Initial padding increases density from 0.589 to 0.950 for top
[04/27 18:49:41     17s] === lastAutoLevel = 8 
[04/27 18:49:41     17s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 18:49:42     18s] Iteration  1: Total net bbox = 7.350e+05 (3.81e+05 3.54e+05)
[04/27 18:49:42     18s]               Est.  stn bbox = 7.826e+05 (4.03e+05 3.79e+05)
[04/27 18:49:42     18s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 872.4M
[04/27 18:49:42     18s] Iteration  2: Total net bbox = 7.350e+05 (3.81e+05 3.54e+05)
[04/27 18:49:42     18s]               Est.  stn bbox = 7.826e+05 (4.03e+05 3.79e+05)
[04/27 18:49:42     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 872.4M
[04/27 18:49:42     18s] exp_mt_sequential is set from setPlaceMode option to 1
[04/27 18:49:42     18s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/27 18:49:42     18s] place_exp_mt_interval set to default 32
[04/27 18:49:42     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/27 18:49:46     22s] Iteration  3: Total net bbox = 4.539e+05 (1.97e+05 2.57e+05)
[04/27 18:49:46     22s]               Est.  stn bbox = 5.807e+05 (2.61e+05 3.20e+05)
[04/27 18:49:46     22s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 888.4M
[04/27 18:49:54     29s] Iteration  4: Total net bbox = 1.589e+06 (6.99e+05 8.90e+05)
[04/27 18:49:54     29s]               Est.  stn bbox = 1.882e+06 (8.19e+05 1.06e+06)
[04/27 18:49:54     29s]               cpu = 0:00:07.5 real = 0:00:08.0 mem = 888.4M
[04/27 18:50:00     36s] Iteration  5: Total net bbox = 1.594e+06 (6.96e+05 8.98e+05)
[04/27 18:50:00     36s]               Est.  stn bbox = 1.912e+06 (8.15e+05 1.10e+06)
[04/27 18:50:00     36s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 888.4M
[04/27 18:50:07     42s] Iteration  6: Total net bbox = 1.612e+06 (7.21e+05 8.91e+05)
[04/27 18:50:07     42s]               Est.  stn bbox = 1.945e+06 (8.48e+05 1.10e+06)
[04/27 18:50:07     42s]               cpu = 0:00:06.5 real = 0:00:07.0 mem = 918.4M
[04/27 18:50:07     42s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:50:07     42s] enableMT= 3
[04/27 18:50:07     42s] useHNameCompare= 3 (lazy mode)
[04/27 18:50:07     42s] doMTMainInit= 1
[04/27 18:50:07     42s] doMTFlushLazyWireDelete= 1
[04/27 18:50:07     42s] useFastLRoute= 0
[04/27 18:50:07     42s] useFastCRoute= 1
[04/27 18:50:07     42s] doMTNetInitAdjWires= 1
[04/27 18:50:07     42s] wireMPoolNoThreadCheck= 1
[04/27 18:50:07     42s] allMPoolNoThreadCheck= 1
[04/27 18:50:07     42s] doNotUseMPoolInCRoute= 1
[04/27 18:50:07     42s] doMTSprFixZeroViaCodes= 1
[04/27 18:50:07     42s] doMTDtrRoute1CleanupA= 1
[04/27 18:50:07     42s] doMTDtrRoute1CleanupB= 1
[04/27 18:50:07     42s] doMTWireLenCalc= 0
[04/27 18:50:07     42s] doSkipQALenRecalc= 1
[04/27 18:50:07     42s] doMTMainCleanup= 1
[04/27 18:50:07     42s] doMTMoveCellTermsToMSLayer= 1
[04/27 18:50:07     42s] doMTConvertWiresToNewViaCode= 1
[04/27 18:50:07     42s] doMTRemoveAntenna= 1
[04/27 18:50:07     42s] doMTCheckConnectivity= 1
[04/27 18:50:07     42s] enableRuntimeLog= 0
[04/27 18:50:07     42s] Congestion driven padding in post-place stage.
[04/27 18:50:07     43s] Congestion driven padding increases utilization from 0.950 to 0.951
[04/27 18:50:07     43s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:13     48s] Iteration  7: Total net bbox = 1.668e+06 (7.69e+05 9.00e+05)
[04/27 18:50:13     48s]               Est.  stn bbox = 2.007e+06 (8.98e+05 1.11e+06)
[04/27 18:50:13     48s]               cpu = 0:00:06.1 real = 0:00:06.0 mem = 902.4M
[04/27 18:50:13     48s] Iteration  8: Total net bbox = 1.668e+06 (7.69e+05 9.00e+05)
[04/27 18:50:13     48s]               Est.  stn bbox = 2.007e+06 (8.98e+05 1.11e+06)
[04/27 18:50:13     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:18     54s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:50:19     54s] Congestion driven padding in post-place stage.
[04/27 18:50:19     54s] Congestion driven padding increases utilization from 0.951 to 0.951
[04/27 18:50:19     54s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:23     58s] Iteration  9: Total net bbox = 1.657e+06 (7.70e+05 8.87e+05)
[04/27 18:50:23     58s]               Est.  stn bbox = 2.009e+06 (9.08e+05 1.10e+06)
[04/27 18:50:23     58s]               cpu = 0:00:10.1 real = 0:00:10.0 mem = 902.4M
[04/27 18:50:23     58s] Iteration 10: Total net bbox = 1.657e+06 (7.70e+05 8.87e+05)
[04/27 18:50:23     58s]               Est.  stn bbox = 2.009e+06 (9.08e+05 1.10e+06)
[04/27 18:50:23     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:40     75s] Iteration 11: Total net bbox = 1.867e+06 (8.60e+05 1.01e+06)
[04/27 18:50:40     75s]               Est.  stn bbox = 2.228e+06 (1.00e+06 1.23e+06)
[04/27 18:50:40     75s]               cpu = 0:00:16.9 real = 0:00:17.0 mem = 902.4M
[04/27 18:50:40     75s] Iteration 12: Total net bbox = 1.867e+06 (8.60e+05 1.01e+06)
[04/27 18:50:40     75s]               Est.  stn bbox = 2.228e+06 (1.00e+06 1.23e+06)
[04/27 18:50:40     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:40     75s] Iteration 13: Total net bbox = 1.867e+06 (8.60e+05 1.01e+06)
[04/27 18:50:40     75s]               Est.  stn bbox = 2.228e+06 (1.00e+06 1.23e+06)
[04/27 18:50:40     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 902.4M
[04/27 18:50:40     75s] *** cost = 1.867e+06 (8.60e+05 1.01e+06) (cpu for global=0:00:58.1) real=0:00:59.0***
[04/27 18:50:40     75s] Core Placement runtime cpu: 0:00:57.4 real: 0:00:58.0
[04/27 18:50:40     75s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 18:50:40     75s] Type 'man IMPSP-9025' for more detail.
[04/27 18:50:40     75s] #spOpts: mergeVia=F 
[04/27 18:50:40     75s] Core basic site is core
[04/27 18:50:40     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:50:40     75s] *** Starting refinePlace (0:01:16 mem=902.4M) ***
[04/27 18:50:40     75s] Total net bbox length = 1.867e+06 (8.599e+05 1.007e+06) (ext = 4.546e+04)
[04/27 18:50:40     75s] Starting refinePlace ...
[04/27 18:50:40     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:50:40     76s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[04/27 18:50:40     76s] Density distribution unevenness ratio = 6.377%
[04/27 18:50:40     76s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:50:40     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=902.4MB) @(0:01:16 - 0:01:16).
[04/27 18:50:40     76s] Move report: preRPlace moves 14275 insts, mean move: 9.18 um, max move: 49.69 um
[04/27 18:50:40     76s] 	Max move on inst (AHB_DUT/I/U419): (70.93, 2018.42) --> (103.20, 2001.00)
[04/27 18:50:40     76s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 18:50:40     76s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:50:40     76s] Placement tweakage begins.
[04/27 18:50:40     76s] wire length = 2.367e+06
[04/27 18:50:42     78s] wire length = 2.254e+06
[04/27 18:50:42     78s] Placement tweakage ends.
[04/27 18:50:42     78s] Move report: tweak moves 3533 insts, mean move: 24.71 um, max move: 214.80 um
[04/27 18:50:42     78s] 	Max move on inst (EDC_DUT/E7/U222): (1660.80, 861.00) --> (1596.00, 1011.00)
[04/27 18:50:42     78s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=902.4MB) @(0:01:16 - 0:01:18).
[04/27 18:50:42     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:50:42     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=902.4MB) @(0:01:18 - 0:01:19).
[04/27 18:50:42     78s] Move report: Detail placement moves 14275 insts, mean move: 13.90 um, max move: 208.16 um
[04/27 18:50:42     78s] 	Max move on inst (EDC_DUT/E7/U222): (1660.36, 867.20) --> (1596.00, 1011.00)
[04/27 18:50:42     78s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 902.4MB
[04/27 18:50:42     78s] Statistics of distance of Instance movement in refine placement:
[04/27 18:50:42     78s]   maximum (X+Y) =       208.16 um
[04/27 18:50:42     78s]   inst (EDC_DUT/E7/U222) with max move: (1660.36, 867.199) -> (1596, 1011)
[04/27 18:50:42     78s]   mean    (X+Y) =        13.90 um
[04/27 18:50:42     78s] Total instances flipped for WireLenOpt: 619
[04/27 18:50:42     78s] Total instances flipped, including legalization: 1
[04/27 18:50:42     78s] Summary Report:
[04/27 18:50:42     78s] Instances move: 14275 (out of 14276 movable)
[04/27 18:50:42     78s] Instances flipped: 1
[04/27 18:50:42     78s] Mean displacement: 13.90 um
[04/27 18:50:42     78s] Max displacement: 208.16 um (Instance: EDC_DUT/E7/U222) (1660.36, 867.199) -> (1596, 1011)
[04/27 18:50:42     78s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 18:50:42     78s] Total instances moved : 14275
[04/27 18:50:42     78s] Total net bbox length = 1.798e+06 (7.888e+05 1.009e+06) (ext = 4.452e+04)
[04/27 18:50:42     78s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 902.4MB
[04/27 18:50:42     78s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=902.4MB) @(0:01:16 - 0:01:19).
[04/27 18:50:42     78s] *** Finished refinePlace (0:01:19 mem=902.4M) ***
[04/27 18:50:42     78s] *** End of Placement (cpu=0:01:01, real=0:01:01, mem=902.4M) ***
[04/27 18:50:42     78s] #spOpts: mergeVia=F 
[04/27 18:50:42     78s] Core basic site is core
[04/27 18:50:42     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:50:42     78s] default core: bins with density >  0.75 = 2.78 % ( 4 / 144 )
[04/27 18:50:42     78s] Density distribution unevenness ratio = 6.376%
[04/27 18:50:42     78s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[04/27 18:50:42     78s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:50:42     78s] Core basic site is core
[04/27 18:50:42     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:50:42     78s] #spOpts: mergeVia=F 
[04/27 18:50:42     78s] GigaOpt running with 1 threads.
[04/27 18:50:42     78s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:50:42     78s] #spOpts: mergeVia=F 
[04/27 18:50:42     78s] Summary for sequential cells idenfication: 
[04/27 18:50:42     78s] Identified SBFF number: 3
[04/27 18:50:42     78s] Identified MBFF number: 0
[04/27 18:50:42     78s] Not identified SBFF number: 0
[04/27 18:50:42     78s] Not identified MBFF number: 0
[04/27 18:50:42     78s] Number of sequential cells which are not FFs: 1
[04/27 18:50:42     78s] 
[04/27 18:50:42     78s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:50:42     78s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:50:42     78s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:50:42     78s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:50:42     78s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:50:42     78s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:50:42     78s] 	...
[04/27 18:50:42     78s] 	Reporting only the 20 first cells found...
[04/27 18:50:42     78s] 
[04/27 18:50:42     78s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.7M, totSessionCpu=0:01:19 **
[04/27 18:50:43     78s] Added -handlePreroute to trialRouteMode
[04/27 18:50:43     78s] *** optDesign -preCTS ***
[04/27 18:50:43     78s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 18:50:43     78s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 18:50:43     78s] Hold Target Slack: user slack 0
[04/27 18:50:43     78s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/27 18:50:43     78s] Summary for sequential cells idenfication: 
[04/27 18:50:43     78s] Identified SBFF number: 3
[04/27 18:50:43     78s] Identified MBFF number: 0
[04/27 18:50:43     78s] Not identified SBFF number: 0
[04/27 18:50:43     78s] Not identified MBFF number: 0
[04/27 18:50:43     78s] Number of sequential cells which are not FFs: 1
[04/27 18:50:43     78s] 
[04/27 18:50:43     78s] Start to check current routing status for nets...
[04/27 18:50:43     78s] Using hname+ instead name for net compare
[04/27 18:50:43     78s] All nets will be re-routed.
[04/27 18:50:43     78s] End to check current routing status for nets (mem=874.7M)
[04/27 18:50:43     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=874.7M
[04/27 18:50:43     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=874.7M
[04/27 18:50:43     78s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:50:43     78s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:50:43     78s] [PSP] Initial Peak syMemory usage = 874.7 MB
[04/27 18:50:43     78s] (I)       Reading DB...
[04/27 18:50:43     79s] (I)       congestionReportName   : 
[04/27 18:50:43     79s] (I)       layerRangeFor2DCongestion : 
[04/27 18:50:43     79s] (I)       buildTerm2TermWires    : 1
[04/27 18:50:43     79s] (I)       doTrackAssignment      : 1
[04/27 18:50:43     79s] (I)       dumpBookshelfFiles     : 0
[04/27 18:50:43     79s] (I)       numThreads             : 1
[04/27 18:50:43     79s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:50:43     79s] (I)       honorPin               : false
[04/27 18:50:43     79s] (I)       honorPinGuide          : true
[04/27 18:50:43     79s] (I)       honorPartition         : false
[04/27 18:50:43     79s] (I)       allowPartitionCrossover: false
[04/27 18:50:43     79s] (I)       honorSingleEntry       : true
[04/27 18:50:43     79s] (I)       honorSingleEntryStrong : true
[04/27 18:50:43     79s] (I)       handleViaSpacingRule   : false
[04/27 18:50:43     79s] (I)       handleEolSpacingRule   : false
[04/27 18:50:43     79s] (I)       PDConstraint           : none
[04/27 18:50:43     79s] (I)       expBetterNDRHandling   : false
[04/27 18:50:43     79s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:50:43     79s] (I)       routingEffortLevel     : 3
[04/27 18:50:43     79s] (I)       effortLevel            : standard
[04/27 18:50:43     79s] [NR-eGR] minRouteLayer          : 2
[04/27 18:50:43     79s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:50:43     79s] (I)       numRowsPerGCell        : 1
[04/27 18:50:43     79s] (I)       speedUpLargeDesign     : 0
[04/27 18:50:43     79s] (I)       speedUpBlkViolationClean: 1
[04/27 18:50:43     79s] (I)       multiThreadingTA       : 1
[04/27 18:50:43     79s] (I)       blockedPinEscape       : 1
[04/27 18:50:43     79s] (I)       blkAwareLayerSwitching : 1
[04/27 18:50:43     79s] (I)       betterClockWireModeling: 1
[04/27 18:50:43     79s] (I)       congestionCleanMode    : 0
[04/27 18:50:43     79s] (I)       optimizationMode       : false
[04/27 18:50:43     79s] (I)       routeSecondPG          : false
[04/27 18:50:43     79s] (I)       punchThroughDistance   : 500.00
[04/27 18:50:43     79s] (I)       scenicBound            : 1.15
[04/27 18:50:43     79s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:50:43     79s] (I)       source-to-sink ratio   : 0.00
[04/27 18:50:43     79s] (I)       targetCongestionRatioH : 1.00
[04/27 18:50:43     79s] (I)       targetCongestionRatioV : 1.00
[04/27 18:50:43     79s] (I)       layerCongestionRatio   : 0.70
[04/27 18:50:43     79s] (I)       m1CongestionRatio      : 0.10
[04/27 18:50:43     79s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:50:43     79s] (I)       localRouteEffort       : 1.00
[04/27 18:50:43     79s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:50:43     79s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:50:43     79s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:50:43     79s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:50:43     79s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:50:43     79s] (I)       blockTrack             : 
[04/27 18:50:43     79s] (I)       routeVias              : 
[04/27 18:50:43     79s] (I)       readTROption           : true
[04/27 18:50:43     79s] (I)       extraSpacingFactor     : 1.00
[04/27 18:50:43     79s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:50:43     79s] (I)       routeSelectedNetsOnly  : false
[04/27 18:50:43     79s] (I)       before initializing RouteDB syMemory usage = 880.2 MB
[04/27 18:50:43     79s] (I)       starting read tracks
[04/27 18:50:43     79s] (I)       build grid graph
[04/27 18:50:43     79s] (I)       build grid graph start
[04/27 18:50:43     79s] [NR-eGR] Layer1 has no routable track
[04/27 18:50:43     79s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:50:43     79s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:50:43     79s] (I)       build grid graph end
[04/27 18:50:43     79s] (I)       numViaLayers=2
[04/27 18:50:43     79s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:50:43     79s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:50:43     79s] (I)       end build via table
[04/27 18:50:43     79s] [NR-eGR] numRoutingBlks=0 numInstBlks=3445 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:50:43     79s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:50:43     79s] (I)       readDataFromPlaceDB
[04/27 18:50:43     79s] (I)       Read net information..
[04/27 18:50:43     79s] [NR-eGR] Read numTotalNets=14646  numIgnoredNets=0
[04/27 18:50:43     79s] (I)       Read testcase time = 0.000 seconds
[04/27 18:50:43     79s] 
[04/27 18:50:43     79s] (I)       build grid graph start
[04/27 18:50:43     79s] (I)       build grid graph end
[04/27 18:50:43     79s] (I)       Model blockage into capacity
[04/27 18:50:43     79s] (I)       Read numBlocks=32054  numPreroutedWires=0  numCapScreens=0
[04/27 18:50:43     79s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:50:43     79s] (I)       blocked area on Layer2 : 6285273120000  (51.26%)
[04/27 18:50:43     79s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:50:43     79s] (I)       Modeling time = 0.010 seconds
[04/27 18:50:43     79s] 
[04/27 18:50:43     79s] (I)       totalPins=46224  totalGlobalPin=41842 (90.52%)
[04/27 18:50:43     79s] (I)       Number of ignored nets = 0
[04/27 18:50:43     79s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:50:43     79s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:50:43     79s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:50:43     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:50:43     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:50:43     79s] (I)       Before initializing earlyGlobalRoute syMemory usage = 882.5 MB
[04/27 18:50:43     79s] (I)       Layer1  viaCost=200.00
[04/27 18:50:43     79s] (I)       Layer2  viaCost=100.00
[04/27 18:50:43     79s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:50:43     79s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:50:43     79s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:50:43     79s] (I)       Site Width          :  2400  (dbu)
[04/27 18:50:43     79s] (I)       Row Height          : 30000  (dbu)
[04/27 18:50:43     79s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:50:43     79s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:50:43     79s] (I)       grid                :   117   116     3
[04/27 18:50:43     79s] (I)       vertical capacity   :     0 30000     0
[04/27 18:50:43     79s] (I)       horizontal capacity :     0     0 30000
[04/27 18:50:43     79s] (I)       Default wire width  :   900   900  1500
[04/27 18:50:43     79s] (I)       Default wire space  :   900   900   900
[04/27 18:50:43     79s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:50:43     79s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:50:43     79s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:50:43     79s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:50:43     79s] (I)       Num of masks        :     1     1     1
[04/27 18:50:43     79s] (I)       Num of trim masks   :     0     0     0
[04/27 18:50:43     79s] (I)       --------------------------------------------------------
[04/27 18:50:43     79s] 
[04/27 18:50:43     79s] [NR-eGR] ============ Routing rule table ============
[04/27 18:50:43     79s] [NR-eGR] Rule id 0. Nets 14646 
[04/27 18:50:43     79s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:50:43     79s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:50:43     79s] [NR-eGR] ========================================
[04/27 18:50:43     79s] [NR-eGR] 
[04/27 18:50:43     79s] (I)       After initializing earlyGlobalRoute syMemory usage = 882.5 MB
[04/27 18:50:43     79s] (I)       Loading and dumping file time : 0.05 seconds
[04/27 18:50:43     79s] (I)       ============= Initialization =============
[04/27 18:50:43     79s] (I)       total 2D Cap : 259138 = (136188 H, 122950 V)
[04/27 18:50:43     79s] [NR-eGR] Layer group 1: route 14646 net(s) in layer range [2, 3]
[04/27 18:50:43     79s] (I)       ============  Phase 1a Route ============
[04/27 18:50:43     79s] (I)       Phase 1a runs 0.01 seconds
[04/27 18:50:43     79s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=6
[04/27 18:50:43     79s] (I)       Usage: 72677 = (33411 H, 39266 V) = (24.53% H, 31.94% V) = (1.002e+06um H, 1.178e+06um V)
[04/27 18:50:43     79s] (I)       
[04/27 18:50:43     79s] (I)       ============  Phase 1b Route ============
[04/27 18:50:43     79s] (I)       Phase 1b runs 0.00 seconds
[04/27 18:50:43     79s] (I)       Usage: 72724 = (33445 H, 39279 V) = (24.56% H, 31.95% V) = (1.003e+06um H, 1.178e+06um V)
[04/27 18:50:43     79s] (I)       
[04/27 18:50:43     79s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.77% V. EstWL: 2.181720e+06um
[04/27 18:50:43     79s] (I)       ============  Phase 1c Route ============
[04/27 18:50:43     79s] (I)       Level2 Grid: 24 x 24
[04/27 18:50:43     79s] (I)       Phase 1c runs 0.01 seconds
[04/27 18:50:43     79s] (I)       Usage: 72724 = (33445 H, 39279 V) = (24.56% H, 31.95% V) = (1.003e+06um H, 1.178e+06um V)
[04/27 18:50:43     79s] (I)       
[04/27 18:50:43     79s] (I)       ============  Phase 1d Route ============
[04/27 18:50:43     79s] (I)       Phase 1d runs 0.00 seconds
[04/27 18:50:43     79s] (I)       Usage: 72724 = (33445 H, 39279 V) = (24.56% H, 31.95% V) = (1.003e+06um H, 1.178e+06um V)
[04/27 18:50:43     79s] (I)       
[04/27 18:50:43     79s] (I)       ============  Phase 1e Route ============
[04/27 18:50:43     79s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:50:43     79s] (I)       Usage: 72724 = (33445 H, 39279 V) = (24.56% H, 31.95% V) = (1.003e+06um H, 1.178e+06um V)
[04/27 18:50:43     79s] (I)       
[04/27 18:50:43     79s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.74% V. EstWL: 2.181720e+06um
[04/27 18:50:43     79s] [NR-eGR] 
[04/27 18:50:43     79s] (I)       ============  Phase 1l Route ============
[04/27 18:50:43     79s] (I)       Phase 1l runs 0.01 seconds
[04/27 18:50:43     79s] (I)       Total Global Routing Runtime: 0.07 seconds
[04/27 18:50:43     79s] (I)       total 2D Cap : 263273 = (136188 H, 127085 V)
[04/27 18:50:43     79s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 2.29% V
[04/27 18:50:43     79s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 2.68% V
[04/27 18:50:43     79s] (I)       ============= track Assignment ============
[04/27 18:50:43     79s] (I)       extract Global 3D Wires
[04/27 18:50:43     79s] (I)       Extract Global WL : time=0.00
[04/27 18:50:43     79s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:50:43     79s] (I)       Initialization real time=0.00 seconds
[04/27 18:50:43     79s] (I)       Kernel real time=0.12 seconds
[04/27 18:50:43     79s] (I)       End Greedy Track Assignment
[04/27 18:50:43     79s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46056
[04/27 18:50:43     79s] [NR-eGR] Layer2(metal2)(V) length: 1.263668e+06um, number of vias: 71972
[04/27 18:50:43     79s] [NR-eGR] Layer3(metal3)(H) length: 1.103968e+06um, number of vias: 0
[04/27 18:50:43     79s] [NR-eGR] Total length: 2.367635e+06um, number of vias: 118028
[04/27 18:50:43     79s] [NR-eGR] End Peak syMemory usage = 873.1 MB
[04/27 18:50:43     79s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[04/27 18:50:43     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=870.8M
[04/27 18:50:43     79s] Updating RC grid for preRoute extraction ...
[04/27 18:50:43     79s] Initializing multi-corner capacitance tables ... 
[04/27 18:50:43     79s] Initializing multi-corner resistance tables ...
[04/27 18:50:43     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=876.8M
[04/27 18:50:43     79s] Extraction called for design 'Top_Level' of instances=14276 and nets=15023 using extraction engine 'preRoute' .
[04/27 18:50:43     79s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:50:43     79s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:50:43     79s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:50:43     79s] RC Extraction called in multi-corner(1) mode.
[04/27 18:50:43     79s] RCMode: PreRoute
[04/27 18:50:43     79s]       RC Corner Indexes            0   
[04/27 18:50:43     79s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:50:43     79s] Resistance Scaling Factor    : 1.00000 
[04/27 18:50:43     79s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:50:43     79s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:50:43     79s] Shrink Factor                : 1.00000
[04/27 18:50:43     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:50:43     79s] Using capacitance table file ...
[04/27 18:50:43     79s] Updating RC grid for preRoute extraction ...
[04/27 18:50:43     79s] Initializing multi-corner capacitance tables ... 
[04/27 18:50:43     79s] Initializing multi-corner resistance tables ...
[04/27 18:50:43     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 876.797M)
[04/27 18:50:43     79s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/27 18:50:43     79s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:50:43     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=876.8M
[04/27 18:50:43     79s] #spOpts: mergeVia=F 
[04/27 18:50:43     79s] Core basic site is core
[04/27 18:50:43     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:50:43     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=876.8M
[04/27 18:50:43     79s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:50:43     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=870.8M
[04/27 18:50:43     79s] #spOpts: mergeVia=F 
[04/27 18:50:43     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=870.8M
[04/27 18:50:43     79s] *** Starting optimizing excluded clock nets MEM= 870.8M) ***
[04/27 18:50:44     80s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.6  MEM= 879.3M) ***
[04/27 18:50:44     80s] #################################################################################
[04/27 18:50:44     80s] # Design Stage: PreRoute
[04/27 18:50:44     80s] # Design Name: Top_Level
[04/27 18:50:44     80s] # Design Mode: 90nm
[04/27 18:50:44     80s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:50:44     80s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:50:44     80s] # Signoff Settings: SI Off 
[04/27 18:50:44     80s] #################################################################################
[04/27 18:50:44     80s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:50:44     80s] Calculate delays in Single mode...
[04/27 18:50:44     80s] Topological Sorting (CPU = 0:00:00.0, MEM = 879.5M, InitMEM = 877.3M)
[04/27 18:50:57     93s] Total number of fetched objects 14649
[04/27 18:50:57     93s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:50:57     93s] End delay calculation. (MEM=923.078 CPU=0:00:12.9 REAL=0:00:13.0)
[04/27 18:50:57     93s] *** CDM Built up (cpu=0:00:13.2  real=0:00:13.0  mem= 923.1M) ***
[04/27 18:50:57     93s] The useful skew maximum allowed delay is: 0.3
[04/27 18:50:58     94s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:50:58     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:50:58     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] *info: There are 3 candidate Buffer cells
[04/27 18:50:58     94s] *info: There are 4 candidate Inverter cells
[04/27 18:50:58     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=923.1M
[04/27 18:50:58     94s] 
[04/27 18:50:58     94s] Netlist preparation processing... 
[04/27 18:50:58     94s] Removed 351 instances
[04/27 18:50:58     94s] *info: Marking 0 isolation instances dont touch
[04/27 18:50:58     94s] *info: Marking 0 level shifter instances dont touch
[04/27 18:50:59     95s] Begin: GigaOpt high fanout net optimization
[04/27 18:50:59     95s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:50:59     95s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:50:59     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=939.9M
[04/27 18:50:59     95s] #spOpts: mergeVia=F 
[04/27 18:50:59     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=939.9M
[04/27 18:50:59     95s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=939.9M
[04/27 18:50:59     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=939.9M
[04/27 18:51:00     96s] +----------+---------+--------+---------+------------+--------+
[04/27 18:51:00     96s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/27 18:51:00     96s] +----------+---------+--------+---------+------------+--------+
[04/27 18:51:00     96s] |    57.38%|        -| -18.879|-5422.393|   0:00:00.0| 1073.4M|
[04/27 18:51:00     96s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/27 18:51:04    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:04    100s] |    57.86%|      118| -18.879|-5528.471|   0:00:04.0| 1078.4M|
[04/27 18:51:04    100s] +----------+---------+--------+---------+------------+--------+
[04/27 18:51:04    100s] 
[04/27 18:51:04    100s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=1078.4M) ***
[04/27 18:51:04    100s] 
[04/27 18:51:04    100s] ###############################################################################
[04/27 18:51:04    100s] #
[04/27 18:51:04    100s] #  Large fanout net report:  
[04/27 18:51:04    100s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[04/27 18:51:04    100s] #     - current density: 57.86
[04/27 18:51:04    100s] #
[04/27 18:51:04    100s] #  List of high fanout nets:
[04/27 18:51:04    100s] #        Net(1):  AHB_DUT/III/n208: (fanouts = 97)
[04/27 18:51:04    100s] #
[04/27 18:51:04    100s] ###############################################################################
[04/27 18:51:04    100s] 
[04/27 18:51:04    100s] 
[04/27 18:51:04    100s] =======================================================================
[04/27 18:51:04    100s]                 Reasons for remaining drv violations
[04/27 18:51:04    100s] =======================================================================
[04/27 18:51:04    100s] *info: Total 1 net(s) have violations which never been worked on.
[04/27 18:51:04    100s] 
[04/27 18:51:04    100s] End: GigaOpt high fanout net optimization
[04/27 18:51:04    100s] Begin: GigaOpt DRV Optimization
[04/27 18:51:04    100s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 18:51:04    100s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:04    100s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:51:04    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1053.3M
[04/27 18:51:04    100s] #spOpts: mergeVia=F 
[04/27 18:51:05    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1053.3M
[04/27 18:51:05    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1053.3M
[04/27 18:51:05    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1053.3M
[04/27 18:51:05    101s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:05    101s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:51:05    101s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:05    101s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:51:05    101s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:05    101s] Info: violation cost 277.187683 (cap = 276.187683, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/27 18:51:05    101s] |     0   |     0   |   284   |    284  |     0   |     0   |     0   |     0   | -18.88 |          0|          0|          0|  57.86  |            |           |
[04/27 18:51:11    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:11    107s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.67 |        232|         12|         60|  58.42  |   0:00:06.0|    1087.7M|
[04/27 18:51:11    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:11    107s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.67 |          0|          0|          0|  58.42  |   0:00:00.0|    1087.7M|
[04/27 18:51:11    107s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:11    107s] 
[04/27 18:51:11    107s] *** Finish DRV Fixing (cpu=0:00:06.2 real=0:00:06.0 mem=1087.7M) ***
[04/27 18:51:11    107s] 
[04/27 18:51:11    107s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[04/27 18:51:11    107s] End: GigaOpt DRV Optimization
[04/27 18:51:11    107s] **optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 935.9M, totSessionCpu=0:01:47 **
[04/27 18:51:11    107s] Begin: GigaOpt Global Optimization
[04/27 18:51:11    107s] *info: use new DP (enabled)
[04/27 18:51:11    107s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 18:51:11    107s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:11    107s] PhyDesignGrid: maxLocalDensity 1.20
[04/27 18:51:11    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=935.9M
[04/27 18:51:11    107s] #spOpts: mergeVia=F 
[04/27 18:51:11    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=935.9M
[04/27 18:51:11    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=941.9M
[04/27 18:51:11    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=941.9M
[04/27 18:51:12    108s] *info: 1 clock net excluded
[04/27 18:51:12    108s] *info: 2 special nets excluded.
[04/27 18:51:12    108s] *info: 695 no-driver nets excluded.
[04/27 18:51:13    109s] ** GigaOpt Global Opt WNS Slack -3.668  TNS Slack -550.056 
[04/27 18:51:13    109s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:13    109s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:51:13    109s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:13    109s] |  -3.668|-550.056|    58.42%|   0:00:00.0| 1092.4M|     osu05|  default| AHB_DUT/III/rrowpt_reg[31]/R             |
[04/27 18:51:17    113s] |  -1.420|-115.912|    58.58%|   0:00:04.0| 1142.1M|     osu05|  default| AHB_DUT/III/rcolpt_reg[15]/R             |
[04/27 18:51:19    114s] |  -1.145| -80.539|    58.60%|   0:00:02.0| 1142.1M|     osu05|  default| AHB_DUT/III/rcolpt_reg[15]/R             |
[04/27 18:51:19    115s] |  -1.145| -80.539|    58.60%|   0:00:00.0| 1142.1M|     osu05|  default| AHB_DUT/III/rcolpt_reg[15]/R             |
[04/27 18:51:19    115s] |  -0.927| -64.501|    58.61%|   0:00:00.0| 1142.1M|     osu05|  default| AHB_DUT/III/rrowpt_reg[31]/R             |
[04/27 18:51:21    117s] |  -0.633| -21.433|    58.62%|   0:00:02.0| 1142.1M|     osu05|  default| AHB_DUT/III/rrowpt_reg[31]/R             |
[04/27 18:51:22    118s] |  -0.561| -15.860|    58.63%|   0:00:01.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:22    118s] |  -0.561| -15.860|    58.63%|   0:00:00.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:22    118s] |  -0.561| -13.649|    58.63%|   0:00:00.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:23    119s] |  -0.561| -13.645|    58.64%|   0:00:01.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:23    119s] |  -0.561| -13.645|    58.64%|   0:00:00.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:23    119s] |  -0.561| -13.645|    58.64%|   0:00:00.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:23    119s] |  -0.561| -13.453|    58.64%|   0:00:00.0| 1142.1M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 18:51:23    119s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:23    119s] 
[04/27 18:51:23    119s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:09.4 real=0:00:10.0 mem=1142.1M) ***
[04/27 18:51:23    119s] 
[04/27 18:51:23    119s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.4 real=0:00:10.0 mem=1142.1M) ***
[04/27 18:51:23    119s] ** GigaOpt Global Opt End WNS Slack -0.561  TNS Slack -13.453 
[04/27 18:51:23    119s] Global Opt: restore maxLocalDensity to 3.0
[04/27 18:51:23    119s] End: GigaOpt Global Optimization
[04/27 18:51:23    119s] 
[04/27 18:51:23    119s] Active setup views:
[04/27 18:51:23    119s]  osu05
[04/27 18:51:23    119s]   Dominating endpoints: 0
[04/27 18:51:23    119s]   Dominating TNS: -0.000
[04/27 18:51:23    119s] 
[04/27 18:51:23    119s] *** Timing NOT met, worst failing slack is -0.561
[04/27 18:51:23    119s] *** Check timing (0:00:00.0)
[04/27 18:51:23    119s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:23    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=947.6M
[04/27 18:51:23    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=947.6M
[04/27 18:51:23    119s] **INFO: Flow update: Design is easy to close.
[04/27 18:51:24    120s] *** Timing NOT met, worst failing slack is -0.561
[04/27 18:51:24    120s] *** Check timing (0:00:00.0)
[04/27 18:51:24    120s] Begin: GigaOpt Optimization in WNS mode
[04/27 18:51:24    120s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:24    120s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:51:24    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=951.6M
[04/27 18:51:24    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=951.6M
[04/27 18:51:24    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=955.6M
[04/27 18:51:24    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=955.6M
[04/27 18:51:25    121s] *info: 1 clock net excluded
[04/27 18:51:25    121s] *info: 2 special nets excluded.
[04/27 18:51:25    121s] *info: 693 no-driver nets excluded.
[04/27 18:51:25    121s] Effort level <high> specified for reg2reg path_group
[04/27 18:51:26    122s] ** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -13.453 Density 58.64
[04/27 18:51:26    122s] Optimizer WNS Pass 0
[04/27 18:51:26    122s] Active Path Group: reg2reg  
[04/27 18:51:26    122s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:26    122s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:51:26    122s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:26    122s] |  -0.561|   -0.561| -13.453|  -13.453|    58.64%|   0:00:00.0| 1107.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    122s] |  -0.430|   -0.430| -12.596|  -12.596|    58.64%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    122s] |  -0.386|   -0.386| -11.910|  -11.910|    58.64%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[26]/D            |
[04/27 18:51:26    122s] |  -0.273|   -0.273|  -3.192|   -3.192|    58.65%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    122s] |  -0.208|   -0.208|  -2.938|   -2.938|    58.65%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    122s] |  -0.155|   -0.155|  -2.803|   -2.803|    58.65%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    122s] |  -0.150|   -0.150|  -1.284|   -1.284|    58.66%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:26    123s] |  -0.100|   -0.100|  -0.463|   -0.463|    58.66%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 18:51:27    123s] |  -0.057|   -0.057|  -0.243|   -0.243|    58.67%|   0:00:01.0| 1109.9M|     osu05|  reg2reg| B2_DUT/o_empty_reg/D                     |
[04/27 18:51:27    123s] |  -0.024|   -0.024|  -0.095|   -0.095|    58.68%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| EDC_DUT/E8/B1_reg[7]/D                   |
[04/27 18:51:27    123s] |   0.009|    0.009|   0.000|    0.000|    58.69%|   0:00:00.0| 1109.9M|     osu05|  reg2reg| EDC_DUT/E1/B1_reg[8]/D                   |
[04/27 18:51:28    124s] |   0.047|    0.015|   0.000|    0.000|    58.81%|   0:00:01.0| 1109.9M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[0]/D             |
[04/27 18:51:28    124s] |   0.080|    0.015|   0.000|    0.000|    58.89%|   0:00:00.0| 1129.0M|     osu05|  reg2reg| EDC_DUT/E4/temp_sum_reg[0]/D             |
[04/27 18:51:28    124s] |   0.080|    0.015|   0.000|    0.000|    58.89%|   0:00:00.0| 1129.0M|     osu05|  reg2reg| EDC_DUT/E4/temp_sum_reg[0]/D             |
[04/27 18:51:28    124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:28    124s] 
[04/27 18:51:28    124s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1129.0M) ***
[04/27 18:51:28    124s] Active Path Group: default 
[04/27 18:51:28    124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:28    124s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:51:28    124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:28    124s] |   0.015|    0.015|   0.000|    0.000|    58.89%|   0:00:00.0| 1129.0M|     osu05|  default| AHB_DUT/III/curr_write_state_reg[0]/S    |
[04/27 18:51:29    125s] |   0.095|    0.080|   0.000|    0.000|    58.89%|   0:00:01.0| 1129.0M|     osu05|  default| AHB_DUT/III/rct3_reg[1]/S                |
[04/27 18:51:29    125s] |   0.096|    0.080|   0.000|    0.000|    58.89%|   0:00:00.0| 1129.0M|     osu05|  default| AHB_DUT/III/rct3_reg[1]/S                |
[04/27 18:51:29    125s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:29    125s] 
[04/27 18:51:29    125s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1129.0M) ***
[04/27 18:51:29    125s] 
[04/27 18:51:29    125s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1129.0M) ***
[04/27 18:51:29    125s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 58.89
[04/27 18:51:29    125s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 58.89
[04/27 18:51:29    125s] 
[04/27 18:51:29    125s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=1129.0M) ***
[04/27 18:51:29    125s] 
[04/27 18:51:29    125s] End: GigaOpt Optimization in WNS mode
[04/27 18:51:29    125s] *** Timing NOT met, worst failing slack is 0.080
[04/27 18:51:29    125s] *** Check timing (0:00:00.0)
[04/27 18:51:29    125s] **INFO: Flow update: Design timing is met.
[04/27 18:51:29    125s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:29    125s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=947.6M
[04/27 18:51:29    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=947.6M
[04/27 18:51:29    125s] Begin: Area Reclaim Optimization
[04/27 18:51:29    125s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:51:29    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1106.4M
[04/27 18:51:29    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1106.4M
[04/27 18:51:29    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=1106.4M
[04/27 18:51:29    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1106.4M
[04/27 18:51:29    125s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.89
[04/27 18:51:29    125s] +----------+---------+--------+--------+------------+--------+
[04/27 18:51:29    125s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 18:51:29    125s] +----------+---------+--------+--------+------------+--------+
[04/27 18:51:29    125s] |    58.89%|        -|   0.000|   0.000|   0:00:00.0| 1106.4M|
[04/27 18:51:32    128s] |    58.67%|      106|  -0.001|  -0.001|   0:00:03.0| 1106.4M|
[04/27 18:51:36    132s] |    58.42%|      107|  -0.001|  -0.001|   0:00:04.0| 1106.4M|
[04/27 18:51:37    133s] |    58.42%|        2|  -0.001|  -0.001|   0:00:01.0| 1106.4M|
[04/27 18:51:37    133s] |    58.42%|        0|  -0.001|  -0.001|   0:00:00.0| 1106.4M|
[04/27 18:51:37    133s] +----------+---------+--------+--------+------------+--------+
[04/27 18:51:37    133s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 58.42
[04/27 18:51:37    133s] 
[04/27 18:51:37    133s] ** Summary: Restruct = 0 Buffer Deletion = 60 Declone = 51 Resize = 109 **
[04/27 18:51:37    133s] --------------------------------------------------------------
[04/27 18:51:37    133s] |                                   | Total     | Sequential |
[04/27 18:51:37    133s] --------------------------------------------------------------
[04/27 18:51:37    133s] | Num insts resized                 |     109  |       0    |
[04/27 18:51:37    133s] | Num insts undone                  |       0  |       0    |
[04/27 18:51:37    133s] | Num insts Downsized               |     109  |       0    |
[04/27 18:51:37    133s] | Num insts Samesized               |       0  |       0    |
[04/27 18:51:37    133s] | Num insts Upsized                 |       0  |       0    |
[04/27 18:51:37    133s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 18:51:37    133s] --------------------------------------------------------------
[04/27 18:51:37    133s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:08.0) **
[04/27 18:51:37    133s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=951.58M, totSessionCpu=0:02:13).
[04/27 18:51:37    133s] *** Steiner Routed Nets: 8.233%; Threshold: 100; Threshold for Hold: 100
[04/27 18:51:37    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=951.6M
[04/27 18:51:37    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=951.6M
[04/27 18:51:37    133s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:51:37    133s] [NR-eGR] Started earlyGlobalRoute kernel
[04/27 18:51:37    133s] [NR-eGR] Initial Peak syMemory usage = 951.6 MB
[04/27 18:51:37    133s] (I)       Reading DB...
[04/27 18:51:37    133s] (I)       congestionReportName   : 
[04/27 18:51:37    133s] (I)       layerRangeFor2DCongestion : 
[04/27 18:51:37    133s] (I)       buildTerm2TermWires    : 1
[04/27 18:51:37    133s] (I)       doTrackAssignment      : 1
[04/27 18:51:37    133s] (I)       dumpBookshelfFiles     : 0
[04/27 18:51:37    133s] (I)       numThreads             : 1
[04/27 18:51:37    133s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:51:37    133s] (I)       honorPin               : false
[04/27 18:51:37    133s] (I)       honorPinGuide          : true
[04/27 18:51:37    133s] (I)       honorPartition         : false
[04/27 18:51:37    133s] (I)       allowPartitionCrossover: false
[04/27 18:51:37    133s] (I)       honorSingleEntry       : true
[04/27 18:51:37    133s] (I)       honorSingleEntryStrong : true
[04/27 18:51:37    133s] (I)       handleViaSpacingRule   : false
[04/27 18:51:37    133s] (I)       handleEolSpacingRule   : false
[04/27 18:51:37    133s] (I)       PDConstraint           : none
[04/27 18:51:37    133s] (I)       expBetterNDRHandling   : false
[04/27 18:51:37    133s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:51:37    133s] (I)       routingEffortLevel     : 3
[04/27 18:51:37    133s] (I)       effortLevel            : standard
[04/27 18:51:37    133s] [NR-eGR] minRouteLayer          : 2
[04/27 18:51:37    133s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:51:37    133s] (I)       numRowsPerGCell        : 1
[04/27 18:51:37    133s] (I)       speedUpLargeDesign     : 0
[04/27 18:51:37    133s] (I)       speedUpBlkViolationClean: 1
[04/27 18:51:37    133s] (I)       multiThreadingTA       : 1
[04/27 18:51:37    133s] (I)       blockedPinEscape       : 1
[04/27 18:51:37    133s] (I)       blkAwareLayerSwitching : 1
[04/27 18:51:37    133s] (I)       betterClockWireModeling: 1
[04/27 18:51:37    133s] (I)       congestionCleanMode    : 0
[04/27 18:51:37    133s] (I)       optimizationMode       : false
[04/27 18:51:37    133s] (I)       routeSecondPG          : false
[04/27 18:51:37    133s] (I)       punchThroughDistance   : 500.00
[04/27 18:51:37    133s] (I)       scenicBound            : 1.15
[04/27 18:51:37    133s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:51:37    133s] (I)       source-to-sink ratio   : 0.00
[04/27 18:51:37    133s] (I)       targetCongestionRatioH : 1.00
[04/27 18:51:37    133s] (I)       targetCongestionRatioV : 1.00
[04/27 18:51:37    133s] (I)       layerCongestionRatio   : 0.70
[04/27 18:51:37    133s] (I)       m1CongestionRatio      : 0.10
[04/27 18:51:37    133s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:51:37    133s] (I)       localRouteEffort       : 1.00
[04/27 18:51:37    133s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:51:37    133s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:51:37    133s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:51:37    133s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:51:37    133s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:51:37    133s] (I)       blockTrack             : 
[04/27 18:51:37    133s] (I)       routeVias              : 
[04/27 18:51:37    133s] (I)       readTROption           : true
[04/27 18:51:37    133s] (I)       extraSpacingFactor     : 1.00
[04/27 18:51:37    133s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:51:37    133s] (I)       routeSelectedNetsOnly  : false
[04/27 18:51:37    133s] (I)       before initializing RouteDB syMemory usage = 960.1 MB
[04/27 18:51:37    133s] (I)       starting read tracks
[04/27 18:51:37    133s] (I)       build grid graph
[04/27 18:51:37    133s] (I)       build grid graph start
[04/27 18:51:37    133s] [NR-eGR] Layer1 has no routable track
[04/27 18:51:37    133s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:51:37    133s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:51:37    133s] (I)       build grid graph end
[04/27 18:51:37    133s] (I)       numViaLayers=2
[04/27 18:51:37    133s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:51:37    133s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:51:37    133s] (I)       end build via table
[04/27 18:51:37    133s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:51:37    133s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:51:37    133s] (I)       readDataFromPlaceDB
[04/27 18:51:37    133s] (I)       Read net information..
[04/27 18:51:37    133s] [NR-eGR] Read numTotalNets=14794  numIgnoredNets=37
[04/27 18:51:37    133s] (I)       Read testcase time = 0.010 seconds
[04/27 18:51:37    133s] 
[04/27 18:51:37    133s] (I)       build grid graph start
[04/27 18:51:37    133s] (I)       build grid graph end
[04/27 18:51:37    133s] (I)       Model blockage into capacity
[04/27 18:51:37    133s] (I)       Read numBlocks=31459  numPreroutedWires=0  numCapScreens=0
[04/27 18:51:37    133s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:51:37    133s] (I)       blocked area on Layer2 : 6163794630000  (50.27%)
[04/27 18:51:37    133s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:51:37    133s] (I)       Modeling time = 0.000 seconds
[04/27 18:51:37    133s] 
[04/27 18:51:37    133s] (I)       totalPins=46058  totalGlobalPin=41236 (89.53%)
[04/27 18:51:37    133s] (I)       Number of ignored nets = 37
[04/27 18:51:37    133s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:51:37    133s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:51:37    133s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:51:37    133s] (I)       Number of two pin nets which has pins at the same location = 37.  Ignored: Yes
[04/27 18:51:37    133s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:51:37    133s] (I)       Before initializing earlyGlobalRoute syMemory usage = 962.4 MB
[04/27 18:51:37    133s] (I)       Layer1  viaCost=200.00
[04/27 18:51:37    133s] (I)       Layer2  viaCost=100.00
[04/27 18:51:37    133s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:51:37    133s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:51:37    133s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:51:37    133s] (I)       Site Width          :  2400  (dbu)
[04/27 18:51:37    133s] (I)       Row Height          : 30000  (dbu)
[04/27 18:51:37    133s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:51:37    133s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:51:37    133s] (I)       grid                :   117   116     3
[04/27 18:51:37    133s] (I)       vertical capacity   :     0 30000     0
[04/27 18:51:37    133s] (I)       horizontal capacity :     0     0 30000
[04/27 18:51:37    133s] (I)       Default wire width  :   900   900  1500
[04/27 18:51:37    133s] (I)       Default wire space  :   900   900   900
[04/27 18:51:37    133s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:51:37    133s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:51:37    133s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:51:37    133s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:51:37    133s] (I)       Num of masks        :     1     1     1
[04/27 18:51:37    133s] (I)       Num of trim masks   :     0     0     0
[04/27 18:51:37    133s] (I)       --------------------------------------------------------
[04/27 18:51:37    133s] 
[04/27 18:51:37    133s] [NR-eGR] ============ Routing rule table ============
[04/27 18:51:37    133s] [NR-eGR] Rule id 0. Nets 14757 
[04/27 18:51:37    133s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:51:37    133s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:51:37    133s] [NR-eGR] ========================================
[04/27 18:51:37    133s] [NR-eGR] 
[04/27 18:51:37    133s] (I)       After initializing earlyGlobalRoute syMemory usage = 962.4 MB
[04/27 18:51:37    133s] (I)       Loading and dumping file time : 0.11 seconds
[04/27 18:51:37    133s] (I)       ============= Initialization =============
[04/27 18:51:37    133s] (I)       total 2D Cap : 260156 = (136188 H, 123968 V)
[04/27 18:51:37    133s] [NR-eGR] Layer group 1: route 14757 net(s) in layer range [2, 3]
[04/27 18:51:37    133s] (I)       ============  Phase 1a Route ============
[04/27 18:51:37    133s] (I)       Phase 1a runs 0.02 seconds
[04/27 18:51:37    133s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[04/27 18:51:37    133s] (I)       Usage: 73757 = (33908 H, 39849 V) = (24.90% H, 32.14% V) = (1.017e+06um H, 1.195e+06um V)
[04/27 18:51:37    133s] (I)       
[04/27 18:51:37    133s] (I)       ============  Phase 1b Route ============
[04/27 18:51:37    133s] (I)       Phase 1b runs 0.01 seconds
[04/27 18:51:37    133s] (I)       Usage: 73800 = (33938 H, 39862 V) = (24.92% H, 32.16% V) = (1.018e+06um H, 1.196e+06um V)
[04/27 18:51:37    133s] (I)       
[04/27 18:51:37    133s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 3.18% V. EstWL: 2.214000e+06um
[04/27 18:51:37    133s] (I)       ============  Phase 1c Route ============
[04/27 18:51:37    133s] (I)       Level2 Grid: 24 x 24
[04/27 18:51:37    133s] (I)       Phase 1c runs 0.00 seconds
[04/27 18:51:37    133s] (I)       Usage: 73801 = (33939 H, 39862 V) = (24.92% H, 32.16% V) = (1.018e+06um H, 1.196e+06um V)
[04/27 18:51:37    133s] (I)       
[04/27 18:51:37    133s] (I)       ============  Phase 1d Route ============
[04/27 18:51:37    133s] (I)       Phase 1d runs 0.01 seconds
[04/27 18:51:37    133s] (I)       Usage: 73801 = (33939 H, 39862 V) = (24.92% H, 32.16% V) = (1.018e+06um H, 1.196e+06um V)
[04/27 18:51:37    133s] (I)       
[04/27 18:51:37    133s] (I)       ============  Phase 1e Route ============
[04/27 18:51:37    133s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:51:37    133s] (I)       Usage: 73801 = (33939 H, 39862 V) = (24.92% H, 32.16% V) = (1.018e+06um H, 1.196e+06um V)
[04/27 18:51:37    133s] (I)       
[04/27 18:51:37    133s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 3.18% V. EstWL: 2.214030e+06um
[04/27 18:51:37    133s] [NR-eGR] 
[04/27 18:51:37    133s] (I)       ============  Phase 1l Route ============
[04/27 18:51:37    133s] (I)       Phase 1l runs 0.01 seconds
[04/27 18:51:37    133s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/27 18:51:37    133s] (I)       total 2D Cap : 264204 = (136188 H, 128016 V)
[04/27 18:51:37    133s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 2.33% V
[04/27 18:51:37    133s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 2.92% V
[04/27 18:51:37    133s] (I)       ============= track Assignment ============
[04/27 18:51:37    133s] (I)       extract Global 3D Wires
[04/27 18:51:37    133s] (I)       Extract Global WL : time=0.00
[04/27 18:51:37    133s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:51:37    133s] (I)       Initialization real time=0.00 seconds
[04/27 18:51:37    133s] (I)       Kernel real time=0.22 seconds
[04/27 18:51:37    133s] (I)       End Greedy Track Assignment
[04/27 18:51:38    134s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 45898
[04/27 18:51:38    134s] [NR-eGR] Layer2(metal2)(V) length: 1.283577e+06um, number of vias: 70987
[04/27 18:51:38    134s] [NR-eGR] Layer3(metal3)(H) length: 1.116758e+06um, number of vias: 0
[04/27 18:51:38    134s] [NR-eGR] Total length: 2.400335e+06um, number of vias: 116885
[04/27 18:51:38    134s] [NR-eGR] End Peak syMemory usage = 931.1 MB
[04/27 18:51:38    134s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.73 seconds
[04/27 18:51:38    134s] Extraction called for design 'Top_Level' of instances=14437 and nets=15525 using extraction engine 'preRoute' .
[04/27 18:51:38    134s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:51:38    134s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:51:38    134s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:51:38    134s] RC Extraction called in multi-corner(1) mode.
[04/27 18:51:38    134s] RCMode: PreRoute
[04/27 18:51:38    134s]       RC Corner Indexes            0   
[04/27 18:51:38    134s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:51:38    134s] Resistance Scaling Factor    : 1.00000 
[04/27 18:51:38    134s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:51:38    134s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:51:38    134s] Shrink Factor                : 1.00000
[04/27 18:51:38    134s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:51:38    134s] Using capacitance table file ...
[04/27 18:51:38    134s] Updating RC grid for preRoute extraction ...
[04/27 18:51:38    134s] Initializing multi-corner capacitance tables ... 
[04/27 18:51:38    134s] Initializing multi-corner resistance tables ...
[04/27 18:51:38    134s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 928.711M)
[04/27 18:51:38    134s] Compute RC Scale Done ...
[04/27 18:51:38    134s] #################################################################################
[04/27 18:51:38    134s] # Design Stage: PreRoute
[04/27 18:51:38    134s] # Design Name: Top_Level
[04/27 18:51:38    134s] # Design Mode: 90nm
[04/27 18:51:38    134s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:51:38    134s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:51:38    134s] # Signoff Settings: SI Off 
[04/27 18:51:38    134s] #################################################################################
[04/27 18:51:39    135s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:51:39    135s] Calculate delays in Single mode...
[04/27 18:51:39    135s] Topological Sorting (CPU = 0:00:00.0, MEM = 983.9M, InitMEM = 983.9M)
[04/27 18:51:52    148s] Total number of fetched objects 14794
[04/27 18:51:52    148s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:51:52    148s] End delay calculation. (MEM=989.344 CPU=0:00:13.0 REAL=0:00:13.0)
[04/27 18:51:52    148s] *** CDM Built up (cpu=0:00:13.7  real=0:00:14.0  mem= 989.3M) ***
[04/27 18:51:52    148s] Begin: GigaOpt postEco DRV Optimization
[04/27 18:51:52    148s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:52    148s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:51:52    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=989.3M
[04/27 18:51:52    148s] Core basic site is core
[04/27 18:51:52    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:51:52    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=989.3M
[04/27 18:51:52    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=989.3M
[04/27 18:51:52    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=989.3M
[04/27 18:51:53    149s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:53    149s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:51:53    149s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:53    149s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:51:53    149s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:53    149s] Info: violation cost 0.094652 (cap = 0.094652, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:53    149s] |     0   |     0   |    10   |     10  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  58.42  |            |           |
[04/27 18:51:53    149s] Info: violation cost 0.065223 (cap = 0.065223, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:53    149s] |     0   |     0   |     5   |      5  |     0   |     0   |     0   |     0   | -0.06 |          2|          0|          6|  58.44  |   0:00:00.0|    1080.9M|
[04/27 18:51:54    150s] Info: violation cost 0.048058 (cap = 0.048058, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:54    150s] |     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | -0.06 |          2|          0|          0|  58.44  |   0:00:01.0|    1080.9M|
[04/27 18:51:54    150s] Info: violation cost 0.048058 (cap = 0.048058, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:51:54    150s] |     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  58.44  |   0:00:00.0|    1080.9M|
[04/27 18:51:54    150s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] =======================================================================
[04/27 18:51:54    150s]                 Reasons for remaining drv violations
[04/27 18:51:54    150s] =======================================================================
[04/27 18:51:54    150s] *info: Total 3 net(s) still have violations after Drv fixing.
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] MultiBuffering failure reasons
[04/27 18:51:54    150s] ------------------------------------------------
[04/27 18:51:54    150s] *info:     3 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] SingleBuffering failure reasons
[04/27 18:51:54    150s] ------------------------------------------------
[04/27 18:51:54    150s] *info:     3 net(s): Could not be fixed because no move is found.
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] Resizing failure reasons
[04/27 18:51:54    150s] ------------------------------------------------
[04/27 18:51:54    150s] *info:     3 net(s): Could not be fixed because no move is found.
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1080.9M) ***
[04/27 18:51:54    150s] 
[04/27 18:51:54    150s] *** Starting refinePlace (0:02:31 mem=1110.9M) ***
[04/27 18:51:54    150s] Total net bbox length = 1.911e+06 (8.458e+05 1.066e+06) (ext = 4.382e+04)
[04/27 18:51:54    150s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/27 18:51:54    150s] Type 'man IMPSP-5140' for more detail.
[04/27 18:51:54    150s] **WARN: (IMPSP-315):	Found 14441 instances insts with no PG Term connections.
[04/27 18:51:54    150s] Type 'man IMPSP-315' for more detail.
[04/27 18:51:54    150s] Starting refinePlace ...
[04/27 18:51:54    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:51:55    151s] Move report: legalization moves 790 insts, mean move: 14.63 um, max move: 58.80 um
[04/27 18:51:55    151s] 	Max move on inst (FE_OFC10_n_rst): (2712.00, 2541.00) --> (2740.80, 2511.00)
[04/27 18:51:55    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1110.9MB) @(0:02:31 - 0:02:31).
[04/27 18:51:55    151s] Move report: Detail placement moves 790 insts, mean move: 14.63 um, max move: 58.80 um
[04/27 18:51:55    151s] 	Max move on inst (FE_OFC10_n_rst): (2712.00, 2541.00) --> (2740.80, 2511.00)
[04/27 18:51:55    151s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1110.9MB
[04/27 18:51:55    151s] Statistics of distance of Instance movement in refine placement:
[04/27 18:51:55    151s]   maximum (X+Y) =        58.80 um
[04/27 18:51:55    151s]   inst (FE_OFC10_n_rst) with max move: (2712, 2541) -> (2740.8, 2511)
[04/27 18:51:55    151s]   mean    (X+Y) =        14.63 um
[04/27 18:51:55    151s] Summary Report:
[04/27 18:51:55    151s] Instances move: 790 (out of 14441 movable)
[04/27 18:51:55    151s] Instances flipped: 0
[04/27 18:51:55    151s] Mean displacement: 14.63 um
[04/27 18:51:55    151s] Max displacement: 58.80 um (Instance: FE_OFC10_n_rst) (2712, 2541) -> (2740.8, 2511)
[04/27 18:51:55    151s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[04/27 18:51:55    151s] Total instances moved : 790
[04/27 18:51:55    151s] Total net bbox length = 1.919e+06 (8.517e+05 1.067e+06) (ext = 4.384e+04)
[04/27 18:51:55    151s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1110.9MB
[04/27 18:51:55    151s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1110.9MB) @(0:02:31 - 0:02:31).
[04/27 18:51:55    151s] *** Finished refinePlace (0:02:31 mem=1110.9M) ***
[04/27 18:51:55    151s] *** maximum move = 58.80 um ***
[04/27 18:51:55    151s] *** Finished re-routing un-routed nets (1110.9M) ***
[04/27 18:51:55    151s] 
[04/27 18:51:55    151s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1110.9M) ***
[04/27 18:51:55    151s] End: GigaOpt postEco DRV Optimization
[04/27 18:51:55    151s] GigaOpt: WNS changes after routing: -0.001 -> -0.062 (bump = 0.061)
[04/27 18:51:55    151s] Begin: GigaOpt postEco optimization
[04/27 18:51:55    151s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:51:55    151s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:51:55    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1076.6M
[04/27 18:51:55    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1076.6M
[04/27 18:51:55    151s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1076.6M
[04/27 18:51:55    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1076.6M
[04/27 18:51:56    152s] *info: 1 clock net excluded
[04/27 18:51:56    152s] *info: 2 special nets excluded.
[04/27 18:51:56    152s] *info: 693 no-driver nets excluded.
[04/27 18:51:56    152s] ** GigaOpt Optimizer WNS Slack -0.062 TNS Slack -0.498 Density 58.44
[04/27 18:51:56    152s] Optimizer WNS Pass 0
[04/27 18:51:56    152s] Active Path Group: reg2reg  
[04/27 18:51:56    152s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:56    152s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:51:56    152s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:56    152s] |  -0.062|   -0.062|  -0.473|   -0.498|    58.44%|   0:00:00.0| 1116.9M|     osu05|  reg2reg| AHB_DUT/III/curr_write_state_reg[3]/D    |
[04/27 18:51:56    152s] |   0.000|   -0.006|   0.000|   -0.025|    58.46%|   0:00:00.0| 1106.1M|     osu05|       NA| NA                                       |
[04/27 18:51:56    152s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:56    152s] 
[04/27 18:51:56    152s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1106.1M) ***
[04/27 18:51:56    152s] Active Path Group: default 
[04/27 18:51:56    153s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:56    153s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:51:56    153s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:56    153s] |  -0.006|   -0.006|  -0.025|   -0.025|    58.46%|   0:00:00.0| 1106.1M|     osu05|  default| B1_DUT/o_m24_reg[4]/R                    |
[04/27 18:51:57    153s] |   0.000|    0.000|   0.000|    0.000|    58.46%|   0:00:01.0| 1106.1M|     osu05|       NA| NA                                       |
[04/27 18:51:57    153s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:51:57    153s] 
[04/27 18:51:57    153s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1106.1M) ***
[04/27 18:51:57    153s] 
[04/27 18:51:57    153s] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1106.1M) ***
[04/27 18:51:57    153s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.46
[04/27 18:51:57    153s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 58.46
[04/27 18:51:57    153s] 
[04/27 18:51:57    153s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1106.1M) ***
[04/27 18:51:57    153s] 
[04/27 18:51:57    153s] End: GigaOpt postEco optimization
[04/27 18:51:57    153s] **INFO: Flow update: Design timing is met.
[04/27 18:51:57    153s] **INFO: Flow update: Design timing is met.
[04/27 18:51:57    153s] *** Steiner Routed Nets: 0.338%; Threshold: 100; Threshold for Hold: 100
[04/27 18:51:57    153s] Start to check current routing status for nets...
[04/27 18:51:57    153s] Using hname+ instead name for net compare
[04/27 18:51:57    153s] All nets are already routed correctly.
[04/27 18:51:57    153s] End to check current routing status for nets (mem=1065.7M)
[04/27 18:51:57    153s] doiPBLastSyncSlave
[04/27 18:51:57    153s] Extraction called for design 'Top_Level' of instances=14449 and nets=15537 using extraction engine 'preRoute' .
[04/27 18:51:57    153s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:51:57    153s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:51:57    153s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:51:57    153s] RC Extraction called in multi-corner(1) mode.
[04/27 18:51:57    153s] RCMode: PreRoute
[04/27 18:51:57    153s]       RC Corner Indexes            0   
[04/27 18:51:57    153s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:51:57    153s] Resistance Scaling Factor    : 1.00000 
[04/27 18:51:57    153s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:51:57    153s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:51:57    153s] Shrink Factor                : 1.00000
[04/27 18:51:57    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:51:57    153s] Using capacitance table file ...
[04/27 18:51:57    153s] Initializing multi-corner capacitance tables ... 
[04/27 18:51:57    153s] Initializing multi-corner resistance tables ...
[04/27 18:51:57    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 926.930M)
[04/27 18:51:57    153s] *** Steiner Routed Nets: 0.338%; Threshold: 100; Threshold for Hold: 100
[04/27 18:51:57    153s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=926.9M
[04/27 18:51:57    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=926.9M
[04/27 18:51:57    153s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:51:57    153s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:51:57    153s] [PSP] Initial Peak syMemory usage = 926.9 MB
[04/27 18:51:57    153s] (I)       Reading DB...
[04/27 18:51:57    154s] (I)       congestionReportName   : 
[04/27 18:51:57    154s] (I)       layerRangeFor2DCongestion : 
[04/27 18:51:57    154s] (I)       buildTerm2TermWires    : 1
[04/27 18:51:57    154s] (I)       doTrackAssignment      : 1
[04/27 18:51:57    154s] (I)       dumpBookshelfFiles     : 0
[04/27 18:51:57    154s] (I)       numThreads             : 1
[04/27 18:51:57    154s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:51:57    154s] (I)       honorPin               : false
[04/27 18:51:57    154s] (I)       honorPinGuide          : true
[04/27 18:51:57    154s] (I)       honorPartition         : false
[04/27 18:51:57    154s] (I)       allowPartitionCrossover: false
[04/27 18:51:57    154s] (I)       honorSingleEntry       : true
[04/27 18:51:57    154s] (I)       honorSingleEntryStrong : true
[04/27 18:51:57    154s] (I)       handleViaSpacingRule   : false
[04/27 18:51:57    154s] (I)       handleEolSpacingRule   : false
[04/27 18:51:57    154s] (I)       PDConstraint           : none
[04/27 18:51:57    154s] (I)       expBetterNDRHandling   : false
[04/27 18:51:57    154s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:51:57    154s] (I)       routingEffortLevel     : 3
[04/27 18:51:57    154s] (I)       effortLevel            : standard
[04/27 18:51:57    154s] [NR-eGR] minRouteLayer          : 2
[04/27 18:51:57    154s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:51:57    154s] (I)       numRowsPerGCell        : 1
[04/27 18:51:57    154s] (I)       speedUpLargeDesign     : 0
[04/27 18:51:57    154s] (I)       speedUpBlkViolationClean: 1
[04/27 18:51:57    154s] (I)       multiThreadingTA       : 1
[04/27 18:51:57    154s] (I)       blockedPinEscape       : 1
[04/27 18:51:57    154s] (I)       blkAwareLayerSwitching : 1
[04/27 18:51:57    154s] (I)       betterClockWireModeling: 1
[04/27 18:51:57    154s] (I)       congestionCleanMode    : 0
[04/27 18:51:57    154s] (I)       optimizationMode       : false
[04/27 18:51:57    154s] (I)       routeSecondPG          : false
[04/27 18:51:57    154s] (I)       punchThroughDistance   : 500.00
[04/27 18:51:57    154s] (I)       scenicBound            : 1.15
[04/27 18:51:57    154s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:51:57    154s] (I)       source-to-sink ratio   : 0.00
[04/27 18:51:57    154s] (I)       targetCongestionRatioH : 1.00
[04/27 18:51:57    154s] (I)       targetCongestionRatioV : 1.00
[04/27 18:51:57    154s] (I)       layerCongestionRatio   : 0.70
[04/27 18:51:57    154s] (I)       m1CongestionRatio      : 0.10
[04/27 18:51:57    154s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:51:57    154s] (I)       localRouteEffort       : 1.00
[04/27 18:51:57    154s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:51:57    154s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:51:57    154s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:51:57    154s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:51:57    154s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:51:57    154s] (I)       blockTrack             : 
[04/27 18:51:57    154s] (I)       routeVias              : 
[04/27 18:51:57    154s] (I)       readTROption           : true
[04/27 18:51:57    154s] (I)       extraSpacingFactor     : 1.00
[04/27 18:51:57    154s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:51:57    154s] (I)       routeSelectedNetsOnly  : false
[04/27 18:51:57    154s] (I)       before initializing RouteDB syMemory usage = 932.4 MB
[04/27 18:51:57    154s] (I)       starting read tracks
[04/27 18:51:57    154s] (I)       build grid graph
[04/27 18:51:57    154s] (I)       build grid graph start
[04/27 18:51:57    154s] [NR-eGR] Layer1 has no routable track
[04/27 18:51:57    154s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:51:57    154s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:51:57    154s] (I)       build grid graph end
[04/27 18:51:57    154s] (I)       numViaLayers=2
[04/27 18:51:57    154s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:51:57    154s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:51:57    154s] (I)       end build via table
[04/27 18:51:57    154s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:51:57    154s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:51:57    154s] (I)       readDataFromPlaceDB
[04/27 18:51:57    154s] (I)       Read net information..
[04/27 18:51:57    154s] [NR-eGR] Read numTotalNets=14806  numIgnoredNets=0
[04/27 18:51:57    154s] (I)       Read testcase time = 0.000 seconds
[04/27 18:51:57    154s] 
[04/27 18:51:57    154s] (I)       build grid graph start
[04/27 18:51:57    154s] (I)       build grid graph end
[04/27 18:51:57    154s] (I)       Model blockage into capacity
[04/27 18:51:57    154s] (I)       Read numBlocks=31459  numPreroutedWires=0  numCapScreens=0
[04/27 18:51:57    154s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:51:57    154s] (I)       blocked area on Layer2 : 6163794630000  (50.27%)
[04/27 18:51:57    154s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:51:57    154s] (I)       Modeling time = 0.010 seconds
[04/27 18:51:57    154s] 
[04/27 18:51:57    154s] (I)       totalPins=46156  totalGlobalPin=41570 (90.06%)
[04/27 18:51:57    154s] (I)       Number of ignored nets = 0
[04/27 18:51:57    154s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:51:57    154s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:51:57    154s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:51:57    154s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:51:57    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:51:57    154s] (I)       Before initializing earlyGlobalRoute syMemory usage = 934.8 MB
[04/27 18:51:57    154s] (I)       Layer1  viaCost=200.00
[04/27 18:51:57    154s] (I)       Layer2  viaCost=100.00
[04/27 18:51:57    154s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:51:57    154s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:51:57    154s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:51:57    154s] (I)       Site Width          :  2400  (dbu)
[04/27 18:51:57    154s] (I)       Row Height          : 30000  (dbu)
[04/27 18:51:57    154s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:51:57    154s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:51:57    154s] (I)       grid                :   117   116     3
[04/27 18:51:57    154s] (I)       vertical capacity   :     0 30000     0
[04/27 18:51:57    154s] (I)       horizontal capacity :     0     0 30000
[04/27 18:51:57    154s] (I)       Default wire width  :   900   900  1500
[04/27 18:51:57    154s] (I)       Default wire space  :   900   900   900
[04/27 18:51:57    154s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:51:57    154s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:51:57    154s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:51:57    154s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:51:57    154s] (I)       Num of masks        :     1     1     1
[04/27 18:51:57    154s] (I)       Num of trim masks   :     0     0     0
[04/27 18:51:57    154s] (I)       --------------------------------------------------------
[04/27 18:51:57    154s] 
[04/27 18:51:57    154s] [NR-eGR] ============ Routing rule table ============
[04/27 18:51:57    154s] [NR-eGR] Rule id 0. Nets 14806 
[04/27 18:51:57    154s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:51:57    154s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:51:57    154s] [NR-eGR] ========================================
[04/27 18:51:57    154s] [NR-eGR] 
[04/27 18:51:57    154s] (I)       After initializing earlyGlobalRoute syMemory usage = 934.8 MB
[04/27 18:51:57    154s] (I)       Loading and dumping file time : 0.06 seconds
[04/27 18:51:57    154s] (I)       ============= Initialization =============
[04/27 18:51:57    154s] (I)       total 2D Cap : 260155 = (136188 H, 123967 V)
[04/27 18:51:57    154s] [NR-eGR] Layer group 1: route 14806 net(s) in layer range [2, 3]
[04/27 18:51:57    154s] (I)       ============  Phase 1a Route ============
[04/27 18:51:57    154s] (I)       Phase 1a runs 0.01 seconds
[04/27 18:51:57    154s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=6
[04/27 18:51:57    154s] (I)       Usage: 74110 = (34170 H, 39940 V) = (25.09% H, 32.22% V) = (1.025e+06um H, 1.198e+06um V)
[04/27 18:51:57    154s] (I)       
[04/27 18:51:57    154s] (I)       ============  Phase 1b Route ============
[04/27 18:51:57    154s] (I)       Phase 1b runs 0.00 seconds
[04/27 18:51:57    154s] (I)       Usage: 74157 = (34207 H, 39950 V) = (25.12% H, 32.23% V) = (1.026e+06um H, 1.198e+06um V)
[04/27 18:51:57    154s] (I)       
[04/27 18:51:57    154s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.94% V. EstWL: 2.224710e+06um
[04/27 18:51:57    154s] (I)       ============  Phase 1c Route ============
[04/27 18:51:57    154s] (I)       Level2 Grid: 24 x 24
[04/27 18:51:57    154s] (I)       Phase 1c runs 0.01 seconds
[04/27 18:51:57    154s] (I)       Usage: 74157 = (34207 H, 39950 V) = (25.12% H, 32.23% V) = (1.026e+06um H, 1.198e+06um V)
[04/27 18:51:57    154s] (I)       
[04/27 18:51:57    154s] (I)       ============  Phase 1d Route ============
[04/27 18:51:57    154s] (I)       Phase 1d runs 0.00 seconds
[04/27 18:51:57    154s] (I)       Usage: 74157 = (34207 H, 39950 V) = (25.12% H, 32.23% V) = (1.026e+06um H, 1.198e+06um V)
[04/27 18:51:57    154s] (I)       
[04/27 18:51:57    154s] (I)       ============  Phase 1e Route ============
[04/27 18:51:57    154s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:51:57    154s] (I)       Usage: 74157 = (34207 H, 39950 V) = (25.12% H, 32.23% V) = (1.026e+06um H, 1.198e+06um V)
[04/27 18:51:57    154s] (I)       
[04/27 18:51:57    154s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.97% V. EstWL: 2.224710e+06um
[04/27 18:51:57    154s] [NR-eGR] 
[04/27 18:51:57    154s] (I)       ============  Phase 1l Route ============
[04/27 18:51:57    154s] (I)       Phase 1l runs 0.01 seconds
[04/27 18:51:57    154s] (I)       Total Global Routing Runtime: 0.06 seconds
[04/27 18:51:57    154s] (I)       total 2D Cap : 264203 = (136188 H, 128015 V)
[04/27 18:51:57    154s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 2.35% V
[04/27 18:51:57    154s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 2.80% V
[04/27 18:51:57    154s] (I)       ============= track Assignment ============
[04/27 18:51:57    154s] (I)       extract Global 3D Wires
[04/27 18:51:57    154s] (I)       Extract Global WL : time=0.00
[04/27 18:51:57    154s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:51:57    154s] (I)       Initialization real time=0.00 seconds
[04/27 18:51:58    154s] (I)       Kernel real time=0.11 seconds
[04/27 18:51:58    154s] (I)       End Greedy Track Assignment
[04/27 18:51:58    154s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 45996
[04/27 18:51:58    154s] [NR-eGR] Layer2(metal2)(V) length: 1.288953e+06um, number of vias: 71765
[04/27 18:51:58    154s] [NR-eGR] Layer3(metal3)(H) length: 1.124885e+06um, number of vias: 0
[04/27 18:51:58    154s] [NR-eGR] Total length: 2.413838e+06um, number of vias: 117761
[04/27 18:51:58    154s] [NR-eGR] End Peak syMemory usage = 927.3 MB
[04/27 18:51:58    154s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
[04/27 18:51:58    154s] Extraction called for design 'Top_Level' of instances=14449 and nets=15537 using extraction engine 'preRoute' .
[04/27 18:51:58    154s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:51:58    154s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:51:58    154s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:51:58    154s] RC Extraction called in multi-corner(1) mode.
[04/27 18:51:58    154s] RCMode: PreRoute
[04/27 18:51:58    154s]       RC Corner Indexes            0   
[04/27 18:51:58    154s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:51:58    154s] Resistance Scaling Factor    : 1.00000 
[04/27 18:51:58    154s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:51:58    154s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:51:58    154s] Shrink Factor                : 1.00000
[04/27 18:51:58    154s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:51:58    154s] Using capacitance table file ...
[04/27 18:51:58    154s] Updating RC grid for preRoute extraction ...
[04/27 18:51:58    154s] Initializing multi-corner capacitance tables ... 
[04/27 18:51:58    154s] Initializing multi-corner resistance tables ...
[04/27 18:51:58    154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 924.930M)
[04/27 18:51:58    154s] Compute RC Scale Done ...
[04/27 18:51:58    154s] WARN: Correct the flow
[04/27 18:51:58    154s] #################################################################################
[04/27 18:51:58    154s] # Design Stage: PreRoute
[04/27 18:51:58    154s] # Design Name: Top_Level
[04/27 18:51:58    154s] # Design Mode: 90nm
[04/27 18:51:58    154s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:51:58    154s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:51:58    154s] # Signoff Settings: SI Off 
[04/27 18:51:58    154s] #################################################################################
[04/27 18:51:58    155s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:51:58    155s] Calculate delays in Single mode...
[04/27 18:51:58    155s] Topological Sorting (CPU = 0:00:00.0, MEM = 980.2M, InitMEM = 980.2M)
[04/27 18:52:12    168s] Total number of fetched objects 14806
[04/27 18:52:12    168s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:52:12    168s] End delay calculation. (MEM=985.562 CPU=0:00:13.4 REAL=0:00:14.0)
[04/27 18:52:12    168s] *** CDM Built up (cpu=0:00:14.0  real=0:00:14.0  mem= 985.6M) ***
[04/27 18:52:12    168s] **optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 916.3M, totSessionCpu=0:02:49 **
[04/27 18:52:12    168s] *** Finished optDesign ***
[04/27 18:52:12    168s] 
[04/27 18:52:12    168s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:45 real=  0:01:45)
[04/27 18:52:12    168s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/27 18:52:12    168s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:12.0 real=0:00:12.0)
[04/27 18:52:12    168s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.9 real=0:00:07.9)
[04/27 18:52:12    168s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.1 real=0:00:05.0)
[04/27 18:52:12    168s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:19.0 real=0:00:18.9)
[04/27 18:52:12    168s] Info: pop threads available for lower-level modules during optimization.
[04/27 18:52:12    168s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 18:52:12    168s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 18:52:12    168s] Deleted 0 physical inst  (cell - / prefix -).
[04/27 18:52:12    168s] *** Starting "NanoPlace(TM) placement v#1 (mem=916.3M)" ...
[04/27 18:52:12    168s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 18:52:12    168s] #std cell=14449 (0 fixed + 14449 movable) #block=0 (0 floating + 0 preplaced)
[04/27 18:52:12    168s] #ioInst=0 #net=14806 #term=46155 #term/net=3.12, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=160
[04/27 18:52:12    168s] stdCell: 14449 single + 0 double + 0 multi
[04/27 18:52:12    168s] Total standard cell length = 225.3024 (mm), area = 6.7591 (mm^2)
[04/27 18:52:12    168s] Core basic site is core
[04/27 18:52:12    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:12    169s] Apply auto density screen in pre-place stage.
[04/27 18:52:12    169s] Auto density screen increases utilization from 0.585 to 0.585
[04/27 18:52:12    169s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.9M
[04/27 18:52:12    169s] Average module density = 0.585.
[04/27 18:52:12    169s] Density for the design = 0.585.
[04/27 18:52:12    169s]        = stdcell_area 93876 sites (6759072 um^2) / alloc_area 160347 sites (11545002 um^2).
[04/27 18:52:12    169s] Pin Density = 0.2874.
[04/27 18:52:12    169s]             = total # of pins 46155 / total area 160573.
[04/27 18:52:12    169s] Initial padding reaches pin density 0.411 for top
[04/27 18:52:12    169s] Initial padding increases density from 0.585 to 0.950 for top
[04/27 18:52:12    169s] === lastAutoLevel = 8 
[04/27 18:52:12    169s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 18:52:12    169s] Iteration  1: Total net bbox = 1.993e+06 (9.41e+05 1.05e+06)
[04/27 18:52:12    169s]               Est.  stn bbox = 2.356e+06 (1.09e+06 1.27e+06)
[04/27 18:52:12    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.9M
[04/27 18:52:16    172s] Iteration  8: Total net bbox = 1.726e+06 (7.93e+05 9.33e+05)
[04/27 18:52:16    172s]               Est.  stn bbox = 2.070e+06 (9.32e+05 1.14e+06)
[04/27 18:52:16    172s]               cpu = 0:00:03.6 real = 0:00:03.0 mem = 918.0M
[04/27 18:52:22    179s] Iteration  9: Total net bbox = 1.785e+06 (8.23e+05 9.62e+05)
[04/27 18:52:22    179s]               Est.  stn bbox = 2.132e+06 (9.64e+05 1.17e+06)
[04/27 18:52:22    179s]               cpu = 0:00:06.4 real = 0:00:06.0 mem = 918.0M
[04/27 18:52:28    184s] Iteration 10: Total net bbox = 1.926e+06 (8.90e+05 1.04e+06)
[04/27 18:52:28    184s]               Est.  stn bbox = 2.275e+06 (1.03e+06 1.24e+06)
[04/27 18:52:28    184s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 918.0M
[04/27 18:52:28    184s] Iteration 11: Total net bbox = 1.954e+06 (9.14e+05 1.04e+06)
[04/27 18:52:28    184s]               Est.  stn bbox = 2.303e+06 (1.06e+06 1.25e+06)
[04/27 18:52:28    184s]               cpu = 0:00:15.7 real = 0:00:16.0 mem = 932.0M
[04/27 18:52:28    184s] Iteration 12: Total net bbox = 1.954e+06 (9.14e+05 1.04e+06)
[04/27 18:52:28    184s]               Est.  stn bbox = 2.303e+06 (1.06e+06 1.25e+06)
[04/27 18:52:28    184s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 932.0M
[04/27 18:52:28    184s] Iteration 13: Total net bbox = 1.954e+06 (9.14e+05 1.04e+06)
[04/27 18:52:28    184s]               Est.  stn bbox = 2.303e+06 (1.06e+06 1.25e+06)
[04/27 18:52:28    184s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 932.0M
[04/27 18:52:28    184s] *** cost = 1.954e+06 (9.14e+05 1.04e+06) (cpu for global=0:00:15.7) real=0:00:16.0***
[04/27 18:52:28    184s] Core Placement runtime cpu: 0:00:15.7 real: 0:00:16.0
[04/27 18:52:28    184s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 18:52:28    184s] Type 'man IMPSP-9025' for more detail.
[04/27 18:52:28    184s] #spOpts: mergeVia=F 
[04/27 18:52:28    184s] Core basic site is core
[04/27 18:52:28    184s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:28    184s] *** Starting refinePlace (0:03:05 mem=932.0M) ***
[04/27 18:52:28    184s] Total net bbox length = 1.954e+06 (9.138e+05 1.040e+06) (ext = 4.694e+04)
[04/27 18:52:28    184s] Starting refinePlace ...
[04/27 18:52:28    184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:52:28    184s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:52:28    184s] Density distribution unevenness ratio = 5.320%
[04/27 18:52:29    185s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:52:29    185s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=932.0MB) @(0:03:05 - 0:03:05).
[04/27 18:52:29    185s] Move report: preRPlace moves 14449 insts, mean move: 8.81 um, max move: 70.81 um
[04/27 18:52:29    185s] 	Max move on inst (EDC_DUT/E1/o_processed_sum_reg[6]): (55.08, 867.13) --> (50.40, 801.00)
[04/27 18:52:29    185s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[04/27 18:52:29    185s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:52:29    185s] Placement tweakage begins.
[04/27 18:52:29    185s] wire length = 2.371e+06
[04/27 18:52:31    187s] wire length = 2.255e+06
[04/27 18:52:31    187s] Placement tweakage ends.
[04/27 18:52:31    187s] Move report: tweak moves 3609 insts, mean move: 26.21 um, max move: 250.80 um
[04/27 18:52:31    187s] 	Max move on inst (EDC_DUT/E7/add_219/U59): (1992.00, 381.00) --> (2212.80, 411.00)
[04/27 18:52:31    187s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=932.0MB) @(0:03:05 - 0:03:08).
[04/27 18:52:31    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:52:31    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=932.0MB) @(0:03:08 - 0:03:08).
[04/27 18:52:31    187s] Move report: Detail placement moves 14449 insts, mean move: 14.15 um, max move: 234.34 um
[04/27 18:52:31    187s] 	Max move on inst (EDC_DUT/E7/add_219/U59): (1993.04, 396.42) --> (2212.80, 411.00)
[04/27 18:52:31    187s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 932.0MB
[04/27 18:52:31    187s] Statistics of distance of Instance movement in refine placement:
[04/27 18:52:31    187s]   maximum (X+Y) =       234.34 um
[04/27 18:52:31    187s]   inst (EDC_DUT/E7/add_219/U59) with max move: (1993.04, 396.419) -> (2212.8, 411)
[04/27 18:52:31    187s]   mean    (X+Y) =        14.15 um
[04/27 18:52:31    187s] Total instances flipped for WireLenOpt: 654
[04/27 18:52:31    187s] Summary Report:
[04/27 18:52:31    187s] Instances move: 14449 (out of 14449 movable)
[04/27 18:52:31    187s] Instances flipped: 0
[04/27 18:52:31    187s] Mean displacement: 14.15 um
[04/27 18:52:31    187s] Max displacement: 234.34 um (Instance: EDC_DUT/E7/add_219/U59) (1993.04, 396.419) -> (2212.8, 411)
[04/27 18:52:31    187s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 18:52:31    187s] Total instances moved : 14449
[04/27 18:52:31    187s] Total net bbox length = 1.883e+06 (8.363e+05 1.046e+06) (ext = 4.595e+04)
[04/27 18:52:31    187s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 932.0MB
[04/27 18:52:31    187s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=932.0MB) @(0:03:05 - 0:03:08).
[04/27 18:52:31    187s] *** Finished refinePlace (0:03:08 mem=932.0M) ***
[04/27 18:52:31    187s] *** End of Placement (cpu=0:00:19.0, real=0:00:19.0, mem=932.0M) ***
[04/27 18:52:31    187s] #spOpts: mergeVia=F 
[04/27 18:52:31    187s] Core basic site is core
[04/27 18:52:31    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:31    187s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:52:31    187s] Density distribution unevenness ratio = 5.285%
[04/27 18:52:31    187s] *** Finishing placeDesign concurrent flow ***
[04/27 18:52:31    187s] **placeDesign ... cpu = 0: 2:55, real = 0: 2:55, mem = 899.5M **
[04/27 18:52:31    187s] Command spTest is not supported.
[04/27 18:52:31    187s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:52:31    187s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:52:31    187s] 
[04/27 18:52:31    187s] *** Summary of all messages that are not suppressed in this session:
[04/27 18:52:31    187s] Severity  ID               Count  Summary                                  
[04/27 18:52:31    187s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/27 18:52:31    187s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/27 18:52:31    187s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/27 18:52:31    187s] WARNING   IMPSP-5140           1  Global net connect rules have not been c...
[04/27 18:52:31    187s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/27 18:52:31    187s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[04/27 18:52:31    187s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/27 18:52:31    187s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[04/27 18:52:31    187s] *** Message Summary: 13 warning(s), 0 error(s)
[04/27 18:52:31    187s] 
[04/27 18:52:31    187s] <CMD> checkPlace
[04/27 18:52:31    187s] Core basic site is core
[04/27 18:52:31    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:31    187s] Begin checking placement ... (start mem=899.5M, init mem=899.5M)
[04/27 18:52:31    187s] *info: Placed = 14449         
[04/27 18:52:31    187s] *info: Unplaced = 0           
[04/27 18:52:31    187s] Placement Density:58.46%(6759072/11561256)
[04/27 18:52:31    187s] Placement Density (including fixed std cells):58.46%(6759072/11561256)
[04/27 18:52:31    187s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=899.5M)
[04/27 18:52:31    187s] <CMD> sroute
[04/27 18:52:31    187s] #- Begin sroute (date=04/27 18:52:31, mem=899.5M)
[04/27 18:52:31    188s] *** Begin SPECIAL ROUTE on Thu Apr 27 18:52:31 2017 ***
[04/27 18:52:31    188s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 18:52:31    188s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 18:52:31    188s] 
[04/27 18:52:31    188s] Begin option processing ...
[04/27 18:52:31    188s] srouteConnectPowerBump set to false
[04/27 18:52:31    188s] routeSpecial set to true
[04/27 18:52:31    188s] srouteConnectConverterPin set to false
[04/27 18:52:31    188s] srouteFollowCorePinEnd set to 3
[04/27 18:52:31    188s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 18:52:31    188s] sroutePadPinAllPorts set to true
[04/27 18:52:31    188s] sroutePreserveExistingRoutes set to true
[04/27 18:52:31    188s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 18:52:31    188s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1777.00 megs.
[04/27 18:52:31    188s] 
[04/27 18:52:31    188s] Reading DB technology information...
[04/27 18:52:31    188s] Finished reading DB technology information.
[04/27 18:52:31    188s] Reading floorplan and netlist information...
[04/27 18:52:31    188s] Finished reading floorplan and netlist information.
[04/27 18:52:31    188s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 18:52:31    188s] Read in 34 macros, 25 used
[04/27 18:52:31    188s] Read in 14449 components
[04/27 18:52:31    188s]   14449 core components: 0 unplaced, 14449 placed, 0 fixed
[04/27 18:52:31    188s] Read in 198 physical pins
[04/27 18:52:31    188s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 18:52:31    188s] Read in 198 nets
[04/27 18:52:31    188s] Read in 2 special nets, 2 routed
[04/27 18:52:31    188s] Read in 198 terminals
[04/27 18:52:31    188s] Begin power routing ...
[04/27 18:52:31    188s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[04/27 18:52:31    188s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/27 18:52:31    188s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 18:52:31    188s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 18:52:31    188s] Type 'man IMPSR-1256' for more detail.
[04/27 18:52:31    188s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 18:52:31    188s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[04/27 18:52:31    188s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/27 18:52:31    188s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 18:52:31    188s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 18:52:31    188s] Type 'man IMPSR-1256' for more detail.
[04/27 18:52:31    188s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 18:52:31    188s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/27 18:52:31    188s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/27 18:52:31    188s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/27 18:52:31    188s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/27 18:52:31    188s] CPU time for FollowPin 0 seconds
[04/27 18:52:31    188s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/27 18:52:31    188s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/27 18:52:31    188s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/27 18:52:31    188s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/27 18:52:31    188s] CPU time for FollowPin 0 seconds
[04/27 18:52:31    188s]   Number of IO ports routed: 0
[04/27 18:52:31    188s]   Number of Block ports routed: 0
[04/27 18:52:31    188s]   Number of Stripe ports routed: 0
[04/27 18:52:31    188s]   Number of Core ports routed: 228
[04/27 18:52:31    188s]   Number of Pad ports routed: 0
[04/27 18:52:31    188s]   Number of Power Bump ports routed: 0
[04/27 18:52:31    188s]   Number of Followpin connections: 114
[04/27 18:52:31    188s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1780.00 megs.
[04/27 18:52:31    188s] 
[04/27 18:52:31    188s] 
[04/27 18:52:31    188s] 
[04/27 18:52:31    188s]  Begin updating DB with routing results ...
[04/27 18:52:31    188s]  Updating DB with 4 via definition ...
[04/27 18:52:31    188s]  Updating DB with 198 io pins ...
[04/27 18:52:31    188s] 
sroute post-processing starts at Thu Apr 27 18:52:31 2017
The viaGen is rebuilding shadow vias for net gnd.
[04/27 18:52:31    188s] sroute post-processing ends at Thu Apr 27 18:52:31 2017

sroute post-processing starts at Thu Apr 27 18:52:31 2017
The viaGen is rebuilding shadow vias for net vdd.
[04/27 18:52:32    188s] sroute post-processing ends at Thu Apr 27 18:52:32 2017
sroute created 342 wires.
[04/27 18:52:32    188s] ViaGen created 228 vias and deleted 0 via to avoid violation.
[04/27 18:52:32    188s] +--------+----------------+----------------+
[04/27 18:52:32    188s] |  Layer |     Created    |     Deleted    |
[04/27 18:52:32    188s] +--------+----------------+----------------+
[04/27 18:52:32    188s] | metal1 |       342      |       NA       |
[04/27 18:52:32    188s] |   via  |       228      |        0       |
[04/27 18:52:32    188s] +--------+----------------+----------------+
[04/27 18:52:32    188s] #- End sroute (date=04/27 18:52:32, total cpu=0:00:00.3, real=0:00:01.0, peak res=901.8M, current mem=901.8M)
[04/27 18:52:32    188s] <CMD> trialRoute
[04/27 18:52:32    188s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:52:32    188s] Set wireMPool w/ noThreadCheck
[04/27 18:52:32    188s] *** Starting trialRoute (mem=899.5M) ***
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Using hname+ instead name for net compare
[04/27 18:52:32    188s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 18:52:32    188s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 18:52:32    188s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 18:52:32    188s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 899.5M)
[04/27 18:52:32    188s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Nr of prerouted/Fixed nets = 0
[04/27 18:52:32    188s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 18:52:32    188s] routingBox: (0 0) (3511200 3492000)
[04/27 18:52:32    188s] coreBox:    (50400 51000) (3460800 3441000)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1a route (cpu=0:00:00.1 real=0:00:00.1 mem=899.5M):
[04/27 18:52:32    188s] Est net length = 2.183e+06um = 1.015e+06H + 1.168e+06V
[04/27 18:52:32    188s] Usage: (30.7%H 54.1%V) = (1.229e+06um 2.352e+06um) = (102155 78430)
[04/27 18:52:32    188s] Obstruct: 505 = 0 (0.0%H) + 505 (1.5%V)
[04/27 18:52:32    188s] Overflow: 3100 = 8 (0.02% H) + 3093 (9.38% V)
[04/27 18:52:32    188s] Number obstruct path=13 reroute=0
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=900.5M):
[04/27 18:52:32    188s] Usage: (30.6%H 54.1%V) = (1.226e+06um 2.353e+06um) = (101937 78451)
[04/27 18:52:32    188s] Overflow: 3072 = 5 (0.02% H) + 3067 (9.31% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=900.5M):
[04/27 18:52:32    188s] Usage: (30.5%H 54.2%V) = (1.222e+06um 2.354e+06um) = (101619 78495)
[04/27 18:52:32    188s] Overflow: 2968 = 3 (0.01% H) + 2965 (9.00% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.1 mem=900.5M):
[04/27 18:52:32    188s] Usage: (30.6%H 54.4%V) = (1.227e+06um 2.366e+06um) = (102029 78881)
[04/27 18:52:32    188s] Overflow: 2421 = 1 (0.00% H) + 2420 (7.34% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1a-1d Overflow: 0.00% H + 7.34% V (0:00:00.3 900.5M)

[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=900.5M):
[04/27 18:52:32    188s] Usage: (31.0%H 54.8%V) = (1.241e+06um 2.383e+06um) = (103141 79438)
[04/27 18:52:32    188s] Overflow: 1836 = 0 (0.00% H) + 1836 (5.57% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=900.5M):
[04/27 18:52:32    188s] Usage: (31.6%H 55.4%V) = (1.267e+06um 2.407e+06um) = (105243 80244)
[04/27 18:52:32    188s] Overflow: 953 = 0 (0.00% H) + 953 (2.89% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Congestion distribution:
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Remain	cntH		cntV
[04/27 18:52:32    188s] --------------------------------------
[04/27 18:52:32    188s]  -2:	0	 0.00%	16	 0.05%
[04/27 18:52:32    188s]  -1:	0	 0.00%	930	 2.82%
[04/27 18:52:32    188s] --------------------------------------
[04/27 18:52:32    188s]   0:	31	 0.09%	7089	21.51%
[04/27 18:52:32    188s]   1:	87	 0.26%	5828	17.68%
[04/27 18:52:32    188s]   2:	318	 0.95%	6832	20.73%
[04/27 18:52:32    188s]   3:	860	 2.57%	6154	18.67%
[04/27 18:52:32    188s]   4:	2098	 6.27%	3658	11.10%
[04/27 18:52:32    188s]   5:	30068	89.86%	2450	 7.43%
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1e-1f Overflow: 0.00% H + 2.89% V (0:00:00.1 900.5M)

[04/27 18:52:32    188s] Global route (cpu=0.4s real=0.4s 900.5M)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] *** After '-updateRemainTrks' operation: 
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Usage: (31.6%H 55.4%V) = (1.267e+06um 2.407e+06um) = (105243 80244)
[04/27 18:52:32    188s] Overflow: 953 = 0 (0.00% H) + 953 (2.89% V)
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Phase 1l Overflow: 0.00% H + 2.89% V (0:00:00.0 900.5M)

[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Congestion distribution:
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Remain	cntH		cntV
[04/27 18:52:32    188s] --------------------------------------
[04/27 18:52:32    188s]  -2:	0	 0.00%	16	 0.05%
[04/27 18:52:32    188s]  -1:	0	 0.00%	930	 2.82%
[04/27 18:52:32    188s] --------------------------------------
[04/27 18:52:32    188s]   0:	31	 0.09%	7089	21.51%
[04/27 18:52:32    188s]   1:	87	 0.26%	5828	17.68%
[04/27 18:52:32    188s]   2:	318	 0.95%	6832	20.73%
[04/27 18:52:32    188s]   3:	860	 2.57%	6154	18.67%
[04/27 18:52:32    188s]   4:	2098	 6.27%	3658	11.10%
[04/27 18:52:32    188s]   5:	30068	89.86%	2450	 7.43%
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Starting trMTInitAdjWires in ST mode ...
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] *** Completed Phase 1 route (cpu=0:00:00.6 real=0:00:00.6 900.5M) ***
[04/27 18:52:32    188s] 
[04/27 18:52:32    188s] Using trMTFlushLazyWireDel= 1
[04/27 18:52:32    188s] Not using mpools for CRoute
[04/27 18:52:32    189s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 18:52:32    189s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=900.5M)
[04/27 18:52:32    189s] Not using mpools for CRoute
[04/27 18:52:32    189s] Remain wire count= 56 (w/term= 56)
[04/27 18:52:33    189s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=900.5M)
[04/27 18:52:33    189s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 18:52:33    189s] Cleanup real= 0:00:00.1
[04/27 18:52:33    189s] Phase 2 total (cpu=0:00:00.4 real=0:00:00.4 mem=900.5M)
[04/27 18:52:33    189s] 
[04/27 18:52:33    189s] Total length: 2.274e+06um, number of vias: 90777
[04/27 18:52:33    189s] M1(H) length: 0.000e+00um, number of vias: 45996
[04/27 18:52:33    189s] M2(V) length: 1.254e+06um, number of vias: 44781
[04/27 18:52:33    189s] M3(H) length: 1.019e+06um
[04/27 18:52:33    189s] *** Completed Phase 2 route (cpu=0:00:00.4 real=0:00:00.5 900.5M) ***
[04/27 18:52:33    189s] 
[04/27 18:52:33    189s] Skipping QALenRecalc
[04/27 18:52:33    189s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 18:52:33    189s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 18:52:33    189s] *** Finished all Phases (cpu=0:00:01.0 mem=900.5M) ***
[04/27 18:52:33    189s] trMTFlushLazyWireDel was already disabled
[04/27 18:52:33    189s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 18:52:33    189s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 18:52:33    189s] Starting trMTRemoveAntenna in ST mode ...
[04/27 18:52:33    189s] Peak Memory Usage was 900.5M 
[04/27 18:52:33    189s] TrialRoute+GlbRouteEst total runtime= +0:00:01.1 = 0:00:01.3
[04/27 18:52:33    189s]   TrialRoute full (called once) runtime= 0:00:01.1
[04/27 18:52:33    189s]   GlbRouteEst (called 2x) runtime= 0:00:00.2
[04/27 18:52:33    189s] *** Finished trialRoute (cpu=0:00:01.1 mem=900.5M) ***
[04/27 18:52:33    189s] 
[04/27 18:52:33    189s] Set wireMPool w/ threadCheck
[04/27 18:52:33    189s] <CMD> timeDesign -preCTS
[04/27 18:52:33    189s] Start to check current routing status for nets...
[04/27 18:52:33    189s] Using hname+ instead name for net compare
[04/27 18:52:33    189s] All nets are already routed correctly.
[04/27 18:52:33    189s] End to check current routing status for nets (mem=899.2M)
[04/27 18:52:33    189s] Extraction called for design 'Top_Level' of instances=14449 and nets=15537 using extraction engine 'preRoute' .
[04/27 18:52:33    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:52:33    189s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:52:33    189s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:52:33    189s] RC Extraction called in multi-corner(1) mode.
[04/27 18:52:33    189s] RCMode: PreRoute
[04/27 18:52:33    189s]       RC Corner Indexes            0   
[04/27 18:52:33    189s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:52:33    189s] Resistance Scaling Factor    : 1.00000 
[04/27 18:52:33    189s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:52:33    189s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:52:33    189s] Shrink Factor                : 1.00000
[04/27 18:52:33    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:52:33    189s] Using capacitance table file ...
[04/27 18:52:33    189s] Updating RC grid for preRoute extraction ...
[04/27 18:52:33    189s] Initializing multi-corner capacitance tables ... 
[04/27 18:52:33    189s] Initializing multi-corner resistance tables ...
[04/27 18:52:33    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 899.227M)
[04/27 18:52:33    189s] Effort level <high> specified for reg2reg path_group
[04/27 18:52:34    190s] #################################################################################
[04/27 18:52:34    190s] # Design Stage: PreRoute
[04/27 18:52:34    190s] # Design Name: Top_Level
[04/27 18:52:34    190s] # Design Mode: 90nm
[04/27 18:52:34    190s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:52:34    190s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:52:34    190s] # Signoff Settings: SI Off 
[04/27 18:52:34    190s] #################################################################################
[04/27 18:52:34    190s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:52:34    190s] Calculate delays in Single mode...
[04/27 18:52:34    190s] Topological Sorting (CPU = 0:00:00.0, MEM = 911.0M, InitMEM = 908.8M)
[04/27 18:52:39    196s] Total number of fetched objects 14806
[04/27 18:52:39    196s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:52:39    196s] End delay calculation. (MEM=954.539 CPU=0:00:05.6 REAL=0:00:05.0)
[04/27 18:52:39    196s] *** CDM Built up (cpu=0:00:05.9  real=0:00:05.0  mem= 954.5M) ***
[04/27 18:52:40    196s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:03:16 mem=954.5M)
[04/27 18:52:41    197s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.140  |
|           TNS (ns):| -2.243  | -2.243  |  0.000  |
|    Violating Paths:|   58    |   58    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.463%
Routing Overflow: 0.00% H and 2.89% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 18:52:41    197s] Total CPU time: 8.11 sec
[04/27 18:52:41    197s] Total Real time: 8.0 sec
[04/27 18:52:41    197s] Total Memory Usage: 894.085938 Mbytes
[04/27 18:52:41    197s] <CMD> setOptMode -yieldEffort none
[04/27 18:52:41    197s] <CMD> setOptMode -highEffort
[04/27 18:52:41    197s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 18:52:41    197s] <CMD> setOptMode -maxDensity 0.95
[04/27 18:52:41    197s] <CMD> setOptMode -drcMargin 0.0
[04/27 18:52:41    197s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 18:52:41    197s] <CMD> setOptMode -noSimplifyNetlist
[04/27 18:52:41    197s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 18:52:41    197s] <CMD> optDesign -preCTS -drv
[04/27 18:52:41    197s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:52:41    197s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 18:52:41    197s] #spOpts: mergeVia=F 
[04/27 18:52:41    197s] Core basic site is core
[04/27 18:52:41    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:41    197s] #spOpts: mergeVia=F 
[04/27 18:52:41    197s] GigaOpt running with 1 threads.
[04/27 18:52:41    197s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:52:41    197s] #spOpts: mergeVia=F 
[04/27 18:52:41    197s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:52:41    197s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:52:41    197s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:52:41    197s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:52:41    197s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:52:41    197s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:52:41    197s] 	...
[04/27 18:52:41    197s] 	Reporting only the 20 first cells found...
[04/27 18:52:41    197s] 
[04/27 18:52:41    197s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 934.1M, totSessionCpu=0:03:18 **
[04/27 18:52:41    197s] *** optDesign -preCTS ***
[04/27 18:52:41    197s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 18:52:41    197s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 18:52:41    197s] Hold Target Slack: user slack 0
[04/27 18:52:41    198s] Multi-VT timing optimization disabled based on library information.
[04/27 18:52:41    198s] Summary for sequential cells idenfication: 
[04/27 18:52:41    198s] Identified SBFF number: 3
[04/27 18:52:41    198s] Identified MBFF number: 0
[04/27 18:52:41    198s] Not identified SBFF number: 0
[04/27 18:52:41    198s] Not identified MBFF number: 0
[04/27 18:52:41    198s] Number of sequential cells which are not FFs: 1
[04/27 18:52:41    198s] 
[04/27 18:52:41    198s] Start to check current routing status for nets...
[04/27 18:52:41    198s] Using hname+ instead name for net compare
[04/27 18:52:41    198s] All nets are already routed correctly.
[04/27 18:52:41    198s] End to check current routing status for nets (mem=934.1M)
[04/27 18:52:42    198s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.108  |
|           TNS (ns):| -2.243  |
|    Violating Paths:|   58    |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.463%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 928.1M, totSessionCpu=0:03:19 **
[04/27 18:52:42    198s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:52:42    198s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=928.1M
[04/27 18:52:42    198s] #spOpts: mergeVia=F 
[04/27 18:52:42    198s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=928.1M
[04/27 18:52:42    198s] *** Starting optimizing excluded clock nets MEM= 922.1M) ***
[04/27 18:52:42    198s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 922.1M) ***
[04/27 18:52:42    199s] Begin: GigaOpt high fanout net optimization
[04/27 18:52:42    199s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:52:42    199s] Summary for sequential cells idenfication: 
[04/27 18:52:42    199s] Identified SBFF number: 3
[04/27 18:52:42    199s] Identified MBFF number: 0
[04/27 18:52:42    199s] Not identified SBFF number: 0
[04/27 18:52:42    199s] Not identified MBFF number: 0
[04/27 18:52:42    199s] Number of sequential cells which are not FFs: 1
[04/27 18:52:42    199s] 
[04/27 18:52:42    199s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:52:42    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=932.1M
[04/27 18:52:42    199s] #spOpts: mergeVia=F 
[04/27 18:52:42    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=932.1M
[04/27 18:52:42    199s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=932.1M
[04/27 18:52:42    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=938.1M
[04/27 18:52:42    199s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=985.0M
[04/27 18:52:42    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=985.0M
[04/27 18:52:43    199s] +----------+---------+--------+--------+------------+--------+
[04/27 18:52:43    199s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 18:52:43    199s] +----------+---------+--------+--------+------------+--------+
[04/27 18:52:43    199s] |    58.46%|        -|  -0.108|  -2.244|   0:00:00.0| 1099.4M|
[04/27 18:52:43    199s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:43    199s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:43    199s] |    58.46%|        -|  -0.108|  -2.244|   0:00:00.0| 1099.4M|
[04/27 18:52:43    199s] +----------+---------+--------+--------+------------+--------+
[04/27 18:52:43    199s] 
[04/27 18:52:43    199s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1099.4M) ***
[04/27 18:52:43    199s] End: GigaOpt high fanout net optimization
[04/27 18:52:43    199s] Begin: GigaOpt DRV Optimization
[04/27 18:52:43    199s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/27 18:52:43    199s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:52:43    199s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:52:43    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:20 mem=1074.4M
[04/27 18:52:43    199s] #spOpts: mergeVia=F 
[04/27 18:52:43    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:20 mem=1074.4M
[04/27 18:52:43    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1074.4M
[04/27 18:52:43    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1074.4M
[04/27 18:52:43    199s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:43    199s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:52:43    199s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:43    199s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:52:43    199s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:43    200s] Info: violation cost 0.084682 (cap = 0.084682, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:43    200s] |     0   |     0   |     5   |      5  |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  58.46  |            |           |
[04/27 18:52:43    200s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:43    200s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.42 |          3|          0|          3|  58.47  |   0:00:00.0|    1108.7M|
[04/27 18:52:43    200s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:43    200s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.42 |          0|          0|          0|  58.47  |   0:00:00.0|    1108.7M|
[04/27 18:52:43    200s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:43    200s] 
[04/27 18:52:43    200s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1108.7M) ***
[04/27 18:52:43    200s] 
[04/27 18:52:44    200s] *** Starting refinePlace (0:03:20 mem=1108.7M) ***
[04/27 18:52:44    200s] Total net bbox length = 1.883e+06 (8.364e+05 1.047e+06) (ext = 4.595e+04)
[04/27 18:52:44    200s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/27 18:52:44    200s] Type 'man IMPSP-5140' for more detail.
[04/27 18:52:44    200s] **WARN: (IMPSP-315):	Found 14452 instances insts with no PG Term connections.
[04/27 18:52:44    200s] Type 'man IMPSP-315' for more detail.
[04/27 18:52:44    200s] Starting refinePlace ...
[04/27 18:52:44    200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:52:44    200s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:52:44    200s] Density distribution unevenness ratio = 5.280%
[04/27 18:52:44    200s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:52:44    200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1108.7MB) @(0:03:20 - 0:03:21).
[04/27 18:52:44    200s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:52:44    200s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:52:44    200s] Move report: legalization moves 3 insts, mean move: 10.40 um, max move: 16.80 um
[04/27 18:52:44    200s] 	Max move on inst (FE_OFC658_FE_OFN111_n_rst): (2306.40, 711.00) --> (2289.60, 711.00)
[04/27 18:52:44    200s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1108.7MB) @(0:03:21 - 0:03:21).
[04/27 18:52:44    200s] Move report: Detail placement moves 3 insts, mean move: 10.40 um, max move: 16.80 um
[04/27 18:52:44    200s] 	Max move on inst (FE_OFC658_FE_OFN111_n_rst): (2306.40, 711.00) --> (2289.60, 711.00)
[04/27 18:52:44    200s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1108.7MB
[04/27 18:52:44    200s] Statistics of distance of Instance movement in refine placement:
[04/27 18:52:44    200s]   maximum (X+Y) =        16.80 um
[04/27 18:52:44    200s]   inst (FE_OFC658_FE_OFN111_n_rst) with max move: (2306.4, 711) -> (2289.6, 711)
[04/27 18:52:44    200s]   mean    (X+Y) =        10.40 um
[04/27 18:52:44    200s] Summary Report:
[04/27 18:52:44    200s] Instances move: 3 (out of 14452 movable)
[04/27 18:52:44    200s] Instances flipped: 0
[04/27 18:52:44    200s] Mean displacement: 10.40 um
[04/27 18:52:44    200s] Max displacement: 16.80 um (Instance: FE_OFC658_FE_OFN111_n_rst) (2306.4, 711) -> (2289.6, 711)
[04/27 18:52:44    200s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 18:52:44    200s] Total instances moved : 3
[04/27 18:52:44    200s] Total net bbox length = 1.883e+06 (8.364e+05 1.047e+06) (ext = 4.595e+04)
[04/27 18:52:44    200s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1108.7MB
[04/27 18:52:44    200s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1108.7MB) @(0:03:20 - 0:03:21).
[04/27 18:52:44    200s] *** Finished refinePlace (0:03:21 mem=1108.7M) ***
[04/27 18:52:44    200s] *** maximum move = 16.80 um ***
[04/27 18:52:44    200s] *** Finished re-routing un-routed nets (1108.7M) ***
[04/27 18:52:44    200s] 
[04/27 18:52:44    200s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1108.7M) ***
[04/27 18:52:44    200s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[04/27 18:52:44    200s] End: GigaOpt DRV Optimization
[04/27 18:52:44    200s] GigaOpt: Cleaning up trial route
[04/27 18:52:44    200s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=1074.4M
[04/27 18:52:44    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=1074.4M
[04/27 18:52:44    200s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:52:44    200s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:52:44    200s] [PSP] Initial Peak syMemory usage = 1074.4 MB
[04/27 18:52:44    200s] (I)       Reading DB...
[04/27 18:52:44    200s] (I)       congestionReportName   : 
[04/27 18:52:44    200s] (I)       layerRangeFor2DCongestion : 
[04/27 18:52:44    200s] (I)       buildTerm2TermWires    : 1
[04/27 18:52:44    200s] (I)       doTrackAssignment      : 1
[04/27 18:52:44    200s] (I)       dumpBookshelfFiles     : 0
[04/27 18:52:44    200s] (I)       numThreads             : 1
[04/27 18:52:44    200s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:52:44    200s] (I)       honorPin               : false
[04/27 18:52:44    200s] (I)       honorPinGuide          : true
[04/27 18:52:44    200s] (I)       honorPartition         : false
[04/27 18:52:44    200s] (I)       allowPartitionCrossover: false
[04/27 18:52:44    200s] (I)       honorSingleEntry       : true
[04/27 18:52:44    200s] (I)       honorSingleEntryStrong : true
[04/27 18:52:44    200s] (I)       handleViaSpacingRule   : false
[04/27 18:52:44    200s] (I)       handleEolSpacingRule   : false
[04/27 18:52:44    200s] (I)       PDConstraint           : none
[04/27 18:52:44    200s] (I)       expBetterNDRHandling   : false
[04/27 18:52:44    200s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:52:44    200s] (I)       routingEffortLevel     : 3
[04/27 18:52:44    200s] (I)       effortLevel            : standard
[04/27 18:52:44    200s] [NR-eGR] minRouteLayer          : 2
[04/27 18:52:44    200s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:52:44    200s] (I)       numRowsPerGCell        : 1
[04/27 18:52:44    200s] (I)       speedUpLargeDesign     : 0
[04/27 18:52:44    200s] (I)       speedUpBlkViolationClean: 1
[04/27 18:52:44    200s] (I)       multiThreadingTA       : 1
[04/27 18:52:44    200s] (I)       blockedPinEscape       : 1
[04/27 18:52:44    200s] (I)       blkAwareLayerSwitching : 1
[04/27 18:52:44    200s] (I)       betterClockWireModeling: 1
[04/27 18:52:44    200s] (I)       congestionCleanMode    : 0
[04/27 18:52:44    200s] (I)       optimizationMode       : false
[04/27 18:52:44    200s] (I)       routeSecondPG          : false
[04/27 18:52:44    200s] (I)       punchThroughDistance   : 500.00
[04/27 18:52:44    200s] (I)       scenicBound            : 1.15
[04/27 18:52:44    200s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:52:44    200s] (I)       source-to-sink ratio   : 0.00
[04/27 18:52:44    200s] (I)       targetCongestionRatioH : 1.00
[04/27 18:52:44    200s] (I)       targetCongestionRatioV : 1.00
[04/27 18:52:44    200s] (I)       layerCongestionRatio   : 0.70
[04/27 18:52:44    200s] (I)       m1CongestionRatio      : 0.10
[04/27 18:52:44    200s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:52:44    200s] (I)       localRouteEffort       : 1.00
[04/27 18:52:44    200s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:52:44    200s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:52:44    200s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:52:44    200s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:52:44    200s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:52:44    200s] (I)       blockTrack             : 
[04/27 18:52:44    200s] (I)       routeVias              : 
[04/27 18:52:44    200s] (I)       readTROption           : true
[04/27 18:52:44    200s] (I)       extraSpacingFactor     : 1.00
[04/27 18:52:44    200s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:52:44    200s] (I)       routeSelectedNetsOnly  : false
[04/27 18:52:44    200s] (I)       before initializing RouteDB syMemory usage = 1074.4 MB
[04/27 18:52:44    200s] (I)       starting read tracks
[04/27 18:52:44    200s] (I)       build grid graph
[04/27 18:52:44    200s] (I)       build grid graph start
[04/27 18:52:44    200s] [NR-eGR] Layer1 has no routable track
[04/27 18:52:44    200s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:52:44    200s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:52:44    200s] (I)       build grid graph end
[04/27 18:52:44    200s] (I)       numViaLayers=2
[04/27 18:52:44    200s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:52:44    200s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:52:44    200s] (I)       end build via table
[04/27 18:52:44    200s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=240 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:52:44    200s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:52:44    200s] (I)       readDataFromPlaceDB
[04/27 18:52:44    200s] (I)       Read net information..
[04/27 18:52:44    200s] [NR-eGR] Read numTotalNets=14809  numIgnoredNets=0
[04/27 18:52:44    200s] (I)       Read testcase time = 0.000 seconds
[04/27 18:52:44    200s] 
[04/27 18:52:44    200s] (I)       build grid graph start
[04/27 18:52:44    200s] (I)       build grid graph end
[04/27 18:52:44    200s] (I)       Model blockage into capacity
[04/27 18:52:44    200s] (I)       Read numBlocks=31687  numPreroutedWires=0  numCapScreens=0
[04/27 18:52:44    201s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:52:44    201s] (I)       blocked area on Layer2 : 6174136710000  (50.36%)
[04/27 18:52:44    201s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:52:44    201s] (I)       Modeling time = 0.010 seconds
[04/27 18:52:44    201s] 
[04/27 18:52:44    201s] (I)       totalPins=46162  totalGlobalPin=42258 (91.54%)
[04/27 18:52:44    201s] (I)       Number of ignored nets = 0
[04/27 18:52:44    201s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:52:44    201s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:52:44    201s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:52:44    201s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:52:44    201s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:52:44    201s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1074.4 MB
[04/27 18:52:44    201s] (I)       Layer1  viaCost=200.00
[04/27 18:52:44    201s] (I)       Layer2  viaCost=100.00
[04/27 18:52:44    201s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:52:44    201s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:52:44    201s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:52:44    201s] (I)       Site Width          :  2400  (dbu)
[04/27 18:52:44    201s] (I)       Row Height          : 30000  (dbu)
[04/27 18:52:44    201s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:52:44    201s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:52:44    201s] (I)       grid                :   117   116     3
[04/27 18:52:44    201s] (I)       vertical capacity   :     0 30000     0
[04/27 18:52:44    201s] (I)       horizontal capacity :     0     0 30000
[04/27 18:52:44    201s] (I)       Default wire width  :   900   900  1500
[04/27 18:52:44    201s] (I)       Default wire space  :   900   900   900
[04/27 18:52:44    201s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:52:44    201s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:52:44    201s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:52:44    201s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:52:44    201s] (I)       Num of masks        :     1     1     1
[04/27 18:52:44    201s] (I)       Num of trim masks   :     0     0     0
[04/27 18:52:44    201s] (I)       --------------------------------------------------------
[04/27 18:52:44    201s] 
[04/27 18:52:44    201s] [NR-eGR] ============ Routing rule table ============
[04/27 18:52:44    201s] [NR-eGR] Rule id 0. Nets 14809 
[04/27 18:52:44    201s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:52:44    201s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:52:44    201s] [NR-eGR] ========================================
[04/27 18:52:44    201s] [NR-eGR] 
[04/27 18:52:44    201s] (I)       After initializing earlyGlobalRoute syMemory usage = 1074.4 MB
[04/27 18:52:44    201s] (I)       Loading and dumping file time : 0.10 seconds
[04/27 18:52:44    201s] (I)       ============= Initialization =============
[04/27 18:52:44    201s] (I)       total 2D Cap : 260494 = (136188 H, 124306 V)
[04/27 18:52:44    201s] [NR-eGR] Layer group 1: route 14809 net(s) in layer range [2, 3]
[04/27 18:52:44    201s] (I)       ============  Phase 1a Route ============
[04/27 18:52:44    201s] (I)       Phase 1a runs 0.02 seconds
[04/27 18:52:44    201s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=14
[04/27 18:52:44    201s] (I)       Usage: 72752 = (33564 H, 39188 V) = (24.65% H, 31.53% V) = (1.007e+06um H, 1.176e+06um V)
[04/27 18:52:44    201s] (I)       
[04/27 18:52:44    201s] (I)       ============  Phase 1b Route ============
[04/27 18:52:44    201s] (I)       Phase 1b runs 0.01 seconds
[04/27 18:52:44    201s] (I)       Usage: 72785 = (33589 H, 39196 V) = (24.66% H, 31.53% V) = (1.008e+06um H, 1.176e+06um V)
[04/27 18:52:44    201s] (I)       
[04/27 18:52:44    201s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.22% V. EstWL: 2.183550e+06um
[04/27 18:52:44    201s] (I)       ============  Phase 1c Route ============
[04/27 18:52:44    201s] (I)       Level2 Grid: 24 x 24
[04/27 18:52:44    201s] (I)       Phase 1c runs 0.01 seconds
[04/27 18:52:44    201s] (I)       Usage: 72786 = (33589 H, 39197 V) = (24.66% H, 31.53% V) = (1.008e+06um H, 1.176e+06um V)
[04/27 18:52:44    201s] (I)       
[04/27 18:52:44    201s] (I)       ============  Phase 1d Route ============
[04/27 18:52:44    201s] (I)       Phase 1d runs 0.00 seconds
[04/27 18:52:44    201s] (I)       Usage: 72786 = (33589 H, 39197 V) = (24.66% H, 31.53% V) = (1.008e+06um H, 1.176e+06um V)
[04/27 18:52:44    201s] (I)       
[04/27 18:52:44    201s] (I)       ============  Phase 1e Route ============
[04/27 18:52:44    201s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:52:44    201s] (I)       Usage: 72786 = (33589 H, 39197 V) = (24.66% H, 31.53% V) = (1.008e+06um H, 1.176e+06um V)
[04/27 18:52:44    201s] (I)       
[04/27 18:52:44    201s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.27% V. EstWL: 2.183580e+06um
[04/27 18:52:44    201s] [NR-eGR] 
[04/27 18:52:44    201s] (I)       ============  Phase 1l Route ============
[04/27 18:52:44    201s] (I)       Phase 1l runs 0.02 seconds
[04/27 18:52:44    201s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/27 18:52:44    201s] (I)       total 2D Cap : 264456 = (136188 H, 128268 V)
[04/27 18:52:44    201s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 2.00% V
[04/27 18:52:44    201s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 2.40% V
[04/27 18:52:44    201s] (I)       ============= track Assignment ============
[04/27 18:52:44    201s] (I)       extract Global 3D Wires
[04/27 18:52:44    201s] (I)       Extract Global WL : time=0.00
[04/27 18:52:44    201s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:52:44    201s] (I)       Initialization real time=0.00 seconds
[04/27 18:52:44    201s] (I)       Kernel real time=0.21 seconds
[04/27 18:52:44    201s] (I)       End Greedy Track Assignment
[04/27 18:52:45    201s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46002
[04/27 18:52:45    201s] [NR-eGR] Layer2(metal2)(V) length: 1.264083e+06um, number of vias: 71144
[04/27 18:52:45    201s] [NR-eGR] Layer3(metal3)(H) length: 1.099373e+06um, number of vias: 0
[04/27 18:52:45    201s] [NR-eGR] Total length: 2.363456e+06um, number of vias: 117146
[04/27 18:52:45    201s] [NR-eGR] End Peak syMemory usage = 937.5 MB
[04/27 18:52:45    201s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.70 seconds
[04/27 18:52:45    201s] GigaOpt: Cleaning up extraction
[04/27 18:52:45    201s] Extraction called for design 'Top_Level' of instances=14452 and nets=15540 using extraction engine 'preRoute' .
[04/27 18:52:45    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:52:45    201s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:52:45    201s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:52:45    201s] RC Extraction called in multi-corner(1) mode.
[04/27 18:52:45    201s] RCMode: PreRoute
[04/27 18:52:45    201s]       RC Corner Indexes            0   
[04/27 18:52:45    201s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:52:45    201s] Resistance Scaling Factor    : 1.00000 
[04/27 18:52:45    201s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:52:45    201s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:52:45    201s] Shrink Factor                : 1.00000
[04/27 18:52:45    201s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:52:45    201s] Using capacitance table file ...
[04/27 18:52:45    201s] Updating RC grid for preRoute extraction ...
[04/27 18:52:45    201s] Initializing multi-corner capacitance tables ... 
[04/27 18:52:45    201s] Initializing multi-corner resistance tables ...
[04/27 18:52:45    201s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 935.109M)
[04/27 18:52:45    201s] GigaOpt: Cleaning up delay & timing
[04/27 18:52:45    201s] #################################################################################
[04/27 18:52:45    201s] # Design Stage: PreRoute
[04/27 18:52:45    201s] # Design Name: Top_Level
[04/27 18:52:45    201s] # Design Mode: 90nm
[04/27 18:52:45    201s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:52:45    201s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:52:45    201s] # Signoff Settings: SI Off 
[04/27 18:52:45    201s] #################################################################################
[04/27 18:52:45    202s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:52:45    202s] Calculate delays in Single mode...
[04/27 18:52:45    202s] Topological Sorting (CPU = 0:00:00.0, MEM = 939.1M, InitMEM = 936.9M)
[04/27 18:52:58    214s] Total number of fetched objects 14809
[04/27 18:52:58    214s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:52:58    214s] End delay calculation. (MEM=963.57 CPU=0:00:12.5 REAL=0:00:12.0)
[04/27 18:52:58    214s] *** CDM Built up (cpu=0:00:13.3  real=0:00:13.0  mem= 963.6M) ***
[04/27 18:52:58    215s] Begin: GigaOpt DRV Optimization (small scale fixing)
[04/27 18:52:58    215s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:52:58    215s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:52:58    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=963.6M
[04/27 18:52:58    215s] Core basic site is core
[04/27 18:52:58    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:52:58    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=963.6M
[04/27 18:52:58    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=963.6M
[04/27 18:52:58    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=963.6M
[04/27 18:52:59    215s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:59    215s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:52:59    215s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:59    215s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:52:59    215s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:52:59    215s] Info: violation cost 0.051366 (cap = 0.051366, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:59    215s] |     0   |     0   |     5   |      5  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  58.47  |            |           |
[04/27 18:52:59    216s] Info: violation cost 0.009349 (cap = 0.009349, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:52:59    216s] |     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | -0.36 |          2|          0|          3|  58.48  |   0:00:00.0|    1079.0M|
[04/27 18:53:00    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:00    217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          2|          0|          0|  58.48  |   0:00:01.0|    1079.0M|
[04/27 18:53:00    217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:00    217s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  58.48  |   0:00:00.0|    1079.0M|
[04/27 18:53:00    217s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:00    217s] 
[04/27 18:53:00    217s] *** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1079.0M) ***
[04/27 18:53:00    217s] 
[04/27 18:53:00    217s] *** Starting refinePlace (0:03:37 mem=1109.0M) ***
[04/27 18:53:00    217s] Total net bbox length = 1.883e+06 (8.366e+05 1.047e+06) (ext = 4.595e+04)
[04/27 18:53:00    217s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/27 18:53:00    217s] Type 'man IMPSP-5140' for more detail.
[04/27 18:53:00    217s] **WARN: (IMPSP-315):	Found 14456 instances insts with no PG Term connections.
[04/27 18:53:00    217s] Type 'man IMPSP-315' for more detail.
[04/27 18:53:00    217s] Starting refinePlace ...
[04/27 18:53:00    217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:00    217s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:53:00    217s] Density distribution unevenness ratio = 5.286%
[04/27 18:53:00    217s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:53:00    217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1109.0MB) @(0:03:37 - 0:03:37).
[04/27 18:53:00    217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:00    217s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:53:00    217s] Move report: legalization moves 4 insts, mean move: 28.50 um, max move: 37.20 um
[04/27 18:53:00    217s] 	Max move on inst (FE_OFC670_n_rst): (1596.00, 321.00) --> (1588.80, 351.00)
[04/27 18:53:00    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1109.0MB) @(0:03:37 - 0:03:37).
[04/27 18:53:00    217s] Move report: Detail placement moves 4 insts, mean move: 28.50 um, max move: 37.20 um
[04/27 18:53:00    217s] 	Max move on inst (FE_OFC670_n_rst): (1596.00, 321.00) --> (1588.80, 351.00)
[04/27 18:53:00    217s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1109.0MB
[04/27 18:53:00    217s] Statistics of distance of Instance movement in refine placement:
[04/27 18:53:00    217s]   maximum (X+Y) =        37.20 um
[04/27 18:53:00    217s]   inst (FE_OFC670_n_rst) with max move: (1596, 321) -> (1588.8, 351)
[04/27 18:53:00    217s]   mean    (X+Y) =        28.50 um
[04/27 18:53:00    217s] Summary Report:
[04/27 18:53:00    217s] Instances move: 4 (out of 14456 movable)
[04/27 18:53:00    217s] Instances flipped: 0
[04/27 18:53:00    217s] Mean displacement: 28.50 um
[04/27 18:53:00    217s] Max displacement: 37.20 um (Instance: FE_OFC670_n_rst) (1596, 321) -> (1588.8, 351)
[04/27 18:53:00    217s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 18:53:00    217s] Total instances moved : 4
[04/27 18:53:00    217s] Total net bbox length = 1.883e+06 (8.366e+05 1.047e+06) (ext = 4.595e+04)
[04/27 18:53:00    217s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1109.0MB
[04/27 18:53:00    217s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1109.0MB) @(0:03:37 - 0:03:37).
[04/27 18:53:00    217s] *** Finished refinePlace (0:03:37 mem=1109.0M) ***
[04/27 18:53:00    217s] *** maximum move = 37.20 um ***
[04/27 18:53:00    217s] *** Finished re-routing un-routed nets (1109.0M) ***
[04/27 18:53:01    217s] 
[04/27 18:53:01    217s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1109.0M) ***
[04/27 18:53:01    217s] End: GigaOpt DRV Optimization (small scale fixing)
[04/27 18:53:01    217s] GigaOpt: Cleaning up delay & timing
[04/27 18:53:01    217s] 
------------------------------------------------------------
     Summary (cpu=0.31min real=0.32min mem=955.4M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.355  |
|           TNS (ns):| -7.815  |
|    Violating Paths:|   114   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
Routing Overflow: 0.00% H and 2.40% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 955.4M, totSessionCpu=0:03:38 **
[04/27 18:53:01    217s] Effort level <high> specified for reg2reg path_group
[04/27 18:53:01    218s] Reported timing to dir ./timingReports
[04/27 18:53:01    218s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 957.4M, totSessionCpu=0:03:38 **
[04/27 18:53:02    219s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.355  | -0.118  | -0.355  |
|           TNS (ns):| -7.815  | -3.374  | -4.440  |
|    Violating Paths:|   114   |   100   |   14    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
Routing Overflow: 0.00% H and 2.40% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 955.4M, totSessionCpu=0:03:39 **
[04/27 18:53:02    219s] *** Finished optDesign ***
[04/27 18:53:02    219s] 
[04/27 18:53:02    219s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:21.4 real=0:00:21.2)
[04/27 18:53:02    219s] Info: pop threads available for lower-level modules during optimization.
[04/27 18:53:02    219s] <CMD> clockDesign
[04/27 18:53:02    219s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[04/27 18:53:02    219s] <clockDesign CMD> create_ccopt_clock_tree_spec
[04/27 18:53:02    219s] Creating clock tree spec for modes (timing configs): osu05
[04/27 18:53:02    219s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/27 18:53:02    219s] Reset timing graph...
[04/27 18:53:02    219s] Reset timing graph done.
[04/27 18:53:03    219s] Analyzing clock structure...
[04/27 18:53:03    219s] Analyzing clock structure done.
[04/27 18:53:03    220s] Reset timing graph...
[04/27 18:53:03    220s] Reset timing graph done.
[04/27 18:53:03    220s] Extracting original clock gating for clk...
[04/27 18:53:03    220s]   clock_tree clk contains 2078 sinks and 0 clock gates.
[04/27 18:53:03    220s]   Extraction for clk complete.
[04/27 18:53:03    220s] Extracting original clock gating for clk done.
[04/27 18:53:03    220s] Checking clock tree convergence...
[04/27 18:53:03    220s] Checking clock tree convergence done.
[04/27 18:53:03    220s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[04/27 18:53:03    220s] <clockDesign CMD> ccopt_design -cts
[04/27 18:53:03    220s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 18:53:03    220s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/27 18:53:03    220s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 18:53:03    220s]                          [-em_ndr_rule <rule_name>]
[04/27 18:53:03    220s]                          [-input_stack_via_rule <rule_name>]
[04/27 18:53:03    220s]                          [-min_stack_layer <layer>] -name <string>
[04/27 18:53:03    220s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 18:53:03    220s]                          [-output_stack_via_rule <rule_name>]
[04/27 18:53:03    220s]                          [-shield_side {one_side both_side}]
[04/27 18:53:03    220s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 18:53:03    220s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 18:53:03    220s]                          [-em_ndr_rule <rule_name>]
[04/27 18:53:03    220s]                          [-input_stack_via_rule <rule_name>]
[04/27 18:53:03    220s]                          [-min_stack_layer <layer>] -name <string>
[04/27 18:53:03    220s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 18:53:03    220s]                          [-output_stack_via_rule <rule_name>]
[04/27 18:53:03    220s]                          [-shield_side {one_side both_side}]
[04/27 18:53:03    220s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 18:53:03    220s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[04/27 18:53:03    220s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[04/27 18:53:03    220s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[04/27 18:53:03    220s] For help on this property run 'set_ccopt_property -help route_type'
[04/27 18:53:03    220s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 18:53:03    220s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 911.6M, totSessionCpu=0:03:40 **
[04/27 18:53:03    220s] **ERROR: (IMPCK-9000):	
[04/27 18:53:03    220s] *** Summary of all messages that are not suppressed in this session:
[04/27 18:53:03    220s] Severity  ID               Count  Summary                                  
[04/27 18:53:03    220s] ERROR     IMPCK-9000           1  %s                                       
[04/27 18:53:03    220s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[04/27 18:53:03    220s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[04/27 18:53:03    220s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[04/27 18:53:03    220s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[04/27 18:53:03    220s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[04/27 18:53:03    220s] *** Message Summary: 0 warning(s), 8 error(s)
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] <CMD> trialRoute
[04/27 18:53:03    220s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:53:03    220s] Set wireMPool w/ noThreadCheck
[04/27 18:53:03    220s] *** Starting trialRoute (mem=911.6M) ***
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Using hname+ instead name for net compare
[04/27 18:53:03    220s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 18:53:03    220s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 18:53:03    220s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 18:53:03    220s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 911.6M)
[04/27 18:53:03    220s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Nr of prerouted/Fixed nets = 0
[04/27 18:53:03    220s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 18:53:03    220s] routingBox: (0 0) (3511200 3492000)
[04/27 18:53:03    220s] coreBox:    (50400 51000) (3460800 3441000)
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Phase 1a route (cpu=0:00:00.1 real=0:00:00.1 mem=911.6M):
[04/27 18:53:03    220s] Est net length = 2.183e+06um = 1.015e+06H + 1.168e+06V
[04/27 18:53:03    220s] Usage: (30.7%H 54.1%V) = (1.229e+06um 2.353e+06um) = (102169 78447)
[04/27 18:53:03    220s] Obstruct: 505 = 0 (0.0%H) + 505 (1.5%V)
[04/27 18:53:03    220s] Overflow: 3102 = 8 (0.02% H) + 3095 (9.39% V)
[04/27 18:53:03    220s] Number obstruct path=13 reroute=0
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=911.6M):
[04/27 18:53:03    220s] Usage: (30.6%H 54.1%V) = (1.226e+06um 2.354e+06um) = (101950 78468)
[04/27 18:53:03    220s] Overflow: 3076 = 5 (0.02% H) + 3071 (9.32% V)
[04/27 18:53:03    220s] 
[04/27 18:53:03    220s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.0 mem=911.6M):
[04/27 18:53:03    220s] Usage: (30.5%H 54.2%V) = (1.222e+06um 2.355e+06um) = (101631 78506)
[04/27 18:53:03    220s] Overflow: 2968 = 3 (0.01% H) + 2965 (9.00% V)
[04/27 18:53:03    220s] 
[04/27 18:53:04    220s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=911.6M):
[04/27 18:53:04    220s] Usage: (30.7%H 54.4%V) = (1.227e+06um 2.366e+06um) = (102040 78895)
[04/27 18:53:04    220s] Overflow: 2417 = 1 (0.00% H) + 2416 (7.33% V)
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Phase 1a-1d Overflow: 0.00% H + 7.33% V (0:00:00.3 911.6M)

[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=911.6M):
[04/27 18:53:04    220s] Usage: (31.0%H 54.8%V) = (1.241e+06um 2.383e+06um) = (103153 79446)
[04/27 18:53:04    220s] Overflow: 1847 = 0 (0.00% H) + 1847 (5.60% V)
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.1 mem=911.6M):
[04/27 18:53:04    220s] Usage: (31.6%H 55.4%V) = (1.267e+06um 2.407e+06um) = (105258 80260)
[04/27 18:53:04    220s] Overflow: 957 = 0 (0.00% H) + 957 (2.91% V)
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Congestion distribution:
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Remain	cntH		cntV
[04/27 18:53:04    220s] --------------------------------------
[04/27 18:53:04    220s]  -2:	0	 0.00%	18	 0.05%
[04/27 18:53:04    220s]  -1:	0	 0.00%	932	 2.83%
[04/27 18:53:04    220s] --------------------------------------
[04/27 18:53:04    220s]   0:	31	 0.09%	7084	21.49%
[04/27 18:53:04    220s]   1:	90	 0.27%	5834	17.70%
[04/27 18:53:04    220s]   2:	319	 0.95%	6826	20.71%
[04/27 18:53:04    220s]   3:	861	 2.57%	6160	18.69%
[04/27 18:53:04    220s]   4:	2112	 6.31%	3656	11.09%
[04/27 18:53:04    220s]   5:	30049	89.80%	2447	 7.42%
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Phase 1e-1f Overflow: 0.00% H + 2.91% V (0:00:00.1 911.6M)

[04/27 18:53:04    220s] Global route (cpu=0.4s real=0.4s 911.6M)
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] *** After '-updateRemainTrks' operation: 
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Usage: (31.6%H 55.4%V) = (1.267e+06um 2.407e+06um) = (105258 80260)
[04/27 18:53:04    220s] Overflow: 957 = 0 (0.00% H) + 957 (2.91% V)
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Phase 1l Overflow: 0.00% H + 2.91% V (0:00:00.0 911.6M)

[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Congestion distribution:
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Remain	cntH		cntV
[04/27 18:53:04    220s] --------------------------------------
[04/27 18:53:04    220s]  -2:	0	 0.00%	18	 0.05%
[04/27 18:53:04    220s]  -1:	0	 0.00%	932	 2.83%
[04/27 18:53:04    220s] --------------------------------------
[04/27 18:53:04    220s]   0:	31	 0.09%	7084	21.49%
[04/27 18:53:04    220s]   1:	90	 0.27%	5834	17.70%
[04/27 18:53:04    220s]   2:	319	 0.95%	6826	20.71%
[04/27 18:53:04    220s]   3:	861	 2.57%	6160	18.69%
[04/27 18:53:04    220s]   4:	2112	 6.31%	3656	11.09%
[04/27 18:53:04    220s]   5:	30049	89.80%	2447	 7.42%
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Starting trMTInitAdjWires in ST mode ...
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] *** Completed Phase 1 route (cpu=0:00:00.5 real=0:00:00.5 911.6M) ***
[04/27 18:53:04    220s] 
[04/27 18:53:04    220s] Using trMTFlushLazyWireDel= 1
[04/27 18:53:04    220s] Not using mpools for CRoute
[04/27 18:53:04    220s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 18:53:04    220s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=911.6M)
[04/27 18:53:04    220s] Not using mpools for CRoute
[04/27 18:53:04    221s] Remain wire count= 56 (w/term= 56)
[04/27 18:53:04    221s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=911.6M)
[04/27 18:53:04    221s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 18:53:04    221s] Cleanup real= 0:00:00.1
[04/27 18:53:04    221s] Phase 2 total (cpu=0:00:00.4 real=0:00:00.4 mem=911.6M)
[04/27 18:53:04    221s] 
[04/27 18:53:04    221s] Total length: 2.274e+06um, number of vias: 90811
[04/27 18:53:04    221s] M1(H) length: 0.000e+00um, number of vias: 46010
[04/27 18:53:04    221s] M2(V) length: 1.254e+06um, number of vias: 44801
[04/27 18:53:04    221s] M3(H) length: 1.019e+06um
[04/27 18:53:04    221s] *** Completed Phase 2 route (cpu=0:00:00.4 real=0:00:00.5 911.6M) ***
[04/27 18:53:04    221s] 
[04/27 18:53:04    221s] Skipping QALenRecalc
[04/27 18:53:04    221s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 18:53:04    221s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 18:53:04    221s] *** Finished all Phases (cpu=0:00:01.0 mem=911.6M) ***
[04/27 18:53:04    221s] trMTFlushLazyWireDel was already disabled
[04/27 18:53:04    221s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 18:53:04    221s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 18:53:04    221s] Starting trMTRemoveAntenna in ST mode ...
[04/27 18:53:04    221s] Peak Memory Usage was 911.6M 
[04/27 18:53:04    221s] TrialRoute+GlbRouteEst total runtime= +0:00:01.1 = 0:00:02.3
[04/27 18:53:04    221s]   TrialRoute full (called 2x) runtime= 0:00:02.2
[04/27 18:53:04    221s]   GlbRouteEst (called 2x) runtime= 0:00:00.2
[04/27 18:53:04    221s] *** Finished trialRoute (cpu=0:00:01.0 mem=911.6M) ***
[04/27 18:53:04    221s] 
[04/27 18:53:04    221s] Set wireMPool w/ threadCheck
[04/27 18:53:04    221s] <CMD> timeDesign -postCTS
[04/27 18:53:05    221s] Start to check current routing status for nets...
[04/27 18:53:05    221s] Using hname+ instead name for net compare
[04/27 18:53:05    221s] All nets are already routed correctly.
[04/27 18:53:05    221s] End to check current routing status for nets (mem=913.6M)
[04/27 18:53:05    221s] Extraction called for design 'Top_Level' of instances=14456 and nets=15544 using extraction engine 'preRoute' .
[04/27 18:53:05    221s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:53:05    221s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:53:05    221s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:53:05    221s] RC Extraction called in multi-corner(1) mode.
[04/27 18:53:05    221s] RCMode: PreRoute
[04/27 18:53:05    221s]       RC Corner Indexes            0   
[04/27 18:53:05    221s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:53:05    221s] Resistance Scaling Factor    : 1.00000 
[04/27 18:53:05    221s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:53:05    221s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:53:05    221s] Shrink Factor                : 1.00000
[04/27 18:53:05    221s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:53:05    221s] Using capacitance table file ...
[04/27 18:53:05    221s] Updating RC grid for preRoute extraction ...
[04/27 18:53:05    221s] Initializing multi-corner capacitance tables ... 
[04/27 18:53:05    221s] Initializing multi-corner resistance tables ...
[04/27 18:53:05    221s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 913.641M)
[04/27 18:53:05    221s] Effort level <high> specified for reg2reg path_group
[04/27 18:53:05    222s] #################################################################################
[04/27 18:53:05    222s] # Design Stage: PreRoute
[04/27 18:53:05    222s] # Design Name: Top_Level
[04/27 18:53:05    222s] # Design Mode: 90nm
[04/27 18:53:05    222s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:53:05    222s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:53:05    222s] # Signoff Settings: SI Off 
[04/27 18:53:05    222s] #################################################################################
[04/27 18:53:05    222s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:53:05    222s] Calculate delays in Single mode...
[04/27 18:53:05    222s] Topological Sorting (CPU = 0:00:00.0, MEM = 918.9M, InitMEM = 916.6M)
[04/27 18:53:10    227s] Total number of fetched objects 14813
[04/27 18:53:10    227s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:53:10    227s] End delay calculation. (MEM=962.422 CPU=0:00:05.1 REAL=0:00:05.0)
[04/27 18:53:10    227s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 962.4M) ***
[04/27 18:53:11    227s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:03:48 mem=962.4M)
[04/27 18:53:12    228s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.110  | -0.110  |  0.641  |
|           TNS (ns):| -2.308  | -2.308  |  0.000  |
|    Violating Paths:|   59    |   59    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
Routing Overflow: 0.00% H and 2.91% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 18:53:12    228s] Total CPU time: 7.7 sec
[04/27 18:53:12    228s] Total Real time: 8.0 sec
[04/27 18:53:12    228s] Total Memory Usage: 901.96875 Mbytes
[04/27 18:53:12    228s] <CMD> setExtractRCMode -assumeMetFill
[04/27 18:53:12    228s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:53:12    228s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:53:12    228s] <CMD> extractRC -outfile encounter.cap
[04/27 18:53:12    228s] Extraction called for design 'Top_Level' of instances=14456 and nets=15544 using extraction engine 'preRoute' .
[04/27 18:53:12    228s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:53:12    228s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:53:12    228s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:53:12    228s] RC Extraction called in multi-corner(1) mode.
[04/27 18:53:12    228s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 18:53:12    228s]       RC Corner Indexes            0   
[04/27 18:53:12    228s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:53:12    228s] Resistance Scaling Factor    : 1.00000 
[04/27 18:53:12    228s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:53:12    228s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:53:12    228s] Shrink Factor                : 1.00000
[04/27 18:53:12    228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:53:12    228s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:53:12    228s] Using capacitance table file ...
[04/27 18:53:12    228s] Updating RC grid for preRoute extraction ...
[04/27 18:53:12    228s] Initializing multi-corner capacitance tables ... 
[04/27 18:53:12    228s] Initializing multi-corner resistance tables ...
[04/27 18:53:12    228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 901.969M)
[04/27 18:53:12    229s] <CMD> setOptMode -yieldEffort none
[04/27 18:53:12    229s] <CMD> setOptMode -highEffort
[04/27 18:53:12    229s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 18:53:12    229s] <CMD> setOptMode -maxDensity 0.95
[04/27 18:53:12    229s] <CMD> setOptMode -drcMargin 0.0
[04/27 18:53:12    229s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 18:53:12    229s] <CMD> setOptMode -noSimplifyNetlist
[04/27 18:53:12    229s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 18:53:12    229s] <CMD> optDesign -postCTS -hold
[04/27 18:53:12    229s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:53:12    229s] GigaOpt running with 1 threads.
[04/27 18:53:12    229s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:53:12    229s] #spOpts: mergeVia=F 
[04/27 18:53:12    229s] Core basic site is core
[04/27 18:53:12    229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:53:13    229s] #spOpts: mergeVia=F 
[04/27 18:53:13    229s] #spOpts: mergeVia=F 
[04/27 18:53:13    229s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:53:13    229s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:53:13    229s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:53:13    229s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:53:13    229s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:53:13    229s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:53:13    229s] 	...
[04/27 18:53:13    229s] 	Reporting only the 20 first cells found...
[04/27 18:53:13    229s] 
[04/27 18:53:13    229s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 927.7M, totSessionCpu=0:03:50 **
[04/27 18:53:13    229s] *** optDesign -postCTS ***
[04/27 18:53:13    229s] DRC Margin: user margin 0.0
[04/27 18:53:13    229s] Hold Target Slack: user slack 0
[04/27 18:53:13    229s] Setup Target Slack: user slack 0;
[04/27 18:53:13    229s] setUsefulSkewMode -ecoRoute false
[04/27 18:53:13    229s] Summary for sequential cells idenfication: 
[04/27 18:53:13    229s] Identified SBFF number: 3
[04/27 18:53:13    229s] Identified MBFF number: 0
[04/27 18:53:13    229s] Not identified SBFF number: 0
[04/27 18:53:13    229s] Not identified MBFF number: 0
[04/27 18:53:13    229s] Number of sequential cells which are not FFs: 1
[04/27 18:53:13    229s] 
[04/27 18:53:13    229s] Start to check current routing status for nets...
[04/27 18:53:13    229s] Using hname+ instead name for net compare
[04/27 18:53:13    229s] All nets are already routed correctly.
[04/27 18:53:13    229s] End to check current routing status for nets (mem=927.7M)
[04/27 18:53:13    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=994.4M
[04/27 18:53:13    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=994.4M
[04/27 18:53:13    230s] Compute RC Scale Done ...
[04/27 18:53:13    230s] *info: All cells identified as Buffer and Delay cells:
[04/27 18:53:13    230s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[04/27 18:53:13    230s] *info: ------------------------------------------------------------------
[04/27 18:53:13    230s] *info: (dly) CLKBUF3           -  osu05_stdcells
[04/27 18:53:13    230s] *info: (dly) CLKBUF2           -  osu05_stdcells
[04/27 18:53:13    230s] *info: (buf) BUFX2             -  osu05_stdcells
[04/27 18:53:13    230s] *info: (buf) BUFX4             -  osu05_stdcells
[04/27 18:53:13    230s] *info: (buf) CLKBUF1           -  osu05_stdcells
[04/27 18:53:13    230s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:53:13    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=1034.9M
[04/27 18:53:13    230s] #spOpts: mergeVia=F 
[04/27 18:53:13    230s] Core basic site is core
[04/27 18:53:13    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:53:13    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=1034.9M
[04/27 18:53:13    230s] GigaOpt Hold Optimizer is used
[04/27 18:53:13    230s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:50 mem=1028.9M ***
[04/27 18:53:13    230s] Effort level <high> specified for reg2reg path_group
[04/27 18:53:14    230s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 18:53:14    230s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 18:53:14    230s] #################################################################################
[04/27 18:53:14    230s] # Design Stage: PreRoute
[04/27 18:53:14    230s] # Design Name: Top_Level
[04/27 18:53:14    230s] # Design Mode: 90nm
[04/27 18:53:14    230s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:53:14    230s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:53:14    230s] # Signoff Settings: SI Off 
[04/27 18:53:14    230s] #################################################################################
[04/27 18:53:14    230s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:53:14    230s] Calculate delays in Single mode...
[04/27 18:53:14    230s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 18:53:14    230s] Total number of fetched objects 14813
[04/27 18:53:14    230s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:53:14    230s] End delay calculation. (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[04/27 18:53:14    230s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 0.0M) ***
[04/27 18:53:14    230s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:00:06.0 mem=0.0M)
[04/27 18:53:14    230s] 
[04/27 18:53:14    230s] Active hold views:
[04/27 18:53:14    230s]  osu05
[04/27 18:53:14    230s]   Dominating endpoints: 0
[04/27 18:53:14    230s]   Dominating TNS: -0.000
[04/27 18:53:14    230s] 
[04/27 18:53:14    230s] Done building cte hold timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:00:06.0 mem=0.0M ***
[04/27 18:53:14    230s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.8 real=0:00:06.0 totSessionCpu=0:00:06.8 mem=0.0M ***
[04/27 18:53:20    236s]  
_______________________________________________________________________
[04/27 18:53:20    236s] #################################################################################
[04/27 18:53:20    236s] # Design Stage: PreRoute
[04/27 18:53:20    236s] # Design Name: Top_Level
[04/27 18:53:20    236s] # Design Mode: 90nm
[04/27 18:53:20    236s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:53:20    236s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:53:20    236s] # Signoff Settings: SI Off 
[04/27 18:53:20    236s] #################################################################################
[04/27 18:53:21    236s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:53:21    236s] Calculate delays in Single mode...
[04/27 18:53:21    236s] Topological Sorting (CPU = 0:00:00.0, MEM = 1026.9M, InitMEM = 1026.9M)
[04/27 18:53:25    241s] Total number of fetched objects 14813
[04/27 18:53:26    241s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/27 18:53:26    241s] End delay calculation. (MEM=1013.22 CPU=0:00:04.9 REAL=0:00:05.0)
[04/27 18:53:26    241s] *** CDM Built up (cpu=0:00:05.1  real=0:00:06.0  mem= 1013.2M) ***
[04/27 18:53:26    242s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:04:02 mem=1013.2M)
[04/27 18:53:26    242s] Done building cte setup timing graph (fixHold) cpu=0:00:11.8 real=0:00:13.0 totSessionCpu=0:04:02 mem=1013.2M ***
[04/27 18:53:27    242s] *info: category slack lower bound [L -579.6] default
[04/27 18:53:27    242s] *info: category slack lower bound [H -579.6] reg2reg 
[04/27 18:53:27    242s] --------------------------------------------------- 
[04/27 18:53:27    242s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/27 18:53:27    242s] --------------------------------------------------- 
[04/27 18:53:27    242s]          WNS    reg2regWNS
[04/27 18:53:27    242s]    -0.580 ns     -0.580 ns
[04/27 18:53:27    242s] --------------------------------------------------- 
[04/27 18:53:27    242s] Restoring autoHoldViews:  osu05
[04/27 18:53:27    243s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.580  | -0.580  |  0.194  |
|           TNS (ns):| -61.977 | -61.977 |  0.000  |
|    Violating Paths:|   306   |   306   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.494  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[04/27 18:53:27    243s] Identified SBFF number: 3
[04/27 18:53:27    243s] Identified MBFF number: 0
[04/27 18:53:27    243s] Not identified SBFF number: 0
[04/27 18:53:27    243s] Not identified MBFF number: 0
[04/27 18:53:27    243s] Number of sequential cells which are not FFs: 1
[04/27 18:53:27    243s] 
[04/27 18:53:27    243s] Summary for sequential cells idenfication: 
[04/27 18:53:27    243s] Identified SBFF number: 3
[04/27 18:53:27    243s] Identified MBFF number: 0
[04/27 18:53:27    243s] Not identified SBFF number: 0
[04/27 18:53:27    243s] Not identified MBFF number: 0
[04/27 18:53:27    243s] Number of sequential cells which are not FFs: 1
[04/27 18:53:27    243s] 
[04/27 18:53:27    243s] 
[04/27 18:53:27    243s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[04/27 18:53:27    243s] *Info: worst delay setup view: osu05
[04/27 18:53:27    243s] Footprint list for hold buffering (delay unit: ps)
[04/27 18:53:27    243s] =================================================================
[04/27 18:53:27    243s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/27 18:53:27    243s] ------------------------------------------------------------------
[04/27 18:53:27    243s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[04/27 18:53:27    243s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[04/27 18:53:27    243s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[04/27 18:53:27    243s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[04/27 18:53:27    243s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[04/27 18:53:27    243s] =================================================================
[04/27 18:53:27    243s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 947.0M, totSessionCpu=0:04:03 **
[04/27 18:53:27    243s] ### Creating LA Mngr. totSessionCpu=0:04:03 mem=947.0M
[04/27 18:53:27    243s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=947.0M
[04/27 18:53:27    243s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[04/27 18:53:27    243s] *info: Run optDesign holdfix with 1 thread.
[04/27 18:53:27    243s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:53:27    243s] --------------------------------------------------- 
[04/27 18:53:27    243s]    Hold Timing Summary  - Initial 
[04/27 18:53:27    243s] --------------------------------------------------- 
[04/27 18:53:27    243s]  Target slack: 0.000 ns
[04/27 18:53:27    243s] View: osu05 
[04/27 18:53:27    243s] 	WNS: 0.092 
[04/27 18:53:27    243s] 	TNS: 0.000 
[04/27 18:53:27    243s] 	VP: 0 
[04/27 18:53:27    243s] 	Worst hold path end point: AHB_DUT/I/greyscale_data_reg[21]/D 
[04/27 18:53:27    243s] --------------------------------------------------- 
[04/27 18:53:27    243s]    Setup Timing Summary  - Initial 
[04/27 18:53:27    243s] --------------------------------------------------- 
[04/27 18:53:27    243s]  Target slack: 0.000 ns
[04/27 18:53:27    243s] View: osu05 
[04/27 18:53:27    243s] 	WNS: -0.580 
[04/27 18:53:27    243s] 	TNS: -61.977 
[04/27 18:53:27    243s] 	VP: 306 
[04/27 18:53:27    243s] 	Worst setup path end point:B2_DUT/o_buffer2_data_reg[14]/D 
[04/27 18:53:27    243s] --------------------------------------------------- 
[04/27 18:53:27    243s] *** Hold timing is met. Hold fixing is not needed 
[04/27 18:53:27    243s] Reported timing to dir ./timingReports
[04/27 18:53:27    243s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 947.0M, totSessionCpu=0:04:03 **
[04/27 18:53:27    243s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 18:53:27    243s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 18:53:27    243s] #################################################################################
[04/27 18:53:27    243s] # Design Stage: PreRoute
[04/27 18:53:27    243s] # Design Name: Top_Level
[04/27 18:53:27    243s] # Design Mode: 90nm
[04/27 18:53:27    243s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:53:27    243s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:53:27    243s] # Signoff Settings: SI Off 
[04/27 18:53:27    243s] #################################################################################
[04/27 18:53:27    243s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:53:27    243s] Calculate delays in Single mode...
[04/27 18:53:27    243s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 18:53:27    243s] Total number of fetched objects 14813
[04/27 18:53:27    243s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:53:27    243s] End delay calculation. (MEM=0 CPU=0:00:04.6 REAL=0:00:05.0)
[04/27 18:53:27    243s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[04/27 18:53:27    243s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:11.7 mem=0.0M)
[04/27 18:53:33    249s]  
_______________________________________________________________________
[04/27 18:53:35    250s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.580  | -0.580  |  0.194  |
|           TNS (ns):| -61.977 | -61.977 |  0.000  |
|    Violating Paths:|   306   |   306   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.494  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
Routing Overflow: 0.00% H and 2.91% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:07.3, REAL=0:00:08.0, MEM=951.0M
[04/27 18:53:35    250s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 947.0M, totSessionCpu=0:04:11 **
[04/27 18:53:35    250s] *** Finished optDesign ***
[04/27 18:53:35    250s] 
[04/27 18:53:35    250s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:21.1 real=0:00:22.0)
[04/27 18:53:35    250s] Info: pop threads available for lower-level modules during optimization.
[04/27 18:53:35    250s] <CMD> optDesign -postCTS -drv
[04/27 18:53:35    250s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:53:35    250s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 18:53:35    250s] Core basic site is core
[04/27 18:53:35    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:53:35    250s] #spOpts: mergeVia=F 
[04/27 18:53:35    250s] GigaOpt running with 1 threads.
[04/27 18:53:35    250s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:53:35    250s] #spOpts: mergeVia=F 
[04/27 18:53:35    251s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:53:35    251s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:53:35    251s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:53:35    251s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:53:35    251s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:53:35    251s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:53:35    251s] 	...
[04/27 18:53:35    251s] 	Reporting only the 20 first cells found...
[04/27 18:53:35    251s] 
[04/27 18:53:35    251s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 948.2M, totSessionCpu=0:04:11 **
[04/27 18:53:35    251s] *** optDesign -postCTS ***
[04/27 18:53:35    251s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 18:53:35    251s] Hold Target Slack: user slack 0
[04/27 18:53:35    251s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 18:53:35    251s] setUsefulSkewMode -ecoRoute false
[04/27 18:53:35    251s] Multi-VT timing optimization disabled based on library information.
[04/27 18:53:35    251s] Summary for sequential cells idenfication: 
[04/27 18:53:35    251s] Identified SBFF number: 3
[04/27 18:53:35    251s] Identified MBFF number: 0
[04/27 18:53:35    251s] Not identified SBFF number: 0
[04/27 18:53:35    251s] Not identified MBFF number: 0
[04/27 18:53:35    251s] Number of sequential cells which are not FFs: 1
[04/27 18:53:35    251s] 
[04/27 18:53:35    251s] Start to check current routing status for nets...
[04/27 18:53:35    251s] Using hname+ instead name for net compare
[04/27 18:53:35    251s] All nets are already routed correctly.
[04/27 18:53:35    251s] End to check current routing status for nets (mem=948.2M)
[04/27 18:53:36    252s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.580  |
|           TNS (ns):| -61.977 |
|    Violating Paths:|   306   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.482%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 942.2M, totSessionCpu=0:04:12 **
[04/27 18:53:36    252s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:53:36    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=942.2M
[04/27 18:53:36    252s] #spOpts: mergeVia=F 
[04/27 18:53:36    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=942.2M
[04/27 18:53:36    252s] *** Starting optimizing excluded clock nets MEM= 936.2M) ***
[04/27 18:53:36    252s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 936.2M) ***
[04/27 18:53:36    252s] *** Starting optimizing excluded clock nets MEM= 936.2M) ***
[04/27 18:53:36    252s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 936.2M) ***
[04/27 18:53:36    252s] Begin: GigaOpt high fanout net optimization
[04/27 18:53:36    252s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:53:36    252s] Summary for sequential cells idenfication: 
[04/27 18:53:36    252s] Identified SBFF number: 3
[04/27 18:53:36    252s] Identified MBFF number: 0
[04/27 18:53:36    252s] Not identified SBFF number: 0
[04/27 18:53:36    252s] Not identified MBFF number: 0
[04/27 18:53:36    252s] Number of sequential cells which are not FFs: 1
[04/27 18:53:36    252s] 
[04/27 18:53:36    252s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:53:36    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=950.2M
[04/27 18:53:36    252s] #spOpts: mergeVia=F 
[04/27 18:53:36    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=950.2M
[04/27 18:53:36    252s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=950.2M
[04/27 18:53:37    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=950.2M
[04/27 18:53:37    252s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=994.0M
[04/27 18:53:37    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=994.0M
[04/27 18:53:37    253s] +----------+---------+--------+--------+------------+--------+
[04/27 18:53:37    253s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 18:53:37    253s] +----------+---------+--------+--------+------------+--------+
[04/27 18:53:37    253s] |    58.48%|        -|  -0.580| -61.977|   0:00:00.0| 1108.4M|
[04/27 18:53:37    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:37    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:37    253s] |    58.48%|        -|  -0.580| -61.977|   0:00:00.0| 1108.4M|
[04/27 18:53:37    253s] +----------+---------+--------+--------+------------+--------+
[04/27 18:53:37    253s] 
[04/27 18:53:37    253s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1108.4M) ***
[04/27 18:53:37    253s] End: GigaOpt high fanout net optimization
[04/27 18:53:37    253s] Begin: GigaOpt DRV Optimization
[04/27 18:53:37    253s] GigaOpt DRV : Use maxLocalDensity 0.98 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/27 18:53:37    253s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:53:37    253s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:53:37    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=1083.4M
[04/27 18:53:37    253s] #spOpts: mergeVia=F 
[04/27 18:53:37    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=1083.4M
[04/27 18:53:37    253s] ### Creating LA Mngr. totSessionCpu=0:04:13 mem=1083.4M
[04/27 18:53:37    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:13 mem=1083.4M
[04/27 18:53:37    253s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:37    253s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:53:37    253s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:37    253s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:53:37    253s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:37    253s] Info: violation cost 2.145191 (cap = 2.145191, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:37    253s] |     0   |     0   |    41   |     41  |     0   |     0   |     0   |     0   | -0.58 |          0|          0|          0|  58.48  |            |           |
[04/27 18:53:39    254s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:39    254s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.58 |         36|          0|         20|  58.54  |   0:00:02.0|    1117.7M|
[04/27 18:53:39    254s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:39    254s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.58 |          0|          0|          0|  58.54  |   0:00:00.0|    1117.7M|
[04/27 18:53:39    254s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:39    254s] 
[04/27 18:53:39    254s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1117.7M) ***
[04/27 18:53:39    254s] 
[04/27 18:53:39    254s] *** Starting refinePlace (0:04:15 mem=1117.7M) ***
[04/27 18:53:39    254s] Total net bbox length = 1.889e+06 (8.374e+05 1.051e+06) (ext = 4.596e+04)
[04/27 18:53:39    254s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/27 18:53:39    254s] Type 'man IMPSP-5140' for more detail.
[04/27 18:53:39    254s] **WARN: (IMPSP-315):	Found 14492 instances insts with no PG Term connections.
[04/27 18:53:39    254s] Type 'man IMPSP-315' for more detail.
[04/27 18:53:39    254s] Starting refinePlace ...
[04/27 18:53:39    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:39    254s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:53:39    254s] Density distribution unevenness ratio = 5.265%
[04/27 18:53:39    255s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:53:39    255s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1118.7MB) @(0:04:15 - 0:04:15).
[04/27 18:53:39    255s] Move report: preRPlace moves 95 insts, mean move: 4.26 um, max move: 30.00 um
[04/27 18:53:39    255s] 	Max move on inst (AHB_DUT/FE_OFC665_FE_OFN121_n_rst): (3422.40, 1011.00) --> (3422.40, 1041.00)
[04/27 18:53:39    255s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[04/27 18:53:39    255s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:53:39    255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:39    255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1118.7MB) @(0:04:15 - 0:04:15).
[04/27 18:53:39    255s] Move report: Detail placement moves 95 insts, mean move: 4.26 um, max move: 30.00 um
[04/27 18:53:39    255s] 	Max move on inst (AHB_DUT/FE_OFC665_FE_OFN121_n_rst): (3422.40, 1011.00) --> (3422.40, 1041.00)
[04/27 18:53:39    255s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1118.7MB
[04/27 18:53:39    255s] Statistics of distance of Instance movement in refine placement:
[04/27 18:53:39    255s]   maximum (X+Y) =        30.00 um
[04/27 18:53:39    255s]   inst (AHB_DUT/FE_OFC665_FE_OFN121_n_rst) with max move: (3422.4, 1011) -> (3422.4, 1041)
[04/27 18:53:39    255s]   mean    (X+Y) =         4.26 um
[04/27 18:53:39    255s] Summary Report:
[04/27 18:53:39    255s] Instances move: 95 (out of 14492 movable)
[04/27 18:53:39    255s] Instances flipped: 0
[04/27 18:53:39    255s] Mean displacement: 4.26 um
[04/27 18:53:39    255s] Max displacement: 30.00 um (Instance: AHB_DUT/FE_OFC665_FE_OFN121_n_rst) (3422.4, 1011) -> (3422.4, 1041)
[04/27 18:53:39    255s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[04/27 18:53:39    255s] Total instances moved : 95
[04/27 18:53:39    255s] Total net bbox length = 1.889e+06 (8.377e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:53:39    255s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1118.7MB
[04/27 18:53:39    255s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1118.7MB) @(0:04:15 - 0:04:15).
[04/27 18:53:39    255s] *** Finished refinePlace (0:04:16 mem=1118.7M) ***
[04/27 18:53:39    255s] *** maximum move = 30.00 um ***
[04/27 18:53:39    255s] *** Finished re-routing un-routed nets (1118.7M) ***
[04/27 18:53:40    255s] 
[04/27 18:53:40    255s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1118.7M) ***
[04/27 18:53:40    255s] End: GigaOpt DRV Optimization
[04/27 18:53:40    255s] GigaOpt: Cleaning up trial route
[04/27 18:53:40    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=1084.4M
[04/27 18:53:40    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=1084.4M
[04/27 18:53:40    255s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:53:40    255s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:53:40    255s] [PSP] Initial Peak syMemory usage = 1084.4 MB
[04/27 18:53:40    255s] (I)       Reading DB...
[04/27 18:53:40    255s] (I)       congestionReportName   : 
[04/27 18:53:40    255s] (I)       layerRangeFor2DCongestion : 
[04/27 18:53:40    255s] (I)       buildTerm2TermWires    : 1
[04/27 18:53:40    255s] (I)       doTrackAssignment      : 1
[04/27 18:53:40    255s] (I)       dumpBookshelfFiles     : 0
[04/27 18:53:40    255s] (I)       numThreads             : 1
[04/27 18:53:40    255s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:53:40    255s] (I)       honorPin               : false
[04/27 18:53:40    255s] (I)       honorPinGuide          : true
[04/27 18:53:40    255s] (I)       honorPartition         : false
[04/27 18:53:40    255s] (I)       allowPartitionCrossover: false
[04/27 18:53:40    255s] (I)       honorSingleEntry       : true
[04/27 18:53:40    255s] (I)       honorSingleEntryStrong : true
[04/27 18:53:40    255s] (I)       handleViaSpacingRule   : false
[04/27 18:53:40    255s] (I)       handleEolSpacingRule   : false
[04/27 18:53:40    255s] (I)       PDConstraint           : none
[04/27 18:53:40    255s] (I)       expBetterNDRHandling   : false
[04/27 18:53:40    255s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:53:40    255s] (I)       routingEffortLevel     : 3
[04/27 18:53:40    255s] (I)       effortLevel            : standard
[04/27 18:53:40    255s] [NR-eGR] minRouteLayer          : 2
[04/27 18:53:40    255s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:53:40    255s] (I)       numRowsPerGCell        : 1
[04/27 18:53:40    255s] (I)       speedUpLargeDesign     : 0
[04/27 18:53:40    255s] (I)       speedUpBlkViolationClean: 1
[04/27 18:53:40    255s] (I)       multiThreadingTA       : 1
[04/27 18:53:40    255s] (I)       blockedPinEscape       : 1
[04/27 18:53:40    255s] (I)       blkAwareLayerSwitching : 1
[04/27 18:53:40    255s] (I)       betterClockWireModeling: 1
[04/27 18:53:40    255s] (I)       congestionCleanMode    : 0
[04/27 18:53:40    255s] (I)       optimizationMode       : false
[04/27 18:53:40    255s] (I)       routeSecondPG          : false
[04/27 18:53:40    255s] (I)       punchThroughDistance   : 500.00
[04/27 18:53:40    255s] (I)       scenicBound            : 1.15
[04/27 18:53:40    255s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:53:40    255s] (I)       source-to-sink ratio   : 0.00
[04/27 18:53:40    255s] (I)       targetCongestionRatioH : 1.00
[04/27 18:53:40    255s] (I)       targetCongestionRatioV : 1.00
[04/27 18:53:40    255s] (I)       layerCongestionRatio   : 0.70
[04/27 18:53:40    255s] (I)       m1CongestionRatio      : 0.10
[04/27 18:53:40    255s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:53:40    255s] (I)       localRouteEffort       : 1.00
[04/27 18:53:40    255s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:53:40    255s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:53:40    255s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:53:40    255s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:53:40    255s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:53:40    255s] (I)       blockTrack             : 
[04/27 18:53:40    255s] (I)       routeVias              : 
[04/27 18:53:40    255s] (I)       readTROption           : true
[04/27 18:53:40    255s] (I)       extraSpacingFactor     : 1.00
[04/27 18:53:40    255s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:53:40    255s] (I)       routeSelectedNetsOnly  : false
[04/27 18:53:40    255s] (I)       before initializing RouteDB syMemory usage = 1084.4 MB
[04/27 18:53:40    255s] (I)       starting read tracks
[04/27 18:53:40    255s] (I)       build grid graph
[04/27 18:53:40    255s] (I)       build grid graph start
[04/27 18:53:40    255s] [NR-eGR] Layer1 has no routable track
[04/27 18:53:40    255s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:53:40    255s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:53:40    255s] (I)       build grid graph end
[04/27 18:53:40    255s] (I)       numViaLayers=2
[04/27 18:53:40    255s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:53:40    255s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:53:40    255s] (I)       end build via table
[04/27 18:53:40    255s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=240 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:53:40    255s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:53:40    255s] (I)       readDataFromPlaceDB
[04/27 18:53:40    255s] (I)       Read net information..
[04/27 18:53:40    255s] [NR-eGR] Read numTotalNets=14849  numIgnoredNets=0
[04/27 18:53:40    255s] (I)       Read testcase time = 0.010 seconds
[04/27 18:53:40    255s] 
[04/27 18:53:40    255s] (I)       build grid graph start
[04/27 18:53:40    255s] (I)       build grid graph end
[04/27 18:53:40    255s] (I)       Model blockage into capacity
[04/27 18:53:40    255s] (I)       Read numBlocks=31687  numPreroutedWires=0  numCapScreens=0
[04/27 18:53:40    255s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:53:40    255s] (I)       blocked area on Layer2 : 6174136710000  (50.36%)
[04/27 18:53:40    255s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:53:40    255s] (I)       Modeling time = 0.000 seconds
[04/27 18:53:40    255s] 
[04/27 18:53:40    255s] (I)       totalPins=46242  totalGlobalPin=42300 (91.48%)
[04/27 18:53:40    255s] (I)       Number of ignored nets = 0
[04/27 18:53:40    255s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:53:40    255s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:53:40    255s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:53:40    255s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:53:40    255s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:53:40    255s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1084.4 MB
[04/27 18:53:40    255s] (I)       Layer1  viaCost=200.00
[04/27 18:53:40    255s] (I)       Layer2  viaCost=100.00
[04/27 18:53:40    255s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:53:40    255s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:53:40    255s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:53:40    255s] (I)       Site Width          :  2400  (dbu)
[04/27 18:53:40    255s] (I)       Row Height          : 30000  (dbu)
[04/27 18:53:40    255s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:53:40    255s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:53:40    255s] (I)       grid                :   117   116     3
[04/27 18:53:40    255s] (I)       vertical capacity   :     0 30000     0
[04/27 18:53:40    255s] (I)       horizontal capacity :     0     0 30000
[04/27 18:53:40    255s] (I)       Default wire width  :   900   900  1500
[04/27 18:53:40    255s] (I)       Default wire space  :   900   900   900
[04/27 18:53:40    255s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:53:40    255s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:53:40    255s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:53:40    255s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:53:40    255s] (I)       Num of masks        :     1     1     1
[04/27 18:53:40    255s] (I)       Num of trim masks   :     0     0     0
[04/27 18:53:40    255s] (I)       --------------------------------------------------------
[04/27 18:53:40    255s] 
[04/27 18:53:40    255s] [NR-eGR] ============ Routing rule table ============
[04/27 18:53:40    255s] [NR-eGR] Rule id 0. Nets 14849 
[04/27 18:53:40    255s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:53:40    255s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:53:40    255s] [NR-eGR] ========================================
[04/27 18:53:40    255s] [NR-eGR] 
[04/27 18:53:40    255s] (I)       After initializing earlyGlobalRoute syMemory usage = 1084.4 MB
[04/27 18:53:40    255s] (I)       Loading and dumping file time : 0.09 seconds
[04/27 18:53:40    255s] (I)       ============= Initialization =============
[04/27 18:53:40    255s] (I)       total 2D Cap : 260475 = (136188 H, 124287 V)
[04/27 18:53:40    255s] [NR-eGR] Layer group 1: route 14849 net(s) in layer range [2, 3]
[04/27 18:53:40    255s] (I)       ============  Phase 1a Route ============
[04/27 18:53:40    255s] (I)       Phase 1a runs 0.02 seconds
[04/27 18:53:40    255s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=16
[04/27 18:53:40    255s] (I)       Usage: 72778 = (33560 H, 39218 V) = (24.64% H, 31.55% V) = (1.007e+06um H, 1.177e+06um V)
[04/27 18:53:40    255s] (I)       
[04/27 18:53:40    255s] (I)       ============  Phase 1b Route ============
[04/27 18:53:40    255s] (I)       Phase 1b runs 0.01 seconds
[04/27 18:53:40    255s] (I)       Usage: 72811 = (33585 H, 39226 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:53:40    255s] (I)       
[04/27 18:53:40    255s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.21% V. EstWL: 2.184330e+06um
[04/27 18:53:40    255s] (I)       ============  Phase 1c Route ============
[04/27 18:53:40    255s] (I)       Level2 Grid: 24 x 24
[04/27 18:53:40    255s] (I)       Phase 1c runs 0.00 seconds
[04/27 18:53:40    255s] (I)       Usage: 72812 = (33585 H, 39227 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:53:40    255s] (I)       
[04/27 18:53:40    255s] (I)       ============  Phase 1d Route ============
[04/27 18:53:40    255s] (I)       Phase 1d runs 0.01 seconds
[04/27 18:53:40    255s] (I)       Usage: 72812 = (33585 H, 39227 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:53:40    255s] (I)       
[04/27 18:53:40    255s] (I)       ============  Phase 1e Route ============
[04/27 18:53:40    255s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:53:40    255s] (I)       Usage: 72812 = (33585 H, 39227 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:53:40    255s] (I)       
[04/27 18:53:40    255s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.20% V. EstWL: 2.184360e+06um
[04/27 18:53:40    255s] [NR-eGR] 
[04/27 18:53:40    255s] (I)       ============  Phase 1l Route ============
[04/27 18:53:40    255s] (I)       Phase 1l runs 0.02 seconds
[04/27 18:53:40    255s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/27 18:53:40    255s] (I)       total 2D Cap : 264446 = (136188 H, 128258 V)
[04/27 18:53:40    255s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 2.00% V
[04/27 18:53:40    255s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 2.38% V
[04/27 18:53:40    255s] (I)       ============= track Assignment ============
[04/27 18:53:40    255s] (I)       extract Global 3D Wires
[04/27 18:53:40    255s] (I)       Extract Global WL : time=0.00
[04/27 18:53:40    255s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:53:40    255s] (I)       Initialization real time=0.00 seconds
[04/27 18:53:40    256s] (I)       Kernel real time=0.19 seconds
[04/27 18:53:40    256s] (I)       End Greedy Track Assignment
[04/27 18:53:40    256s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46082
[04/27 18:53:40    256s] [NR-eGR] Layer2(metal2)(V) length: 1.264638e+06um, number of vias: 71343
[04/27 18:53:40    256s] [NR-eGR] Layer3(metal3)(H) length: 1.099680e+06um, number of vias: 0
[04/27 18:53:40    256s] [NR-eGR] Total length: 2.364318e+06um, number of vias: 117425
[04/27 18:53:40    256s] [NR-eGR] End Peak syMemory usage = 955.9 MB
[04/27 18:53:40    256s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.64 seconds
[04/27 18:53:40    256s] GigaOpt: Cleaning up extraction
[04/27 18:53:40    256s] Extraction called for design 'Top_Level' of instances=14492 and nets=15580 using extraction engine 'preRoute' .
[04/27 18:53:40    256s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:53:40    256s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:53:40    256s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:53:40    256s] RC Extraction called in multi-corner(1) mode.
[04/27 18:53:40    256s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 18:53:40    256s]       RC Corner Indexes            0   
[04/27 18:53:40    256s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:53:40    256s] Resistance Scaling Factor    : 1.00000 
[04/27 18:53:40    256s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:53:40    256s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:53:40    256s] Shrink Factor                : 1.00000
[04/27 18:53:40    256s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:53:40    256s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:53:40    256s] Using capacitance table file ...
[04/27 18:53:40    256s] Updating RC grid for preRoute extraction ...
[04/27 18:53:40    256s] Initializing multi-corner capacitance tables ... 
[04/27 18:53:40    256s] Initializing multi-corner resistance tables ...
[04/27 18:53:40    256s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 953.555M)
[04/27 18:53:40    256s] GigaOpt: Cleaning up delay & timing
[04/27 18:53:40    256s] #################################################################################
[04/27 18:53:40    256s] # Design Stage: PreRoute
[04/27 18:53:40    256s] # Design Name: Top_Level
[04/27 18:53:40    256s] # Design Mode: 90nm
[04/27 18:53:40    256s] # Analysis Mode: MMMC Non-OCV 
[04/27 18:53:40    256s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:53:40    256s] # Signoff Settings: SI Off 
[04/27 18:53:40    256s] #################################################################################
[04/27 18:53:41    257s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:53:41    257s] Calculate delays in Single mode...
[04/27 18:53:41    257s] Topological Sorting (CPU = 0:00:00.0, MEM = 953.8M, InitMEM = 951.6M)
[04/27 18:53:52    268s] Total number of fetched objects 14849
[04/27 18:53:52    268s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 18:53:52    268s] End delay calculation. (MEM=997.336 CPU=0:00:11.0 REAL=0:00:11.0)
[04/27 18:53:52    268s] *** CDM Built up (cpu=0:00:11.7  real=0:00:12.0  mem= 997.3M) ***
[04/27 18:53:52    268s] Begin: GigaOpt DRV Optimization (small scale fixing)
[04/27 18:53:52    268s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:53:52    268s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:53:52    268s] ### Creating PhyDesignMc. totSessionCpu=0:04:28 mem=997.3M
[04/27 18:53:52    268s] Core basic site is core
[04/27 18:53:52    268s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:53:52    268s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=997.3M
[04/27 18:53:52    268s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=997.3M
[04/27 18:53:52    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=997.3M
[04/27 18:53:53    269s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:53    269s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:53:53    269s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:53    269s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:53:53    269s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:53    269s] Info: violation cost 0.075467 (cap = 0.075467, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:53    269s] |     0   |     0   |     9   |      9  |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  58.54  |            |           |
[04/27 18:53:53    269s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:54    269s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.53 |          6|          0|          6|  58.55  |   0:00:00.0|    1089.9M|
[04/27 18:53:54    269s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:53:54    269s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  58.55  |   0:00:00.0|    1089.9M|
[04/27 18:53:54    269s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:53:54    269s] 
[04/27 18:53:54    269s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1089.9M) ***
[04/27 18:53:54    269s] 
[04/27 18:53:54    269s] *** Starting refinePlace (0:04:30 mem=1119.9M) ***
[04/27 18:53:54    269s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:53:54    269s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/27 18:53:54    269s] Type 'man IMPSP-5140' for more detail.
[04/27 18:53:54    269s] **WARN: (IMPSP-315):	Found 14498 instances insts with no PG Term connections.
[04/27 18:53:54    269s] Type 'man IMPSP-315' for more detail.
[04/27 18:53:54    269s] Starting refinePlace ...
[04/27 18:53:54    269s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:54    269s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[04/27 18:53:54    269s] Density distribution unevenness ratio = 5.259%
[04/27 18:53:54    269s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:53:54    269s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1121.4MB) @(0:04:30 - 0:04:30).
[04/27 18:53:54    269s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:53:54    269s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:53:54    270s] Move report: legalization moves 9 insts, mean move: 10.00 um, max move: 30.00 um
[04/27 18:53:54    270s] 	Max move on inst (FE_OFC675_FE_OFN10_n_rst): (2774.40, 2091.00) --> (2774.40, 2121.00)
[04/27 18:53:54    270s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1121.4MB) @(0:04:30 - 0:04:30).
[04/27 18:53:54    270s] Move report: Detail placement moves 9 insts, mean move: 10.00 um, max move: 30.00 um
[04/27 18:53:54    270s] 	Max move on inst (FE_OFC675_FE_OFN10_n_rst): (2774.40, 2091.00) --> (2774.40, 2121.00)
[04/27 18:53:54    270s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1121.4MB
[04/27 18:53:54    270s] Statistics of distance of Instance movement in refine placement:
[04/27 18:53:54    270s]   maximum (X+Y) =        30.00 um
[04/27 18:53:54    270s]   inst (FE_OFC675_FE_OFN10_n_rst) with max move: (2774.4, 2091) -> (2774.4, 2121)
[04/27 18:53:54    270s]   mean    (X+Y) =        10.00 um
[04/27 18:53:54    270s] Summary Report:
[04/27 18:53:54    270s] Instances move: 9 (out of 14498 movable)
[04/27 18:53:54    270s] Instances flipped: 0
[04/27 18:53:54    270s] Mean displacement: 10.00 um
[04/27 18:53:54    270s] Max displacement: 30.00 um (Instance: FE_OFC675_FE_OFN10_n_rst) (2774.4, 2091) -> (2774.4, 2121)
[04/27 18:53:54    270s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 18:53:54    270s] Total instances moved : 9
[04/27 18:53:54    270s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:53:54    270s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1121.4MB
[04/27 18:53:54    270s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1121.4MB) @(0:04:30 - 0:04:30).
[04/27 18:53:54    270s] *** Finished refinePlace (0:04:30 mem=1121.4M) ***
[04/27 18:53:54    270s] *** maximum move = 30.00 um ***
[04/27 18:53:54    270s] *** Finished re-routing un-routed nets (1121.4M) ***
[04/27 18:53:54    270s] 
[04/27 18:53:54    270s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1121.4M) ***
[04/27 18:53:54    270s] End: GigaOpt DRV Optimization (small scale fixing)
[04/27 18:53:54    270s] GigaOpt: Cleaning up delay & timing
[04/27 18:53:55    270s] 
------------------------------------------------------------
     Summary (cpu=0.30min real=0.30min mem=967.9M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.533  |
|           TNS (ns):| -67.279 |
|    Violating Paths:|   310   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
Routing Overflow: 0.00% H and 2.38% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 967.9M, totSessionCpu=0:04:31 **
[04/27 18:53:55    270s] Effort level <high> specified for reg2reg path_group
[04/27 18:53:55    271s] Reported timing to dir ./timingReports
[04/27 18:53:55    271s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 969.9M, totSessionCpu=0:04:31 **
[04/27 18:53:56    272s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.533  | -0.533  |  0.501  |
|           TNS (ns):| -67.279 | -67.279 |  0.000  |
|    Violating Paths:|   310   |   310   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
Routing Overflow: 0.00% H and 2.38% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 967.9M, totSessionCpu=0:04:32 **
[04/27 18:53:56    272s] *** Finished optDesign ***
[04/27 18:53:56    272s] 
[04/27 18:53:56    272s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:21.2 real=0:00:21.0)
[04/27 18:53:56    272s] Info: pop threads available for lower-level modules during optimization.
[04/27 18:53:56    272s] <CMD> all_hold_analysis_views
[04/27 18:53:56    272s] <CMD> all_setup_analysis_views
[04/27 18:53:56    272s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/27 18:53:56    272s] Checking spec file integrity...
[04/27 18:53:56    272s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[04/27 18:53:56    272s] a) clock tree synthesis is not yet run, or
[04/27 18:53:56    272s] b) clock specification file does not contain AutoCTSRootPin statement, or
[04/27 18:53:56    272s] c) clock specification file mis-spelled clock name
[04/27 18:53:56    272s] 
[04/27 18:53:56    272s] Please correct above error(s) before running CTS.
[04/27 18:53:56    272s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=967.9M) ***
[04/27 18:53:56    272s] <CMD> addFiller -cell FILL
[04/27 18:53:56    272s] Core basic site is core
[04/27 18:53:56    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:53:56    272s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/27 18:53:57    273s] *INFO: Adding fillers to top-module.
[04/27 18:53:57    273s] *INFO:   Added 66551 filler insts (cell FILL / prefix FILLER).
[04/27 18:53:57    273s] *INFO: Total 66551 filler insts added - prefix FILLER (CPU: 0:00:01.1).
[04/27 18:53:57    273s] For 66551 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[04/27 18:53:57    273s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[04/27 18:53:57    273s] <CMD> globalNetConnect vdd -type tiehi
[04/27 18:53:57    273s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[04/27 18:53:57    273s] <CMD> globalNetConnect gnd -type tielo
[04/27 18:53:57    273s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[04/27 18:53:57    273s] <CMD> sroute
[04/27 18:53:57    273s] #- Begin sroute (date=04/27 18:53:57, mem=967.9M)
[04/27 18:53:58    273s] *** Begin SPECIAL ROUTE on Thu Apr 27 18:53:58 2017 ***
[04/27 18:53:58    273s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 18:53:58    273s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 18:53:58    273s] 
[04/27 18:53:58    273s] Begin option processing ...
[04/27 18:53:58    273s] srouteConnectPowerBump set to false
[04/27 18:53:58    273s] routeSpecial set to true
[04/27 18:53:58    273s] srouteConnectConverterPin set to false
[04/27 18:53:58    273s] srouteFollowCorePinEnd set to 3
[04/27 18:53:58    273s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 18:53:58    273s] sroutePadPinAllPorts set to true
[04/27 18:53:58    273s] sroutePreserveExistingRoutes set to true
[04/27 18:53:58    273s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 18:53:58    273s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1846.00 megs.
[04/27 18:53:58    273s] 
[04/27 18:53:58    273s] Reading DB technology information...
[04/27 18:53:58    273s] Finished reading DB technology information.
[04/27 18:53:58    273s] Reading floorplan and netlist information...
[04/27 18:53:58    274s] Finished reading floorplan and netlist information.
[04/27 18:53:58    274s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 18:53:58    274s] Read in 34 macros, 26 used
[04/27 18:53:58    274s] Read in 81049 components
[04/27 18:53:58    274s]   81049 core components: 0 unplaced, 81049 placed, 0 fixed
[04/27 18:53:58    274s] Read in 198 physical pins
[04/27 18:53:58    274s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 18:53:58    274s] Read in 198 nets
[04/27 18:53:58    274s] Read in 2 special nets, 2 routed
[04/27 18:53:58    274s] Read in 162296 terminals
[04/27 18:53:58    274s] Begin power routing ...
[04/27 18:53:58    274s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 18:53:58    274s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 18:53:58    274s] Type 'man IMPSR-1256' for more detail.
[04/27 18:53:58    274s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 18:53:58    274s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 18:53:58    274s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 18:53:58    274s] Type 'man IMPSR-1256' for more detail.
[04/27 18:53:58    274s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 18:54:02    277s] CPU time for FollowPin 3 seconds
[04/27 18:54:05    281s] CPU time for FollowPin 3 seconds
[04/27 18:54:05    281s]   Number of IO ports routed: 0
[04/27 18:54:05    281s]   Number of Block ports routed: 0
[04/27 18:54:05    281s]   Number of Stripe ports routed: 0
[04/27 18:54:05    281s]   Number of Core ports routed: 0
[04/27 18:54:05    281s]   Number of Pad ports routed: 0
[04/27 18:54:05    281s]   Number of Power Bump ports routed: 0
[04/27 18:54:05    281s] End power routing: cpu: 0:00:07, real: 0:00:07, peak: 1889.00 megs.
[04/27 18:54:05    281s] 
[04/27 18:54:05    281s] 
[04/27 18:54:05    281s] 
[04/27 18:54:05    281s]  Begin updating DB with routing results ...
[04/27 18:54:05    281s]  Updating DB with 5 via definition ...
[04/27 18:54:05    281s]  Updating DB with 198 io pins ...
[04/27 18:54:05    281s] sroute created 0 wire.
[04/27 18:54:05    281s] ViaGen created 0 via and deleted 0 via to avoid violation.
[04/27 18:54:05    281s] #- End sroute (date=04/27 18:54:05, total cpu=0:00:08.0, real=0:00:08.0, peak res=1011.2M, current mem=1011.2M)
[04/27 18:54:05    281s] <CMD> globalDetailRoute
[04/27 18:54:05    281s] 
[04/27 18:54:05    281s] globalDetailRoute
[04/27 18:54:05    281s] 
[04/27 18:54:05    281s] #Start globalDetailRoute on Thu Apr 27 18:54:05 2017
[04/27 18:54:05    281s] #
[04/27 18:54:05    281s] ### Net info: total nets: 15586
[04/27 18:54:05    281s] ### Net info: dirty nets: 367
[04/27 18:54:05    281s] ### Net info: marked as disconnected nets: 0
[04/27 18:54:05    281s] ### Net info: fully routed nets: 0
[04/27 18:54:05    281s] ### Net info: trivial (single pin) nets: 0
[04/27 18:54:05    281s] ### Net info: unrouted nets: 15586
[04/27 18:54:05    281s] ### Net info: re-extraction nets: 0
[04/27 18:54:05    281s] ### Net info: ignored nets: 0
[04/27 18:54:05    281s] ### Net info: skip routing nets: 0
[04/27 18:54:06    281s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 18:54:06    281s] #Start routing data preparation.
[04/27 18:54:06    281s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[04/27 18:54:06    281s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
[04/27 18:54:06    281s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
[04/27 18:54:06    281s] #Minimum voltage of a net in the design = 0.000.
[04/27 18:54:06    281s] #Maximum voltage of a net in the design = 5.000.
[04/27 18:54:06    281s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 18:54:06    281s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 18:54:06    281s] #Voltage range [0.000 - 5.000] has 15584 nets.
[04/27 18:54:06    281s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 18:54:06    281s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 18:54:06    281s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 18:54:06    282s] #Regenerating Ggrids automatically.
[04/27 18:54:06    282s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 18:54:06    282s] #Using automatically generated G-grids.
[04/27 18:54:06    282s] #Done routing data preparation.
[04/27 18:54:06    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.41 (MB), peak = 849.90 (MB)
[04/27 18:54:06    282s] #Merging special wires...
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #Connectivity extraction summary:
[04/27 18:54:06    282s] #14856 (95.32%) nets are without wires.
[04/27 18:54:06    282s] #730 nets are fixed|skipped|trivial (not extracted).
[04/27 18:54:06    282s] #Total number of nets = 15586.
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #Number of eco nets is 0
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #Start data preparation...
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #Data preparation is done on Thu Apr 27 18:54:06 2017
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #Analyzing routing resource...
[04/27 18:54:06    282s] #Routing resource analysis is done on Thu Apr 27 18:54:06 2017
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #  Resource Analysis:
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 18:54:06    282s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 18:54:06    282s] #  --------------------------------------------------------------
[04/27 18:54:06    282s] #  Metal 1        H        1164           0        5329    88.48%
[04/27 18:54:06    282s] #  Metal 2        V        1463           0        5329     0.00%
[04/27 18:54:06    282s] #  Metal 3        H        1164           0        5329     0.00%
[04/27 18:54:06    282s] #  --------------------------------------------------------------
[04/27 18:54:06    282s] #  Total                   3791       0.00%       15987    29.49%
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.41 (MB), peak = 849.90 (MB)
[04/27 18:54:06    282s] #
[04/27 18:54:06    282s] #start global routing iteration 1...
[04/27 18:54:07    283s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 817.61 (MB), peak = 849.90 (MB)
[04/27 18:54:07    283s] #
[04/27 18:54:07    283s] #start global routing iteration 2...
[04/27 18:54:08    284s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 852.08 (MB), peak = 852.09 (MB)
[04/27 18:54:08    284s] #
[04/27 18:54:08    284s] #start global routing iteration 3...
[04/27 18:54:09    285s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 855.63 (MB), peak = 855.63 (MB)
[04/27 18:54:09    285s] #
[04/27 18:54:09    285s] #start global routing iteration 4...
[04/27 18:54:10    286s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 856.12 (MB), peak = 856.12 (MB)
[04/27 18:54:10    286s] #
[04/27 18:54:10    286s] #start global routing iteration 5...
[04/27 18:54:11    287s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 856.73 (MB), peak = 856.73 (MB)
[04/27 18:54:11    287s] #
[04/27 18:54:11    287s] #
[04/27 18:54:11    287s] #Total number of trivial nets (e.g. < 2 pins) = 730 (skipped).
[04/27 18:54:11    287s] #Total number of routable nets = 14856.
[04/27 18:54:11    287s] #Total number of nets in the design = 15586.
[04/27 18:54:11    287s] #
[04/27 18:54:11    287s] #14856 routable nets have only global wires.
[04/27 18:54:11    287s] #
[04/27 18:54:11    287s] #Routed nets constraints summary:
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #        Rules   Unconstrained  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #      Default           14856  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #        Total           14856  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #
[04/27 18:54:11    287s] #Routing constraints summary of the whole design:
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #        Rules   Unconstrained  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #      Default           14856  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #        Total           14856  
[04/27 18:54:11    287s] #-----------------------------
[04/27 18:54:11    287s] #
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #                 OverCon       OverCon       OverCon       OverCon          
[04/27 18:54:12    287s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[04/27 18:54:12    287s] #     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
[04/27 18:54:12    287s] #  --------------------------------------------------------------------------
[04/27 18:54:12    287s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/27 18:54:12    287s] #   Metal 2   1044(19.6%)    151(2.83%)     15(0.28%)      5(0.09%)   (22.8%)
[04/27 18:54:12    287s] #   Metal 3      8(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
[04/27 18:54:12    287s] #  --------------------------------------------------------------------------
[04/27 18:54:12    287s] #     Total   1052(8.08%)    151(1.16%)     15(0.12%)      5(0.04%)   (9.39%)
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
[04/27 18:54:12    287s] #  Overflow after GR: 0.10% H + 22.80% V
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #Complete Global Routing.
[04/27 18:54:12    287s] #Total wire length = 2502753 um.
[04/27 18:54:12    287s] #Total half perimeter of net bounding box = 1931374 um.
[04/27 18:54:12    287s] #Total wire length on LAYER metal1 = 679 um.
[04/27 18:54:12    287s] #Total wire length on LAYER metal2 = 1333166 um.
[04/27 18:54:12    287s] #Total wire length on LAYER metal3 = 1168908 um.
[04/27 18:54:12    287s] #Total number of vias = 70446
[04/27 18:54:12    287s] #Up-Via Summary (total 70446):
[04/27 18:54:12    287s] #           
[04/27 18:54:12    287s] #-----------------------
[04/27 18:54:12    287s] #  Metal 1        45039
[04/27 18:54:12    287s] #  Metal 2        25407
[04/27 18:54:12    287s] #-----------------------
[04/27 18:54:12    287s] #                 70446 
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #Max overcon = 13 tracks.
[04/27 18:54:12    287s] #Total overcon = 9.39%.
[04/27 18:54:12    287s] #Worst layer Gcell overcon rate = 0.15%.
[04/27 18:54:12    287s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 856.79 (MB), peak = 856.79 (MB)
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #Connectivity extraction summary:
[04/27 18:54:12    287s] #Total number of nets = 0.
[04/27 18:54:12    287s] #
[04/27 18:54:12    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.66 (MB), peak = 856.79 (MB)
[04/27 18:54:12    287s] #Start Track Assignment.
[04/27 18:54:14    290s] #Done with 16780 horizontal wires in 1 hboxes and 20490 vertical wires in 1 hboxes.
[04/27 18:54:17    292s] #Done with 5095 horizontal wires in 1 hboxes and 6459 vertical wires in 1 hboxes.
[04/27 18:54:17    293s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #Track assignment summary:
[04/27 18:54:17    293s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 18:54:17    293s] #----------------------------------------------------
[04/27 18:54:17    293s] #M1 	    682.95 	 14.56%  	  0.00%
[04/27 18:54:17    293s] #M2 	1305056.76 	  0.52%  	  0.00%
[04/27 18:54:17    293s] #M3 	1116965.60 	  0.30%  	  0.00%
[04/27 18:54:17    293s] #----------------------------------------------------
[04/27 18:54:17    293s] #All 	2422705.32  	  0.43% 	  0.00%
[04/27 18:54:17    293s] #Complete Track Assignment.
[04/27 18:54:17    293s] #Total wire length = 2636305 um.
[04/27 18:54:17    293s] #Total half perimeter of net bounding box = 1931374 um.
[04/27 18:54:17    293s] #Total wire length on LAYER metal1 = 137815 um.
[04/27 18:54:17    293s] #Total wire length on LAYER metal2 = 1317308 um.
[04/27 18:54:17    293s] #Total wire length on LAYER metal3 = 1181181 um.
[04/27 18:54:17    293s] #Total number of vias = 70446
[04/27 18:54:17    293s] #Up-Via Summary (total 70446):
[04/27 18:54:17    293s] #           
[04/27 18:54:17    293s] #-----------------------
[04/27 18:54:17    293s] #  Metal 1        45039
[04/27 18:54:17    293s] #  Metal 2        25407
[04/27 18:54:17    293s] #-----------------------
[04/27 18:54:17    293s] #                 70446 
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 845.51 (MB), peak = 856.79 (MB)
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #Cpu time = 00:00:11
[04/27 18:54:17    293s] #Elapsed time = 00:00:11
[04/27 18:54:17    293s] #Increased memory = 34.48 (MB)
[04/27 18:54:17    293s] #Total memory = 845.52 (MB)
[04/27 18:54:17    293s] #Peak memory = 856.79 (MB)
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #Connectivity extraction summary:
[04/27 18:54:17    293s] #Total number of nets = 0.
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #
[04/27 18:54:17    293s] #Start Detail Routing..
[04/27 18:54:17    293s] #start initial detail routing ...
[04/27 18:55:12    348s] #    number of violations = 5
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #    By Layer and Type :
[04/27 18:55:12    348s] #	          Short   Totals
[04/27 18:55:12    348s] #	metal1        1        1
[04/27 18:55:12    348s] #	metal2        1        1
[04/27 18:55:12    348s] #	metal3        3        3
[04/27 18:55:12    348s] #	Totals        5        5
[04/27 18:55:12    348s] #cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1041.08 (MB), peak = 1041.09 (MB)
[04/27 18:55:12    348s] #start 1st optimization iteration ...
[04/27 18:55:12    348s] #    number of violations = 0
[04/27 18:55:12    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.09 (MB), peak = 1041.10 (MB)
[04/27 18:55:12    348s] #Complete Detail Routing.
[04/27 18:55:12    348s] #Total wire length = 2441107 um.
[04/27 18:55:12    348s] #Total half perimeter of net bounding box = 1931374 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal1 = 224001 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal2 = 1291310 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:12    348s] #Total number of vias = 83664
[04/27 18:55:12    348s] #Up-Via Summary (total 83664):
[04/27 18:55:12    348s] #           
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #  Metal 1        48317
[04/27 18:55:12    348s] #  Metal 2        35347
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #                 83664 
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Total number of DRC violations = 0
[04/27 18:55:12    348s] #Cpu time = 00:00:55
[04/27 18:55:12    348s] #Elapsed time = 00:00:55
[04/27 18:55:12    348s] #Increased memory = -5.99 (MB)
[04/27 18:55:12    348s] #Total memory = 839.54 (MB)
[04/27 18:55:12    348s] #Peak memory = 1041.11 (MB)
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Connectivity extraction summary:
[04/27 18:55:12    348s] #Total number of nets = 0.
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Start Detail Routing..
[04/27 18:55:12    348s] #start 1st optimization iteration ...
[04/27 18:55:12    348s] #    number of violations = 0
[04/27 18:55:12    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.37 (MB), peak = 1041.11 (MB)
[04/27 18:55:12    348s] #Complete Detail Routing.
[04/27 18:55:12    348s] #Total wire length = 2441107 um.
[04/27 18:55:12    348s] #Total half perimeter of net bounding box = 1931374 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal1 = 224001 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal2 = 1291310 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:12    348s] #Total number of vias = 83664
[04/27 18:55:12    348s] #Up-Via Summary (total 83664):
[04/27 18:55:12    348s] #           
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #  Metal 1        48317
[04/27 18:55:12    348s] #  Metal 2        35347
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #                 83664 
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Total number of DRC violations = 0
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #start routing for process antenna violation fix ...
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Connectivity extraction summary:
[04/27 18:55:12    348s] #Total number of nets = 0.
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.60 (MB), peak = 1041.11 (MB)
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Total wire length = 2441107 um.
[04/27 18:55:12    348s] #Total half perimeter of net bounding box = 1931374 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal1 = 224001 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal2 = 1291310 um.
[04/27 18:55:12    348s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:12    348s] #Total number of vias = 83664
[04/27 18:55:12    348s] #Up-Via Summary (total 83664):
[04/27 18:55:12    348s] #           
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #  Metal 1        48317
[04/27 18:55:12    348s] #  Metal 2        35347
[04/27 18:55:12    348s] #-----------------------
[04/27 18:55:12    348s] #                 83664 
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #Total number of DRC violations = 0
[04/27 18:55:12    348s] #
[04/27 18:55:12    348s] #detailRoute Statistics:
[04/27 18:55:12    348s] #Cpu time = 00:00:55
[04/27 18:55:12    348s] #Elapsed time = 00:00:55
[04/27 18:55:12    348s] #Increased memory = -5.50 (MB)
[04/27 18:55:12    348s] #Total memory = 840.02 (MB)
[04/27 18:55:12    348s] #Peak memory = 1041.11 (MB)
[04/27 18:55:13    348s] #
[04/27 18:55:13    348s] #globalDetailRoute statistics:
[04/27 18:55:13    348s] #Cpu time = 00:01:08
[04/27 18:55:13    348s] #Elapsed time = 00:01:07
[04/27 18:55:13    348s] #Increased memory = -26.34 (MB)
[04/27 18:55:13    348s] #Total memory = 790.80 (MB)
[04/27 18:55:13    348s] #Peak memory = 1041.11 (MB)
[04/27 18:55:13    348s] #Number of warnings = 9
[04/27 18:55:13    348s] #Total number of warnings = 9
[04/27 18:55:13    348s] #Number of fails = 0
[04/27 18:55:13    348s] #Total number of fails = 0
[04/27 18:55:13    348s] #Complete globalDetailRoute on Thu Apr 27 18:55:13 2017
[04/27 18:55:13    348s] #
[04/27 18:55:13    349s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[04/27 18:55:13    349s] <CMD> extractRC
[04/27 18:55:13    349s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:55:13    349s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:55:13    349s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:55:13    349s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:55:13    349s] RC Extraction called in multi-corner(1) mode.
[04/27 18:55:13    349s] Process corner(s) are loaded.
[04/27 18:55:13    349s]  Corner: osu05
[04/27 18:55:13    349s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d  -extended -newAssumeMetFill
[04/27 18:55:13    349s] Assumed metal fill uses the following parameters:
[04/27 18:55:13    349s]               Active Spacing      Min. Width
[04/27 18:55:13    349s]                 [microns]         [microns]
[04/27 18:55:13    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:55:13    349s]   Layer M1        0.600             0.400 
[04/27 18:55:13    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:55:13    349s]   Layer M2        0.600             0.400 
[04/27 18:55:13    349s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:55:13    349s]   Layer M3        0.600             0.400 
[04/27 18:55:13    349s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:55:13    349s]       RC Corner Indexes            0   
[04/27 18:55:13    349s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:55:13    349s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:55:13    349s] Resistance Scaling Factor    : 1.00000 
[04/27 18:55:13    349s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:55:13    349s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:55:13    349s] Shrink Factor                : 1.00000
[04/27 18:55:13    349s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:55:13    349s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:13    349s] Initializing multi-corner resistance tables ...
[04/27 18:55:13    349s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1039.1M)
[04/27 18:55:13    349s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:55:13    349s] Extracted 10.0014% (CPU Time= 0:00:00.3  MEM= 1101.1M)
[04/27 18:55:13    349s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1101.1M)
[04/27 18:55:13    349s] Extracted 30.0012% (CPU Time= 0:00:00.5  MEM= 1101.1M)
[04/27 18:55:14    349s] Extracted 40.0016% (CPU Time= 0:00:00.8  MEM= 1101.1M)
[04/27 18:55:14    350s] Extracted 50.002% (CPU Time= 0:00:01.0  MEM= 1101.1M)
[04/27 18:55:14    350s] Extracted 60.0014% (CPU Time= 0:00:01.1  MEM= 1101.1M)
[04/27 18:55:14    350s] Extracted 70.0018% (CPU Time= 0:00:01.3  MEM= 1105.1M)
[04/27 18:55:14    350s] Extracted 80.0012% (CPU Time= 0:00:01.4  MEM= 1105.1M)
[04/27 18:55:14    350s] Extracted 90.0016% (CPU Time= 0:00:01.5  MEM= 1105.1M)
[04/27 18:55:14    350s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1105.1M)
[04/27 18:55:14    350s] Number of Extracted Resistors     : 185252
[04/27 18:55:14    350s] Number of Extracted Ground Cap.   : 200099
[04/27 18:55:14    350s] Number of Extracted Coupling Cap. : 257200
[04/27 18:55:14    350s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:14    350s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 18:55:14    350s]  Corner: osu05
[04/27 18:55:14    350s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1071.1M)
[04/27 18:55:14    350s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 18:55:15    350s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14855 times net's RC data read were performed.
[04/27 18:55:15    350s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1075.074M)
[04/27 18:55:15    350s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:15    351s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1075.074M)
[04/27 18:55:15    351s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1075.074M)
[04/27 18:55:15    351s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/27 18:55:15    351s] <CMD> setOptMode -yieldEffort none
[04/27 18:55:15    351s] <CMD> setOptMode -effort high
[04/27 18:55:15    351s] <CMD> setOptMode -maxDensity 0.95
[04/27 18:55:15    351s] <CMD> setOptMode -drcMargin 0.0
[04/27 18:55:15    351s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 18:55:15    351s] <CMD> setOptMode -simplifyNetlist false
[04/27 18:55:15    351s] <CMD> setOptMode -usefulSkew false
[04/27 18:55:15    351s] <CMD> optDesign -postRoute -incr
[04/27 18:55:15    351s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:55:15    351s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/27 18:55:15    351s] #spOpts: mergeVia=F 
[04/27 18:55:15    351s] Core basic site is core
[04/27 18:55:15    351s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:55:15    351s] #spOpts: mergeVia=F 
[04/27 18:55:15    351s] Switching SI Aware to true by default in postroute mode   
[04/27 18:55:15    351s] GigaOpt running with 1 threads.
[04/27 18:55:15    351s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:55:15    351s] #spOpts: mergeVia=F 
[04/27 18:55:15    351s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:15    351s] Initializing multi-corner resistance tables ...
[04/27 18:55:16    351s] Effort level <high> specified for reg2reg path_group
[04/27 18:55:16    352s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:55:16    352s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:55:16    352s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:55:16    352s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:55:16    352s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:55:16    352s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:55:16    352s] 	...
[04/27 18:55:16    352s] 	Reporting only the 20 first cells found...
[04/27 18:55:16    352s] 
[04/27 18:55:16    352s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1069.1M, totSessionCpu=0:05:52 **
[04/27 18:55:16    352s] **INFO: DRVs not fixed with -incr option
[04/27 18:55:16    352s] #Created 41 library cell signatures
[04/27 18:55:16    352s] #Created 15586 NETS and 0 SPECIALNETS signatures
[04/27 18:55:16    352s] #Created 81049 instance signatures
[04/27 18:55:16    352s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.42 (MB), peak = 1041.11 (MB)
[04/27 18:55:16    352s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.44 (MB), peak = 1041.11 (MB)
[04/27 18:55:16    352s] Begin checking placement ... (start mem=1069.1M, init mem=1069.1M)
[04/27 18:55:16    352s] *info: Placed = 81049         
[04/27 18:55:16    352s] *info: Unplaced = 0           
[04/27 18:55:16    352s] Placement Density:100.00%(11561256/11561256)
[04/27 18:55:16    352s] Placement Density (including fixed std cells):100.00%(11561256/11561256)
[04/27 18:55:16    352s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1069.1M)
[04/27 18:55:16    352s]  Initial DC engine is -> aae
[04/27 18:55:16    352s]  
[04/27 18:55:16    352s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/27 18:55:16    352s]  
[04/27 18:55:16    352s]  
[04/27 18:55:16    352s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/27 18:55:16    352s]  
[04/27 18:55:16    352s] Reset EOS DB
[04/27 18:55:16    352s] Ignoring AAE DB Resetting ...
[04/27 18:55:16    352s]  Set Options for AAE Based Opt flow 
[04/27 18:55:16    352s] *** optDesign -postRoute ***
[04/27 18:55:16    352s] DRC Margin: user margin 0.0; extra margin 0
[04/27 18:55:16    352s] Setup Target Slack: user slack 0
[04/27 18:55:16    352s] Hold Target Slack: user slack 0
[04/27 18:55:16    352s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[04/27 18:55:16    352s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:16    352s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1071.1M)
[04/27 18:55:16    352s] Multi-VT timing optimization disabled based on library information.
[04/27 18:55:16    352s] Summary for sequential cells idenfication: 
[04/27 18:55:16    352s] Identified SBFF number: 3
[04/27 18:55:16    352s] Identified MBFF number: 0
[04/27 18:55:16    352s] Not identified SBFF number: 0
[04/27 18:55:16    352s] Not identified MBFF number: 0
[04/27 18:55:16    352s] Number of sequential cells which are not FFs: 1
[04/27 18:55:16    352s] 
[04/27 18:55:16    352s] ** INFO : this run is activating 'postRoute' automaton
[04/27 18:55:16    352s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:55:16    352s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:55:16    352s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:55:16    352s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:55:16    352s] RC Extraction called in multi-corner(1) mode.
[04/27 18:55:16    352s] Process corner(s) are loaded.
[04/27 18:55:16    352s]  Corner: osu05
[04/27 18:55:16    352s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 18:55:16    352s] Assumed metal fill uses the following parameters:
[04/27 18:55:16    352s]               Active Spacing      Min. Width
[04/27 18:55:16    352s]                 [microns]         [microns]
[04/27 18:55:16    352s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:55:16    352s]   Layer M1        0.600             0.400 
[04/27 18:55:16    352s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:55:16    352s]   Layer M2        0.600             0.400 
[04/27 18:55:16    352s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:55:16    352s]   Layer M3        0.600             0.400 
[04/27 18:55:16    352s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:55:16    352s]       RC Corner Indexes            0   
[04/27 18:55:16    352s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:55:16    352s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:55:16    352s] Resistance Scaling Factor    : 1.00000 
[04/27 18:55:16    352s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:55:16    352s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:55:16    352s] Shrink Factor                : 1.00000
[04/27 18:55:16    352s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:55:16    352s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:16    352s] Initializing multi-corner resistance tables ...
[04/27 18:55:16    352s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1063.1M)
[04/27 18:55:16    352s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:55:17    353s] Extracted 10.0014% (CPU Time= 0:00:00.5  MEM= 1115.1M)
[04/27 18:55:17    353s] Extracted 20.0018% (CPU Time= 0:00:00.7  MEM= 1115.1M)
[04/27 18:55:17    353s] Extracted 30.0012% (CPU Time= 0:00:00.9  MEM= 1115.1M)
[04/27 18:55:17    353s] Extracted 40.0016% (CPU Time= 0:00:01.1  MEM= 1115.1M)
[04/27 18:55:17    353s] Extracted 50.002% (CPU Time= 0:00:01.2  MEM= 1115.1M)
[04/27 18:55:18    354s] Extracted 60.0014% (CPU Time= 0:00:01.3  MEM= 1115.1M)
[04/27 18:55:18    354s] Extracted 70.0018% (CPU Time= 0:00:01.5  MEM= 1119.1M)
[04/27 18:55:18    354s] Extracted 80.0012% (CPU Time= 0:00:01.6  MEM= 1119.1M)
[04/27 18:55:18    354s] Extracted 90.0016% (CPU Time= 0:00:01.7  MEM= 1119.1M)
[04/27 18:55:18    354s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1119.1M)
[04/27 18:55:18    354s] Number of Extracted Resistors     : 185252
[04/27 18:55:18    354s] Number of Extracted Ground Cap.   : 200099
[04/27 18:55:18    354s] Number of Extracted Coupling Cap. : 257200
[04/27 18:55:18    354s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:18    354s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 18:55:18    354s]  Corner: osu05
[04/27 18:55:18    354s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1081.1M)
[04/27 18:55:18    354s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 18:55:18    354s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14855 times net's RC data read were performed.
[04/27 18:55:18    354s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1089.066M)
[04/27 18:55:18    354s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:18    354s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1089.066M)
[04/27 18:55:18    354s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 1089.066M)
[04/27 18:55:18    354s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:18    354s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1089.1M)
[04/27 18:55:18    354s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:18    354s] Initializing multi-corner resistance tables ...
[04/27 18:55:19    355s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 18:55:19    355s] #################################################################################
[04/27 18:55:19    355s] # Design Stage: PostRoute
[04/27 18:55:19    355s] # Design Name: Top_Level
[04/27 18:55:19    355s] # Design Mode: 90nm
[04/27 18:55:19    355s] # Analysis Mode: MMMC OCV 
[04/27 18:55:19    355s] # Parasitics Mode: SPEF/RCDB
[04/27 18:55:19    355s] # Signoff Settings: SI On 
[04/27 18:55:19    355s] #################################################################################
[04/27 18:55:19    355s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:55:19    355s] Setting infinite Tws ...
[04/27 18:55:19    355s] First Iteration Infinite Tw... 
[04/27 18:55:19    355s] Calculate early delays in OCV mode...
[04/27 18:55:19    355s] Calculate late delays in OCV mode...
[04/27 18:55:19    355s] Topological Sorting (CPU = 0:00:00.0, MEM = 1087.1M, InitMEM = 1087.1M)
[04/27 18:55:27    363s] Total number of fetched objects 14855
[04/27 18:55:27    363s] AAE_INFO-618: Total number of nets in the design is 15586,  95.3 percent of the nets selected for SI analysis
[04/27 18:55:27    363s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[04/27 18:55:27    363s] End delay calculation. (MEM=1140.18 CPU=0:00:07.7 REAL=0:00:07.0)
[04/27 18:55:27    363s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 18:55:27    363s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1140.2M) ***
[04/27 18:55:28    364s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1140.2M)
[04/27 18:55:28    364s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 18:55:28    364s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1140.2M)
[04/27 18:55:28    364s] 
[04/27 18:55:28    364s] Executing IPO callback for view pruning ..
[04/27 18:55:28    364s] Starting SI iteration 2
[04/27 18:55:28    364s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:55:28    364s] Calculate early delays in OCV mode...
[04/27 18:55:28    364s] Calculate late delays in OCV mode...
[04/27 18:55:29    365s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:55:29    365s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 14855. 
[04/27 18:55:29    365s] Total number of fetched objects 14855
[04/27 18:55:29    365s] AAE_INFO-618: Total number of nets in the design is 15586,  0.3 percent of the nets selected for SI analysis
[04/27 18:55:29    365s] End delay calculation. (MEM=1148.23 CPU=0:00:00.4 REAL=0:00:01.0)
[04/27 18:55:29    365s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1148.2M) ***
[04/27 18:55:29    365s] *** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:06:06 mem=1148.2M)
[04/27 18:55:30    366s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.595  |  0.793  |
|           TNS (ns):| -38.806 | -38.806 |  0.000  |
|    Violating Paths:|   275   |   275   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.115   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1049.5M, totSessionCpu=0:06:06 **
[04/27 18:55:30    366s] Setting latch borrow mode to budget during optimization.
[04/27 18:55:30    366s] *** Timing NOT met, worst failing slack is -0.595
[04/27 18:55:30    366s] *** Check timing (0:00:00.0)
[04/27 18:55:30    366s] Begin: GigaOpt Optimization in WNS mode
[04/27 18:55:30    366s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:55:30    366s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:55:30    366s] ### Creating PhyDesignMc. totSessionCpu=0:06:07 mem=1049.5M
[04/27 18:55:30    366s] #spOpts: mergeVia=F 
[04/27 18:55:30    366s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:07 mem=1049.5M
[04/27 18:55:30    366s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1049.5M
[04/27 18:55:31    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1071.5M
[04/27 18:55:31    367s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1121.5M
[04/27 18:55:31    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1121.5M
[04/27 18:55:31    367s] *info: 1 clock net excluded
[04/27 18:55:31    367s] *info: 2 special nets excluded.
[04/27 18:55:31    367s] *info: 693 no-driver nets excluded.
[04/27 18:55:32    368s] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -38.806 Density 100.00
[04/27 18:55:32    368s] Optimizer WNS Pass 0
[04/27 18:55:32    368s] Active Path Group: reg2reg  
[04/27 18:55:32    368s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:32    368s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:55:32    368s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:32    368s] |  -0.595|   -0.595| -38.806|  -38.806|   100.00%|   0:00:00.0| 1251.9M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:55:32    368s] |  -0.595|   -0.595| -38.806|  -38.806|   100.00%|   0:00:00.0| 1251.9M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:55:32    368s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:32    368s] 
[04/27 18:55:32    368s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1251.9M) ***
[04/27 18:55:32    368s] 
[04/27 18:55:32    368s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1251.9M) ***
[04/27 18:55:32    368s] 
[04/27 18:55:32    368s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1251.9M) ***
[04/27 18:55:32    368s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 18:55:32    368s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 18:55:32    368s] *** Starting refinePlace (0:06:09 mem=1230.9M) ***
[04/27 18:55:32    368s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:55:32    368s] Starting refinePlace ...
[04/27 18:55:32    368s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 18:55:32    368s] Type 'man IMPSP-2002' for more detail.
[04/27 18:55:32    368s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:55:32    368s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1230.9MB
[04/27 18:55:32    368s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1230.9MB) @(0:06:09 - 0:06:09).
[04/27 18:55:32    368s] *** Finished refinePlace (0:06:09 mem=1230.9M) ***
[04/27 18:55:32    368s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 18:55:32    368s] End: GigaOpt Optimization in WNS mode
[04/27 18:55:32    368s] Begin: GigaOpt Optimization in TNS mode
[04/27 18:55:32    368s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:55:32    368s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:55:32    368s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=1104.2M
[04/27 18:55:32    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=1104.2M
[04/27 18:55:33    369s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=1104.2M
[04/27 18:55:33    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:09 mem=1104.2M
[04/27 18:55:33    369s] *info: 1 clock net excluded
[04/27 18:55:33    369s] *info: 2 special nets excluded.
[04/27 18:55:33    369s] *info: 693 no-driver nets excluded.
[04/27 18:55:34    370s] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -38.806 Density 100.00
[04/27 18:55:34    370s] Optimizer TNS Opt
[04/27 18:55:34    370s] Active Path Group: reg2reg  
[04/27 18:55:34    370s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:34    370s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:55:34    370s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:34    370s] |  -0.595|   -0.595| -38.806|  -38.806|   100.00%|   0:00:00.0| 1261.8M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:55:35    371s] |  -0.595|   -0.595| -38.751|  -38.751|   100.00%|   0:00:01.0| 1261.8M|     osu05|  reg2reg| AHB_DUT/I/greyscale_data_reg[23]/D       |
[04/27 18:55:35    371s] |  -0.595|   -0.595| -38.751|  -38.751|   100.00%|   0:00:00.0| 1261.8M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:55:35    371s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:35    371s] 
[04/27 18:55:35    371s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1261.8M) ***
[04/27 18:55:35    371s] 
[04/27 18:55:35    371s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1261.8M) ***
[04/27 18:55:35    371s] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -38.751 Density 100.00
[04/27 18:55:35    371s] Update Timing Windows (Threshold 0.066) ...
[04/27 18:55:35    371s] Re Calculate Delays on 0 Nets
[04/27 18:55:35    371s] 
[04/27 18:55:35    371s] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1261.8M) ***
[04/27 18:55:35    371s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 18:55:35    371s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 18:55:35    371s] *** Starting refinePlace (0:06:12 mem=1220.7M) ***
[04/27 18:55:35    371s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:55:35    371s] Starting refinePlace ...
[04/27 18:55:35    371s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 18:55:35    371s] Type 'man IMPSP-2002' for more detail.
[04/27 18:55:35    371s] Total net bbox length = 1.889e+06 (8.378e+05 1.051e+06) (ext = 4.595e+04)
[04/27 18:55:35    371s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1220.7MB
[04/27 18:55:35    371s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1220.7MB) @(0:06:12 - 0:06:12).
[04/27 18:55:35    371s] *** Finished refinePlace (0:06:12 mem=1220.7M) ***
[04/27 18:55:35    371s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 18:55:35    371s] End: GigaOpt Optimization in TNS mode
[04/27 18:55:36    372s]   Timing/DRV Snapshot: (REF)
[04/27 18:55:36    372s]      Weighted WNS: -0.595
[04/27 18:55:36    372s]       All  PG WNS: -0.595
[04/27 18:55:36    372s]       High PG WNS: -0.595
[04/27 18:55:36    372s]       All  PG TNS: -38.751
[04/27 18:55:36    372s]       High PG TNS: -38.751
[04/27 18:55:36    372s]          Tran DRV: 0
[04/27 18:55:36    372s]           Cap DRV: 4
[04/27 18:55:36    372s]        Fanout DRV: 0
[04/27 18:55:36    372s]            Glitch: 0
[04/27 18:55:36    372s]    Category Slack: { [L, -0.595] [H, -0.595] }
[04/27 18:55:36    372s] 
[04/27 18:55:36    372s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 18:55:36    372s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 18:55:36    373s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.595  |  0.793  |
|           TNS (ns):| -38.751 | -38.751 |  0.000  |
|    Violating Paths:|   273   |   273   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.115   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1104.2M, totSessionCpu=0:06:13 **
[04/27 18:55:36    373s] -routeWithEco false                      # bool, default=false
[04/27 18:55:36    373s] -routeWithEco true                       # bool, default=false, user setting
[04/27 18:55:36    373s] -routeSelectedNetOnly false              # bool, default=false
[04/27 18:55:36    373s] -routeWithTimingDriven false             # bool, default=false
[04/27 18:55:36    373s] -routeWithSiDriven false                 # bool, default=false
[04/27 18:55:36    373s] 
[04/27 18:55:36    373s] globalDetailRoute
[04/27 18:55:36    373s] 
[04/27 18:55:36    373s] #setNanoRouteMode -routeWithEco true
[04/27 18:55:36    373s] #Start globalDetailRoute on Thu Apr 27 18:55:36 2017
[04/27 18:55:36    373s] #
[04/27 18:55:36    373s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15910 times net's RC data read were performed.
[04/27 18:55:37    373s] ### Net info: total nets: 15586
[04/27 18:55:37    373s] ### Net info: dirty nets: 0
[04/27 18:55:37    373s] ### Net info: marked as disconnected nets: 0
[04/27 18:55:37    373s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST EDC_DUT/E7/sub_203/FE_OFC389_m23_0 connects to NET EDC_DUT/E7/sub_203/FE_OFN390_m23_0 at location ( 1316.400 271.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 18:55:37    373s] #WARNING (NRIG-44) Imported NET EDC_DUT/E7/sub_203/FE_OFN390_m23_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 18:55:37    373s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST EDC_DUT/E7/sub_203/FE_OFC389_m23_0 connects to NET EDC_DUT/FE_OFN388_m23_0 at location ( 1314.000 268.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 18:55:37    373s] #WARNING (NRIG-44) Imported NET EDC_DUT/FE_OFN388_m23_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 18:55:37    373s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST EDC_DUT/E1/sub_202/U39 connects to NET m12[2] at location ( 918.000 1573.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 18:55:37    373s] #WARNING (NRIG-44) Imported NET m12[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 18:55:37    373s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST EDC_DUT/E1/sub_202/U39 connects to NET EDC_DUT/E1/sub_202/n28 at location ( 915.600 1570.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 18:55:37    373s] #WARNING (NRIG-44) Imported NET EDC_DUT/E1/sub_202/n28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 18:55:37    373s] ### Net info: fully routed nets: 14852
[04/27 18:55:37    373s] ### Net info: trivial (single pin) nets: 0
[04/27 18:55:37    373s] ### Net info: unrouted nets: 730
[04/27 18:55:37    373s] ### Net info: re-extraction nets: 4
[04/27 18:55:37    373s] ### Net info: ignored nets: 0
[04/27 18:55:37    373s] ### Net info: skip routing nets: 0
[04/27 18:55:37    373s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 18:55:37    373s] #Loading the last recorded routing design signature
[04/27 18:55:37    374s] #Created 19 NETS and 0 SPECIALNETS new signatures
[04/27 18:55:38    374s] #Summary of the placement changes since last routing:
[04/27 18:55:38    374s] #  Number of instances resized = 2
[04/27 18:55:38    374s] #  Total number of placement changes (moved instances are counted twice) = 2
[04/27 18:55:38    374s] #Start routing data preparation.
[04/27 18:55:38    374s] #Minimum voltage of a net in the design = 0.000.
[04/27 18:55:38    374s] #Maximum voltage of a net in the design = 5.000.
[04/27 18:55:38    374s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 18:55:38    374s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 18:55:38    374s] #Voltage range [0.000 - 5.000] has 15584 nets.
[04/27 18:55:38    374s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 18:55:38    374s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 18:55:38    374s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 18:55:38    375s] #Regenerating Ggrids automatically.
[04/27 18:55:38    375s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 18:55:38    375s] #Using automatically generated G-grids.
[04/27 18:55:38    375s] #Done routing data preparation.
[04/27 18:55:38    375s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 886.88 (MB), peak = 1041.11 (MB)
[04/27 18:55:38    375s] #Merging special wires...
[04/27 18:55:38    375s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 918.000 1570.500 ) on metal1 for NET m12[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 18:55:38    375s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1314.000 271.500 ) on metal1 for NET EDC_DUT/FE_OFN388_m23_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 18:55:38    375s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 915.600 1567.500 ) on metal1 for NET EDC_DUT/E1/sub_202/n28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 18:55:38    375s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1316.400 274.500 ) on metal1 for NET EDC_DUT/E7/sub_203/FE_OFN390_m23_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 18:55:38    375s] #
[04/27 18:55:38    375s] #Connectivity extraction summary:
[04/27 18:55:38    375s] #5 routed nets are extracted.
[04/27 18:55:38    375s] #    4 (0.03%) extracted nets are partially routed.
[04/27 18:55:38    375s] #14851 routed net(s) are imported.
[04/27 18:55:38    375s] #730 nets are fixed|skipped|trivial (not extracted).
[04/27 18:55:38    375s] #Total number of nets = 15586.
[04/27 18:55:38    375s] #
[04/27 18:55:38    375s] #Found 0 nets for post-route si or timing fixing.
[04/27 18:55:38    375s] #Number of eco nets is 4
[04/27 18:55:38    375s] #
[04/27 18:55:38    375s] #Start data preparation...
[04/27 18:55:38    375s] #
[04/27 18:55:38    375s] #Data preparation is done on Thu Apr 27 18:55:38 2017
[04/27 18:55:38    375s] #
[04/27 18:55:38    375s] #Analyzing routing resource...
[04/27 18:55:39    376s] #Routing resource analysis is done on Thu Apr 27 18:55:39 2017
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #  Resource Analysis:
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 18:55:39    376s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 18:55:39    376s] #  --------------------------------------------------------------
[04/27 18:55:39    376s] #  Metal 1        H        1164           0        5329    88.48%
[04/27 18:55:39    376s] #  Metal 2        V        1463           0        5329     0.00%
[04/27 18:55:39    376s] #  Metal 3        H        1164           0        5329     0.00%
[04/27 18:55:39    376s] #  --------------------------------------------------------------
[04/27 18:55:39    376s] #  Total                   3791       0.00%       15987    29.49%
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 887.06 (MB), peak = 1041.11 (MB)
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #start global routing iteration 1...
[04/27 18:55:39    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.50 (MB), peak = 1041.11 (MB)
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #Total number of trivial nets (e.g. < 2 pins) = 730 (skipped).
[04/27 18:55:39    376s] #Total number of routable nets = 14856.
[04/27 18:55:39    376s] #Total number of nets in the design = 15586.
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #4 routable nets have only global wires.
[04/27 18:55:39    376s] #14852 routable nets have only detail routed wires.
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #Routed nets constraints summary:
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #        Rules   Unconstrained  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #      Default               4  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #        Total               4  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #Routing constraints summary of the whole design:
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #        Rules   Unconstrained  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #      Default           14856  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #        Total           14856  
[04/27 18:55:39    376s] #-----------------------------
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #                 OverCon          
[04/27 18:55:39    376s] #                  #Gcell    %Gcell
[04/27 18:55:39    376s] #     Layer           (1)   OverCon
[04/27 18:55:39    376s] #  --------------------------------
[04/27 18:55:39    376s] #   Metal 1      0(0.00%)   (0.00%)
[04/27 18:55:39    376s] #   Metal 2      0(0.00%)   (0.00%)
[04/27 18:55:39    376s] #   Metal 3      0(0.00%)   (0.00%)
[04/27 18:55:39    376s] #  --------------------------------
[04/27 18:55:39    376s] #     Total      0(0.00%)   (0.00%)
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/27 18:55:39    376s] #  Overflow after GR: 0.00% H + 0.00% V
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #Complete Global Routing.
[04/27 18:55:39    376s] #Total wire length = 2441107 um.
[04/27 18:55:39    376s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:39    376s] #Total wire length on LAYER metal1 = 224001 um.
[04/27 18:55:39    376s] #Total wire length on LAYER metal2 = 1291310 um.
[04/27 18:55:39    376s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:39    376s] #Total number of vias = 83664
[04/27 18:55:39    376s] #Up-Via Summary (total 83664):
[04/27 18:55:39    376s] #           
[04/27 18:55:39    376s] #-----------------------
[04/27 18:55:39    376s] #  Metal 1        48317
[04/27 18:55:39    376s] #  Metal 2        35347
[04/27 18:55:39    376s] #-----------------------
[04/27 18:55:39    376s] #                 83664 
[04/27 18:55:39    376s] #
[04/27 18:55:39    376s] #Max overcon = 0 track.
[04/27 18:55:39    376s] #Total overcon = 0.00%.
[04/27 18:55:39    376s] #Worst layer Gcell overcon rate = 0.00%.
[04/27 18:55:39    376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.93 (MB), peak = 1041.11 (MB)
[04/27 18:55:39    376s] #
[04/27 18:55:40    376s] #
[04/27 18:55:40    376s] #Connectivity extraction summary:
[04/27 18:55:40    376s] #Total number of nets = 0.
[04/27 18:55:40    376s] #
[04/27 18:55:40    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.13 (MB), peak = 1041.11 (MB)
[04/27 18:55:40    376s] #Start Track Assignment.
[04/27 18:55:40    376s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 18:55:40    377s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 18:55:40    377s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 18:55:40    377s] #
[04/27 18:55:40    377s] #Track assignment summary:
[04/27 18:55:40    377s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 18:55:40    377s] #----------------------------------------------------
[04/27 18:55:40    377s] #M1 	      0.00 	  0.00%  	  0.00%
[04/27 18:55:40    377s] #M2 	      0.00 	  0.00%  	  0.00%
[04/27 18:55:40    377s] #M3 	      0.00 	  0.00%  	  0.00%
[04/27 18:55:40    377s] #----------------------------------------------------
[04/27 18:55:40    377s] #All 	      0.00  	  0.00% 	  0.00%
[04/27 18:55:40    377s] #Complete Track Assignment.
[04/27 18:55:40    377s] #Total wire length = 2441107 um.
[04/27 18:55:40    377s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:40    377s] #Total wire length on LAYER metal1 = 224001 um.
[04/27 18:55:40    377s] #Total wire length on LAYER metal2 = 1291310 um.
[04/27 18:55:40    377s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:40    377s] #Total number of vias = 83664
[04/27 18:55:40    377s] #Up-Via Summary (total 83664):
[04/27 18:55:40    377s] #           
[04/27 18:55:40    377s] #-----------------------
[04/27 18:55:40    377s] #  Metal 1        48317
[04/27 18:55:40    377s] #  Metal 2        35347
[04/27 18:55:40    377s] #-----------------------
[04/27 18:55:40    377s] #                 83664 
[04/27 18:55:40    377s] #
[04/27 18:55:40    377s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 889.63 (MB), peak = 1041.11 (MB)
[04/27 18:55:40    377s] #
[04/27 18:55:40    377s] #Cpu time = 00:00:03
[04/27 18:55:40    377s] #Elapsed time = 00:00:03
[04/27 18:55:40    377s] #Increased memory = 2.43 (MB)
[04/27 18:55:40    377s] #Total memory = 889.63 (MB)
[04/27 18:55:40    377s] #Peak memory = 1041.11 (MB)
[04/27 18:55:40    377s] #
[04/27 18:55:40    377s] #Connectivity extraction summary:
[04/27 18:55:40    377s] #Total number of nets = 0.
[04/27 18:55:40    377s] #
[04/27 18:55:41    377s] #
[04/27 18:55:41    377s] #Start Detail Routing..
[04/27 18:55:41    377s] #start initial detail routing ...
[04/27 18:55:41    377s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.4% required routing.
[04/27 18:55:41    377s] #    number of violations = 0
[04/27 18:55:41    377s] #2 out of 81049 instances need to be verified(marked ipoed).
[04/27 18:55:41    377s] #0.2% of the total area is being checked for drcs
[04/27 18:55:41    377s] #0.2% of the total area was checked
[04/27 18:55:41    377s] #    number of violations = 0
[04/27 18:55:41    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.43 (MB), peak = 1041.11 (MB)
[04/27 18:55:41    377s] #start 1st optimization iteration ...
[04/27 18:55:41    377s] #    number of violations = 0
[04/27 18:55:41    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.44 (MB), peak = 1041.11 (MB)
[04/27 18:55:41    377s] #Complete Detail Routing.
[04/27 18:55:41    377s] #Total wire length = 2441102 um.
[04/27 18:55:41    377s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:41    377s] #Total wire length on LAYER metal1 = 224006 um.
[04/27 18:55:41    377s] #Total wire length on LAYER metal2 = 1291300 um.
[04/27 18:55:41    377s] #Total wire length on LAYER metal3 = 925796 um.
[04/27 18:55:41    377s] #Total number of vias = 83667
[04/27 18:55:41    377s] #Up-Via Summary (total 83667):
[04/27 18:55:41    377s] #           
[04/27 18:55:41    377s] #-----------------------
[04/27 18:55:41    377s] #  Metal 1        48317
[04/27 18:55:41    377s] #  Metal 2        35350
[04/27 18:55:41    377s] #-----------------------
[04/27 18:55:41    377s] #                 83667 
[04/27 18:55:41    377s] #
[04/27 18:55:41    377s] #Total number of DRC violations = 0
[04/27 18:55:41    377s] #Cpu time = 00:00:01
[04/27 18:55:41    377s] #Elapsed time = 00:00:01
[04/27 18:55:41    377s] #Increased memory = 2.44 (MB)
[04/27 18:55:41    377s] #Total memory = 892.07 (MB)
[04/27 18:55:41    377s] #Peak memory = 1041.11 (MB)
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Connectivity extraction summary:
[04/27 18:55:41    378s] #Total number of nets = 0.
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Start Post Route wire spreading..
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Connectivity extraction summary:
[04/27 18:55:41    378s] #Total number of nets = 0.
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Start data preparation for wire spreading...
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Data preparation is done on Thu Apr 27 18:55:41 2017
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #
[04/27 18:55:41    378s] #Start Post Route Wire Spread.
[04/27 18:55:43    380s] #Done with 5420 horizontal wires in 2 hboxes and 9319 vertical wires in 2 hboxes.
[04/27 18:55:43    380s] #Complete Post Route Wire Spread.
[04/27 18:55:43    380s] #
[04/27 18:55:43    380s] #Total wire length = 2508019 um.
[04/27 18:55:43    380s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:43    380s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:55:43    380s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:55:43    380s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:55:43    380s] #Total number of vias = 83667
[04/27 18:55:43    380s] #Up-Via Summary (total 83667):
[04/27 18:55:43    380s] #           
[04/27 18:55:43    380s] #-----------------------
[04/27 18:55:43    380s] #  Metal 1        48317
[04/27 18:55:43    380s] #  Metal 2        35350
[04/27 18:55:43    380s] #-----------------------
[04/27 18:55:43    380s] #                 83667 
[04/27 18:55:43    380s] #
[04/27 18:55:44    380s] #    number of violations = 0
[04/27 18:55:44    380s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 950.14 (MB), peak = 1041.11 (MB)
[04/27 18:55:44    380s] #CELL_VIEW Top_Level,init has no DRC violation.
[04/27 18:55:44    380s] #Total number of DRC violations = 0
[04/27 18:55:44    380s] #Post Route wire spread is done.
[04/27 18:55:44    380s] #Total wire length = 2508019 um.
[04/27 18:55:44    380s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:55:44    380s] #Total number of vias = 83667
[04/27 18:55:44    380s] #Up-Via Summary (total 83667):
[04/27 18:55:44    380s] #           
[04/27 18:55:44    380s] #-----------------------
[04/27 18:55:44    380s] #  Metal 1        48317
[04/27 18:55:44    380s] #  Metal 2        35350
[04/27 18:55:44    380s] #-----------------------
[04/27 18:55:44    380s] #                 83667 
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #Connectivity extraction summary:
[04/27 18:55:44    380s] #Total number of nets = 0.
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #Start Detail Routing..
[04/27 18:55:44    380s] #start initial detail routing ...
[04/27 18:55:44    380s] #    number of violations = 0
[04/27 18:55:44    380s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.31 (MB), peak = 1041.11 (MB)
[04/27 18:55:44    380s] #start 1st optimization iteration ...
[04/27 18:55:44    380s] #    number of violations = 0
[04/27 18:55:44    380s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.31 (MB), peak = 1041.11 (MB)
[04/27 18:55:44    380s] #Complete Detail Routing.
[04/27 18:55:44    380s] #Total wire length = 2508019 um.
[04/27 18:55:44    380s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:55:44    380s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:55:44    380s] #Total number of vias = 83667
[04/27 18:55:44    380s] #Up-Via Summary (total 83667):
[04/27 18:55:44    380s] #           
[04/27 18:55:44    380s] #-----------------------
[04/27 18:55:44    380s] #  Metal 1        48317
[04/27 18:55:44    380s] #  Metal 2        35350
[04/27 18:55:44    380s] #-----------------------
[04/27 18:55:44    380s] #                 83667 
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #Total number of DRC violations = 0
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #start routing for process antenna violation fix ...
[04/27 18:55:44    380s] #
[04/27 18:55:44    380s] #Connectivity extraction summary:
[04/27 18:55:44    380s] #Total number of nets = 0.
[04/27 18:55:44    380s] #
[04/27 18:55:44    381s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.54 (MB), peak = 1041.11 (MB)
[04/27 18:55:44    381s] #
[04/27 18:55:44    381s] #Total wire length = 2508019 um.
[04/27 18:55:44    381s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:55:44    381s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:55:44    381s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:55:44    381s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:55:44    381s] #Total number of vias = 83667
[04/27 18:55:44    381s] #Up-Via Summary (total 83667):
[04/27 18:55:44    381s] #           
[04/27 18:55:44    381s] #-----------------------
[04/27 18:55:44    381s] #  Metal 1        48317
[04/27 18:55:44    381s] #  Metal 2        35350
[04/27 18:55:44    381s] #-----------------------
[04/27 18:55:44    381s] #                 83667 
[04/27 18:55:44    381s] #
[04/27 18:55:44    381s] #Total number of DRC violations = 0
[04/27 18:55:44    381s] #
[04/27 18:55:44    381s] #detailRoute Statistics:
[04/27 18:55:44    381s] #Cpu time = 00:00:04
[04/27 18:55:44    381s] #Elapsed time = 00:00:04
[04/27 18:55:44    381s] #Increased memory = 11.32 (MB)
[04/27 18:55:44    381s] #Total memory = 900.96 (MB)
[04/27 18:55:44    381s] #Peak memory = 1041.11 (MB)
[04/27 18:55:44    381s] #Updating routing design signature
[04/27 18:55:44    381s] #Created 41 library cell signatures
[04/27 18:55:44    381s] #Created 15586 NETS and 0 SPECIALNETS signatures
[04/27 18:55:44    381s] #Created 81049 instance signatures
[04/27 18:55:44    381s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.22 (MB), peak = 1041.11 (MB)
[04/27 18:55:44    381s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.23 (MB), peak = 1041.11 (MB)
[04/27 18:55:45    381s] #
[04/27 18:55:45    381s] #globalDetailRoute statistics:
[04/27 18:55:45    381s] #Cpu time = 00:00:09
[04/27 18:55:45    381s] #Elapsed time = 00:00:08
[04/27 18:55:45    381s] #Increased memory = -23.83 (MB)
[04/27 18:55:45    381s] #Total memory = 853.20 (MB)
[04/27 18:55:45    381s] #Peak memory = 1041.11 (MB)
[04/27 18:55:45    381s] #Number of warnings = 13
[04/27 18:55:45    381s] #Total number of warnings = 22
[04/27 18:55:45    381s] #Number of fails = 0
[04/27 18:55:45    381s] #Total number of fails = 0
[04/27 18:55:45    381s] #Complete globalDetailRoute on Thu Apr 27 18:55:45 2017
[04/27 18:55:45    381s] #
[04/27 18:55:45    381s] **optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1106.1M, totSessionCpu=0:06:22 **
[04/27 18:55:45    381s] -routeWithEco false                      # bool, default=false
[04/27 18:55:45    381s] -routeSelectedNetOnly false              # bool, default=false
[04/27 18:55:45    381s] -routeWithTimingDriven false             # bool, default=false
[04/27 18:55:45    381s] -routeWithSiDriven false                 # bool, default=false
[04/27 18:55:45    381s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:55:45    381s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:55:45    381s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:55:45    381s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:55:45    381s] RC Extraction called in multi-corner(1) mode.
[04/27 18:55:45    381s] Process corner(s) are loaded.
[04/27 18:55:45    381s]  Corner: osu05
[04/27 18:55:45    381s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 18:55:45    381s] Assumed metal fill uses the following parameters:
[04/27 18:55:45    381s]               Active Spacing      Min. Width
[04/27 18:55:45    381s]                 [microns]         [microns]
[04/27 18:55:45    381s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:55:45    381s]   Layer M1        0.600             0.400 
[04/27 18:55:45    381s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:55:45    381s]   Layer M2        0.600             0.400 
[04/27 18:55:45    381s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:55:45    381s]   Layer M3        0.600             0.400 
[04/27 18:55:45    381s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:55:45    381s]       RC Corner Indexes            0   
[04/27 18:55:45    381s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:55:45    381s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:55:45    381s] Resistance Scaling Factor    : 1.00000 
[04/27 18:55:45    381s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:55:45    381s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:55:45    381s] Shrink Factor                : 1.00000
[04/27 18:55:45    381s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:55:45    382s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:45    382s] Initializing multi-corner resistance tables ...
[04/27 18:55:45    382s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1106.1M)
[04/27 18:55:45    382s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:55:46    382s] Extracted 10.0011% (CPU Time= 0:00:00.6  MEM= 1158.1M)
[04/27 18:55:46    382s] Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 1158.1M)
[04/27 18:55:46    382s] Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1158.1M)
[04/27 18:55:46    383s] Extracted 40.0012% (CPU Time= 0:00:01.2  MEM= 1158.1M)
[04/27 18:55:46    383s] Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1158.1M)
[04/27 18:55:46    383s] Extracted 60.0008% (CPU Time= 0:00:01.5  MEM= 1162.1M)
[04/27 18:55:47    383s] Extracted 70.0012% (CPU Time= 0:00:01.7  MEM= 1162.1M)
[04/27 18:55:47    383s] Extracted 80.001% (CPU Time= 0:00:01.9  MEM= 1162.1M)
[04/27 18:55:47    383s] Extracted 90.0008% (CPU Time= 0:00:02.0  MEM= 1162.1M)
[04/27 18:55:47    384s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1162.1M)
[04/27 18:55:47    384s] Number of Extracted Resistors     : 238152
[04/27 18:55:47    384s] Number of Extracted Ground Cap.   : 252999
[04/27 18:55:47    384s] Number of Extracted Coupling Cap. : 276428
[04/27 18:55:47    384s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:47    384s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 18:55:47    384s]  Corner: osu05
[04/27 18:55:47    384s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1130.1M)
[04/27 18:55:47    384s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 18:55:47    384s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14855 times net's RC data read were performed.
[04/27 18:55:47    384s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1134.090M)
[04/27 18:55:47    384s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:47    384s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1134.090M)
[04/27 18:55:47    384s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:02.0  MEM: 1134.090M)
[04/27 18:55:47    384s] **optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1103.1M, totSessionCpu=0:06:24 **
[04/27 18:55:47    384s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 18:55:47    384s] Begin IPO call back ...
[04/27 18:55:48    384s] End IPO call back ...
[04/27 18:55:48    384s] #################################################################################
[04/27 18:55:48    384s] # Design Stage: PostRoute
[04/27 18:55:48    384s] # Design Name: Top_Level
[04/27 18:55:48    384s] # Design Mode: 90nm
[04/27 18:55:48    384s] # Analysis Mode: MMMC OCV 
[04/27 18:55:48    384s] # Parasitics Mode: SPEF/RCDB
[04/27 18:55:48    384s] # Signoff Settings: SI On 
[04/27 18:55:48    384s] #################################################################################
[04/27 18:55:48    385s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:55:48    385s] Setting infinite Tws ...
[04/27 18:55:48    385s] First Iteration Infinite Tw... 
[04/27 18:55:48    385s] Calculate early delays in OCV mode...
[04/27 18:55:48    385s] Calculate late delays in OCV mode...
[04/27 18:55:48    385s] Topological Sorting (CPU = 0:00:00.0, MEM = 1107.1M, InitMEM = 1104.8M)
[04/27 18:55:48    385s] Initializing multi-corner capacitance tables ... 
[04/27 18:55:48    385s] Initializing multi-corner resistance tables ...
[04/27 18:55:48    385s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:55:48    385s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1123.4M)
[04/27 18:55:48    385s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:55:56    392s] Total number of fetched objects 14855
[04/27 18:55:56    392s] AAE_INFO-618: Total number of nets in the design is 15586,  95.3 percent of the nets selected for SI analysis
[04/27 18:55:56    393s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 18:55:56    393s] End delay calculation. (MEM=1162.68 CPU=0:00:07.2 REAL=0:00:07.0)
[04/27 18:55:56    393s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 18:55:56    393s] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1162.7M) ***
[04/27 18:55:57    393s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1162.7M)
[04/27 18:55:57    393s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 18:55:57    394s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1162.7M)
[04/27 18:55:57    394s] Starting SI iteration 2
[04/27 18:55:57    394s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:55:57    394s] Calculate early delays in OCV mode...
[04/27 18:55:57    394s] Calculate late delays in OCV mode...
[04/27 18:55:57    394s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:55:57    394s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 14855. 
[04/27 18:55:57    394s] Total number of fetched objects 14855
[04/27 18:55:57    394s] AAE_INFO-618: Total number of nets in the design is 15586,  0.1 percent of the nets selected for SI analysis
[04/27 18:55:57    394s] End delay calculation. (MEM=1170.72 CPU=0:00:00.1 REAL=0:00:00.0)
[04/27 18:55:57    394s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1170.7M) ***
[04/27 18:55:58    395s] *** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=0:06:35 mem=1170.7M)
[04/27 18:55:58    395s] **optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1103.9M, totSessionCpu=0:06:35 **
[04/27 18:55:58    395s] *** Timing NOT met, worst failing slack is -0.733
[04/27 18:55:58    395s] *** Check timing (0:00:00.0)
[04/27 18:55:58    395s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/27 18:55:58    395s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:55:58    395s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 18:55:58    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=1103.9M
[04/27 18:55:58    395s] #spOpts: mergeVia=F 
[04/27 18:55:58    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=1103.9M
[04/27 18:55:58    395s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=1103.9M
[04/27 18:55:58    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=1103.9M
[04/27 18:55:59    395s] *info: 1 clock net excluded
[04/27 18:55:59    395s] *info: 2 special nets excluded.
[04/27 18:55:59    395s] *info: 693 no-driver nets excluded.
[04/27 18:55:59    396s] ** GigaOpt Optimizer WNS Slack -0.733 TNS Slack -59.777 Density 100.00
[04/27 18:55:59    396s] Optimizer TNS Opt
[04/27 18:55:59    396s] Active Path Group: reg2reg  
[04/27 18:55:59    396s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:59    396s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 18:55:59    396s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:55:59    396s] |  -0.733|   -0.733| -59.777|  -59.777|   100.00%|   0:00:00.0| 1270.8M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:56:00    396s] |  -0.733|   -0.733| -59.777|  -59.777|   100.00%|   0:00:01.0| 1270.8M|     osu05|  reg2reg| EDC_DUT/E1/temp_sum_reg[4]/D             |
[04/27 18:56:00    396s] |  -0.733|   -0.733| -59.777|  -59.777|   100.00%|   0:00:00.0| 1270.8M|     osu05|  reg2reg| B2_DUT/o_buffer2_data_reg[15]/D          |
[04/27 18:56:00    396s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1270.8M) ***
[04/27 18:56:00    396s]   Timing Snapshot: (TGT)
[04/27 18:56:00    396s]      Weighted WNS: -0.733
[04/27 18:56:00    396s]       All  PG WNS: -0.733
[04/27 18:56:00    396s]       High PG WNS: -0.733
[04/27 18:56:00    396s]       All  PG TNS: -59.777
[04/27 18:56:00    396s]       High PG TNS: -59.777
[04/27 18:56:00    396s]    Category Slack: { [L, -0.733] [H, -0.733] }
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] Checking setup slack degradation ...
[04/27 18:56:00    396s] **INFO: The REF Timing Snapshot High PG WNS is worse than auto recovery threshold (-0.250ns). Skipping setup recovery
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] Recovery Manager:
[04/27 18:56:00    396s]   Low  Effort WNS Jump: 0.138 (REF: -0.595, TGT: -0.733, Threshold: 0.150) - Skip
[04/27 18:56:00    396s]   High Effort WNS Jump: 0.138 (REF: -0.595, TGT: -0.733, Threshold: 0.075) - Skip
[04/27 18:56:00    396s]   Low  Effort TNS Jump: 21.026 (REF: -38.751, TGT: -59.777, Threshold: 25.000) - Disabled
[04/27 18:56:00    396s]   High Effort TNS Jump: 21.026 (REF: -38.751, TGT: -59.777, Threshold: 25.000) - Disabled
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1270.8M) ***
[04/27 18:56:00    396s] 
[04/27 18:56:00    396s] *** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1270.8M) ***
[04/27 18:56:00    396s] End: GigaOpt Optimization in post-eco TNS mode
[04/27 18:56:00    397s] Running postRoute recovery in postEcoRoute mode
[04/27 18:56:00    397s] **optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1134.0M, totSessionCpu=0:06:37 **
[04/27 18:56:00    397s]   Timing/DRV Snapshot: (TGT)
[04/27 18:56:00    397s]      Weighted WNS: -0.733
[04/27 18:56:00    397s]       All  PG WNS: -0.733
[04/27 18:56:00    397s]       High PG WNS: -0.733
[04/27 18:56:00    397s]       All  PG TNS: -59.777
[04/27 18:56:00    397s]       High PG TNS: -59.777
[04/27 18:56:00    397s]          Tran DRV: 0
[04/27 18:56:00    397s]           Cap DRV: 4
[04/27 18:56:00    397s]        Fanout DRV: 0
[04/27 18:56:00    397s]            Glitch: 0
[04/27 18:56:00    397s]    Category Slack: { [L, -0.733] [H, -0.733] }
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] Checking setup slack degradation ...
[04/27 18:56:00    397s] **INFO: The REF Timing Snapshot High PG WNS is worse than auto recovery threshold (-0.250ns). Skipping setup recovery
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] Recovery Manager:
[04/27 18:56:00    397s]   Low  Effort WNS Jump: 0.138 (REF: -0.595, TGT: -0.733, Threshold: 0.150) - Skip
[04/27 18:56:00    397s]   High Effort WNS Jump: 0.138 (REF: -0.595, TGT: -0.733, Threshold: 0.075) - Skip
[04/27 18:56:00    397s]   Low  Effort TNS Jump: 21.026 (REF: -38.751, TGT: -59.777, Threshold: 25.000) - Disabled
[04/27 18:56:00    397s]   High Effort TNS Jump: 21.026 (REF: -38.751, TGT: -59.777, Threshold: 25.000) - Disabled
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] Checking DRV degradation...
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] Recovery Manager:
[04/27 18:56:00    397s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 18:56:00    397s]      Cap DRV degradation : 0 (4 -> 4, Margin 20) - Skip
[04/27 18:56:00    397s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 18:56:00    397s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/27 18:56:00    397s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1133.96M, totSessionCpu=0:06:37).
[04/27 18:56:00    397s] **optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1134.0M, totSessionCpu=0:06:37 **
[04/27 18:56:00    397s] 
[04/27 18:56:00    397s] Latch borrow mode reset to max_borrow
[04/27 18:56:01    397s] Reported timing to dir ./timingReports
[04/27 18:56:01    397s] **optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1134.0M, totSessionCpu=0:06:38 **
[04/27 18:56:01    397s] Begin: glitch net info
[04/27 18:56:01    397s] glitch slack range: number of glitch nets
[04/27 18:56:01    397s] glitch slack < -0.32 : 0
[04/27 18:56:01    397s] -0.32 < glitch slack < -0.28 : 0
[04/27 18:56:01    397s] -0.28 < glitch slack < -0.24 : 0
[04/27 18:56:01    397s] -0.24 < glitch slack < -0.2 : 0
[04/27 18:56:01    397s] -0.2 < glitch slack < -0.16 : 0
[04/27 18:56:01    397s] -0.16 < glitch slack < -0.12 : 0
[04/27 18:56:01    397s] -0.12 < glitch slack < -0.08 : 0
[04/27 18:56:01    397s] -0.08 < glitch slack < -0.04 : 0
[04/27 18:56:01    397s] -0.04 < glitch slack : 0
[04/27 18:56:01    397s] End: glitch net info
[04/27 18:56:02    399s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.733  | -0.733  |  0.709  |
|           TNS (ns):| -59.777 | -59.777 |  0.000  |
|    Violating Paths:|   299   |   299   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.144   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:46, mem = 1134.0M, totSessionCpu=0:06:39 **
[04/27 18:56:02    399s]  ReSet Options after AAE Based Opt flow 
[04/27 18:56:02    399s] *** Finished optDesign ***
[04/27 18:56:02    399s] 
[04/27 18:56:02    399s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:48.0 real=0:00:47.2)
[04/27 18:56:02    399s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 18:56:02    399s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.9 real=0:00:04.7)
[04/27 18:56:02    399s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.7 real=0:00:17.5)
[04/27 18:56:02    399s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/27 18:56:02    399s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.7 real=0:00:08.4)
[04/27 18:56:02    399s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.7 real=0:00:10.7)
[04/27 18:56:02    399s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:01.9 real=0:00:01.8)
[04/27 18:56:02    399s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[04/27 18:56:02    399s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 18:56:02    399s] Info: pop threads available for lower-level modules during optimization.
[04/27 18:56:02    399s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:56:02    399s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14854 times net's RC data read were performed.
[04/27 18:56:02    399s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1134.0M)
[04/27 18:56:02    399s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[04/27 18:56:02    399s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[04/27 18:56:02    399s] Type 'man IMPSP-5217' for more detail.
[04/27 18:56:02    399s] Core basic site is core
[04/27 18:56:02    399s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:56:02    399s]   Signal wire search tree: 241780 elements. (cpu=0:00:00.1, mem=0.0M)
[04/27 18:56:03    399s] *INFO: Adding fillers to top-module.
[04/27 18:56:03    399s] *INFO:   Added 0 filler inst of any cell-type.
[04/27 18:56:03    399s] <CMD> ecoRoute
[04/27 18:56:03    399s] 
[04/27 18:56:03    399s] globalDetailRoute
[04/27 18:56:03    399s] 
[04/27 18:56:03    399s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 18:56:03    399s] #setNanoRouteMode -routeWithEco true
[04/27 18:56:03    399s] #Start globalDetailRoute on Thu Apr 27 18:56:03 2017
[04/27 18:56:03    399s] #
[04/27 18:56:03    400s] ### Net info: total nets: 15586
[04/27 18:56:03    400s] ### Net info: dirty nets: 0
[04/27 18:56:03    400s] ### Net info: marked as disconnected nets: 0
[04/27 18:56:04    400s] ### Net info: fully routed nets: 14856
[04/27 18:56:04    400s] ### Net info: trivial (single pin) nets: 0
[04/27 18:56:04    400s] ### Net info: unrouted nets: 730
[04/27 18:56:04    400s] ### Net info: re-extraction nets: 0
[04/27 18:56:04    400s] ### Net info: ignored nets: 0
[04/27 18:56:04    400s] ### Net info: skip routing nets: 0
[04/27 18:56:04    400s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 18:56:04    400s] #Start routing data preparation.
[04/27 18:56:04    401s] #Minimum voltage of a net in the design = 0.000.
[04/27 18:56:04    401s] #Maximum voltage of a net in the design = 5.000.
[04/27 18:56:04    401s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 18:56:04    401s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 18:56:04    401s] #Voltage range [0.000 - 5.000] has 15584 nets.
[04/27 18:56:04    401s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 18:56:04    401s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 18:56:04    401s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 18:56:04    401s] #Regenerating Ggrids automatically.
[04/27 18:56:04    401s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 18:56:04    401s] #Using automatically generated G-grids.
[04/27 18:56:04    401s] #Done routing data preparation.
[04/27 18:56:04    401s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 878.38 (MB), peak = 1041.11 (MB)
[04/27 18:56:04    401s] #Merging special wires...
[04/27 18:56:04    401s] #
[04/27 18:56:04    401s] #Connectivity extraction summary:
[04/27 18:56:04    401s] #Total number of nets = 0.
[04/27 18:56:04    401s] #
[04/27 18:56:04    401s] #WARNING (NRGR-22) Design is already detail routed.
[04/27 18:56:05    401s] #
[04/27 18:56:05    401s] #Connectivity extraction summary:
[04/27 18:56:05    401s] #Total number of nets = 0.
[04/27 18:56:05    401s] #
[04/27 18:56:05    401s] #Cpu time = 00:00:01
[04/27 18:56:05    401s] #Elapsed time = 00:00:01
[04/27 18:56:05    401s] #Increased memory = 3.84 (MB)
[04/27 18:56:05    401s] #Total memory = 879.09 (MB)
[04/27 18:56:05    401s] #Peak memory = 1041.11 (MB)
[04/27 18:56:05    401s] #
[04/27 18:56:05    401s] #Connectivity extraction summary:
[04/27 18:56:05    401s] #Total number of nets = 0.
[04/27 18:56:05    401s] #
[04/27 18:56:05    401s] #
[04/27 18:56:05    401s] #Start Detail Routing..
[04/27 18:56:05    401s] #start initial detail routing ...
[04/27 18:56:05    401s] #    number of violations = 0
[04/27 18:56:05    401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.41 (MB), peak = 1041.11 (MB)
[04/27 18:56:05    401s] #start 1st optimization iteration ...
[04/27 18:56:05    401s] #    number of violations = 0
[04/27 18:56:05    401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.46 (MB), peak = 1041.11 (MB)
[04/27 18:56:05    402s] #Complete Detail Routing.
[04/27 18:56:05    402s] #Total wire length = 2508019 um.
[04/27 18:56:05    402s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:56:05    402s] #Total number of vias = 83667
[04/27 18:56:05    402s] #Up-Via Summary (total 83667):
[04/27 18:56:05    402s] #           
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #  Metal 1        48317
[04/27 18:56:05    402s] #  Metal 2        35350
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #                 83667 
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Total number of DRC violations = 0
[04/27 18:56:05    402s] #Cpu time = 00:00:00
[04/27 18:56:05    402s] #Elapsed time = 00:00:00
[04/27 18:56:05    402s] #Increased memory = 1.59 (MB)
[04/27 18:56:05    402s] #Total memory = 880.69 (MB)
[04/27 18:56:05    402s] #Peak memory = 1041.11 (MB)
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Connectivity extraction summary:
[04/27 18:56:05    402s] #Total number of nets = 0.
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Start Detail Routing..
[04/27 18:56:05    402s] #start initial detail routing ...
[04/27 18:56:05    402s] #    number of violations = 0
[04/27 18:56:05    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.48 (MB), peak = 1041.11 (MB)
[04/27 18:56:05    402s] #start 1st optimization iteration ...
[04/27 18:56:05    402s] #    number of violations = 0
[04/27 18:56:05    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.48 (MB), peak = 1041.11 (MB)
[04/27 18:56:05    402s] #Complete Detail Routing.
[04/27 18:56:05    402s] #Total wire length = 2508019 um.
[04/27 18:56:05    402s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:56:05    402s] #Total number of vias = 83667
[04/27 18:56:05    402s] #Up-Via Summary (total 83667):
[04/27 18:56:05    402s] #           
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #  Metal 1        48317
[04/27 18:56:05    402s] #  Metal 2        35350
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #                 83667 
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Total number of DRC violations = 0
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #start routing for process antenna violation fix ...
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Connectivity extraction summary:
[04/27 18:56:05    402s] #Total number of nets = 0.
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.71 (MB), peak = 1041.11 (MB)
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Total wire length = 2508019 um.
[04/27 18:56:05    402s] #Total half perimeter of net bounding box = 1931372 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal1 = 224102 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal2 = 1326081 um.
[04/27 18:56:05    402s] #Total wire length on LAYER metal3 = 957836 um.
[04/27 18:56:05    402s] #Total number of vias = 83667
[04/27 18:56:05    402s] #Up-Via Summary (total 83667):
[04/27 18:56:05    402s] #           
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #  Metal 1        48317
[04/27 18:56:05    402s] #  Metal 2        35350
[04/27 18:56:05    402s] #-----------------------
[04/27 18:56:05    402s] #                 83667 
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #Total number of DRC violations = 0
[04/27 18:56:05    402s] #
[04/27 18:56:05    402s] #detailRoute Statistics:
[04/27 18:56:05    402s] #Cpu time = 00:00:01
[04/27 18:56:05    402s] #Elapsed time = 00:00:01
[04/27 18:56:05    402s] #Increased memory = 2.04 (MB)
[04/27 18:56:05    402s] #Total memory = 881.13 (MB)
[04/27 18:56:05    402s] #Peak memory = 1041.11 (MB)
[04/27 18:56:06    402s] #
[04/27 18:56:06    402s] #globalDetailRoute statistics:
[04/27 18:56:06    402s] #Cpu time = 00:00:03
[04/27 18:56:06    402s] #Elapsed time = 00:00:03
[04/27 18:56:06    402s] #Increased memory = -25.76 (MB)
[04/27 18:56:06    402s] #Total memory = 858.11 (MB)
[04/27 18:56:06    402s] #Peak memory = 1041.11 (MB)
[04/27 18:56:06    402s] #Number of warnings = 2
[04/27 18:56:06    402s] #Total number of warnings = 24
[04/27 18:56:06    402s] #Number of fails = 0
[04/27 18:56:06    402s] #Total number of fails = 0
[04/27 18:56:06    402s] #Complete globalDetailRoute on Thu Apr 27 18:56:06 2017
[04/27 18:56:06    402s] #
[04/27 18:56:06    402s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/27 18:56:06    402s] VERIFY_CONNECTIVITY use new engine.
[04/27 18:56:06    402s] 
[04/27 18:56:06    402s] ******** Start: VERIFY CONNECTIVITY ********
[04/27 18:56:06    402s] Start Time: Thu Apr 27 18:56:06 2017
[04/27 18:56:06    402s] 
[04/27 18:56:06    402s] Design Name: Top_Level
[04/27 18:56:06    402s] Database Units: 1000
[04/27 18:56:06    402s] Design Boundary: (0.0000, 0.0000) (3511.2000, 3492.0000)
[04/27 18:56:06    402s] Error Limit = 1000; Warning Limit = 50
[04/27 18:56:06    402s] Check all nets
[04/27 18:56:06    403s] **** 18:56:06 **** Processed 5000 nets.
[04/27 18:56:06    403s] **** 18:56:06 **** Processed 10000 nets.
[04/27 18:56:06    403s] **** 18:56:06 **** Processed 15000 nets.
[04/27 18:56:06    403s] 
[04/27 18:56:06    403s] Begin Summary 
[04/27 18:56:06    403s]   Found no problems or warnings.
[04/27 18:56:06    403s] End Summary
[04/27 18:56:06    403s] 
[04/27 18:56:06    403s] End Time: Thu Apr 27 18:56:06 2017
[04/27 18:56:06    403s] Time Elapsed: 0:00:00.0
[04/27 18:56:06    403s] 
[04/27 18:56:06    403s] ******** End: VERIFY CONNECTIVITY ********
[04/27 18:56:06    403s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/27 18:56:06    403s]   (CPU Time: 0:00:00.7  MEM: 0.000M)
[04/27 18:56:06    403s] 
[04/27 18:56:06    403s] <CMD> verify_drc
[04/27 18:56:06    403s]  *** Starting Verify DRC (MEM: 1111.2) ***
[04/27 18:56:06    403s] 
[04/27 18:56:07    403s]   VERIFY DRC ...... Starting Verification
[04/27 18:56:07    403s]   VERIFY DRC ...... Initializing
[04/27 18:56:07    403s]   VERIFY DRC ...... Deleting Existing Violations
[04/27 18:56:07    403s]   VERIFY DRC ...... Creating Sub-Areas
[04/27 18:56:07    403s]   VERIFY DRC ...... Using new threading
[04/27 18:56:07    403s]   VERIFY DRC ...... Sub-Area : 1 of 4
[04/27 18:56:08    404s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/27 18:56:08    404s]   VERIFY DRC ...... Sub-Area : 2 of 4
[04/27 18:56:09    405s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/27 18:56:09    405s]   VERIFY DRC ...... Sub-Area : 3 of 4
[04/27 18:56:10    406s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/27 18:56:10    406s]   VERIFY DRC ...... Sub-Area : 4 of 4
[04/27 18:56:11    408s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]   Verification Complete : 0 Viols.
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]  *** End Verify DRC (CPU: 0:00:04.4  ELAPSED TIME: 4.00  MEM: 75.8M) ***
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[04/27 18:56:11    408s] Parse map file...
[04/27 18:56:11    408s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[04/27 18:56:11    408s] Type 'man IMPOGDS-399' for more detail.
[04/27 18:56:11    408s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[04/27 18:56:11    408s] Type 'man IMPOGDS-399' for more detail.
[04/27 18:56:11    408s] Writing GDSII file ...
[04/27 18:56:11    408s] 	****** db unit per micron = 1000 ******
[04/27 18:56:11    408s] 	****** output gds2 file unit per micron = 1000 ******
[04/27 18:56:11    408s] 	****** unit scaling factor = 1 ******
[04/27 18:56:11    408s] Output for instance
[04/27 18:56:11    408s] Output for bump
[04/27 18:56:11    408s] Output for physical terminals
[04/27 18:56:11    408s] Output for logical terminals
[04/27 18:56:11    408s] Output for regular nets
[04/27 18:56:11    408s] Output for special nets and metal fills
[04/27 18:56:11    408s] Output for via structure generation
[04/27 18:56:11    408s] Statistics for GDS generated (version 3)
[04/27 18:56:11    408s] ----------------------------------------
[04/27 18:56:11    408s] Stream Out Layer Mapping Information:
[04/27 18:56:11    408s] GDS Layer Number          GDS Layer Name
[04/27 18:56:11    408s] ----------------------------------------
[04/27 18:56:11    408s]     49                            metal1
[04/27 18:56:11    408s]     50                               via
[04/27 18:56:11    408s]     51                            metal2
[04/27 18:56:11    408s]     61                              via2
[04/27 18:56:11    408s]     62                            metal3
[04/27 18:56:11    408s]     49                            metal1
[04/27 18:56:11    408s]     51                            metal2
[04/27 18:56:11    408s]     62                            metal3
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Stream Out Information Processed for GDS version 3:
[04/27 18:56:11    408s] Units: 1000 DBU
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Object                             Count
[04/27 18:56:11    408s] ----------------------------------------
[04/27 18:56:11    408s] Instances                          81049
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Ports/Pins                           196
[04/27 18:56:11    408s]     metal layer metal2                69
[04/27 18:56:11    408s]     metal layer metal3               127
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Nets                              158110
[04/27 18:56:11    408s]     metal layer metal1             26475
[04/27 18:56:11    408s]     metal layer metal2             88876
[04/27 18:56:11    408s]     metal layer metal3             42759
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]     Via Instances                  83667
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Special Nets                         348
[04/27 18:56:11    408s]     metal layer metal1               345
[04/27 18:56:11    408s]     metal layer metal2                 3
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]     Via Instances                    236
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Metal Fills                            0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]     Via Instances                      0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Metal FillOPCs                         0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s]     Via Instances                      0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Text                                 198
[04/27 18:56:11    408s]     metal layer metal2                71
[04/27 18:56:11    408s]     metal layer metal3               127
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Blockages                              0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Custom Text                            0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Custom Box                             0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Trim Metal                             0
[04/27 18:56:11    408s] 
[04/27 18:56:11    408s] Output for cells
[04/27 18:56:11    408s] **WARN: (IMPOGDS-1176):	There are 26 empty cells. Check innovus.log# for the details.
[04/27 18:56:11    408s]   It is probably because your mapping file does not contain corresponding rules.
[04/27 18:56:11    408s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[04/27 18:56:11    408s] ######Streamout is finished!
[04/27 18:56:11    408s] <CMD> saveNetlist -excludeLeafCell final.v
[04/27 18:56:11    408s] Writing Netlist "final.v" ...
[04/27 18:56:11    408s] <CMD> rcOut -spf final.dspf
[04/27 18:56:11    408s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[04/27 18:56:11    408s] Type 'man IMPDC-495' for more detail.
[04/27 18:56:11    408s] 
[04/27 18:56:23    409s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/27 18:56:23    409s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_Level_preCTS -outDir timingReports
[04/27 18:56:23    410s]  Reset EOS DB
[04/27 18:56:23    410s] Ignoring AAE DB Resetting ...
[04/27 18:56:23    410s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:56:23    410s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:56:23    410s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:56:23    410s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:56:23    410s] RC Extraction called in multi-corner(1) mode.
[04/27 18:56:23    410s] Process corner(s) are loaded.
[04/27 18:56:23    410s]  Corner: osu05
[04/27 18:56:23    410s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 18:56:23    410s] Assumed metal fill uses the following parameters:
[04/27 18:56:23    410s]               Active Spacing      Min. Width
[04/27 18:56:23    410s]                 [microns]         [microns]
[04/27 18:56:23    410s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:56:23    410s]   Layer M1        0.600             0.400 
[04/27 18:56:23    410s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:56:23    410s]   Layer M2        0.600             0.400 
[04/27 18:56:23    410s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:56:23    410s]   Layer M3        0.600             0.400 
[04/27 18:56:23    410s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:56:23    410s]       RC Corner Indexes            0   
[04/27 18:56:23    410s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:56:23    410s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:56:23    410s] Resistance Scaling Factor    : 1.00000 
[04/27 18:56:23    410s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:56:23    410s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:56:23    410s] Shrink Factor                : 1.00000
[04/27 18:56:23    410s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:56:23    410s] Initializing multi-corner capacitance tables ... 
[04/27 18:56:23    410s] Initializing multi-corner resistance tables ...
[04/27 18:56:23    410s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1398.0M)
[04/27 18:56:24    410s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:56:24    410s] Extracted 10.0011% (CPU Time= 0:00:00.7  MEM= 1480.1M)
[04/27 18:56:24    411s] Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 1480.1M)
[04/27 18:56:24    411s] Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1480.1M)
[04/27 18:56:24    411s] Extracted 40.0012% (CPU Time= 0:00:01.3  MEM= 1480.1M)
[04/27 18:56:25    411s] Extracted 50.001% (CPU Time= 0:00:01.5  MEM= 1480.1M)
[04/27 18:56:25    411s] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1484.1M)
[04/27 18:56:25    412s] Extracted 70.0012% (CPU Time= 0:00:01.9  MEM= 1484.1M)
[04/27 18:56:25    412s] Extracted 80.001% (CPU Time= 0:00:02.0  MEM= 1484.1M)
[04/27 18:56:25    412s] Extracted 90.0008% (CPU Time= 0:00:02.2  MEM= 1484.1M)
[04/27 18:56:26    412s] Extracted 100% (CPU Time= 0:00:02.4  MEM= 1484.1M)
[04/27 18:56:26    412s] Number of Extracted Resistors     : 238152
[04/27 18:56:26    412s] Number of Extracted Ground Cap.   : 252999
[04/27 18:56:26    412s] Number of Extracted Coupling Cap. : 276428
[04/27 18:56:26    412s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:56:26    412s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 18:56:26    412s]  Corner: osu05
[04/27 18:56:26    412s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1423.2M)
[04/27 18:56:26    412s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 18:56:26    412s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14855 times net's RC data read were performed.
[04/27 18:56:26    412s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1431.223M)
[04/27 18:56:26    412s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:56:26    412s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1431.223M)
[04/27 18:56:26    412s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 1431.223M)
[04/27 18:56:26    413s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 18:56:26    413s] Begin IPO call back ...
[04/27 18:56:27    413s] End IPO call back ...
[04/27 18:56:27    413s] #################################################################################
[04/27 18:56:27    413s] # Design Stage: PostRoute
[04/27 18:56:27    413s] # Design Name: Top_Level
[04/27 18:56:27    413s] # Design Mode: 90nm
[04/27 18:56:27    413s] # Analysis Mode: MMMC OCV 
[04/27 18:56:27    413s] # Parasitics Mode: SPEF/RCDB
[04/27 18:56:27    413s] # Signoff Settings: SI On 
[04/27 18:56:27    413s] #################################################################################
[04/27 18:56:27    413s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:56:27    413s] Setting infinite Tws ...
[04/27 18:56:27    413s] First Iteration Infinite Tw... 
[04/27 18:56:27    413s] Calculate early delays in OCV mode...
[04/27 18:56:27    413s] Calculate late delays in OCV mode...
[04/27 18:56:27    413s] Topological Sorting (CPU = 0:00:00.0, MEM = 1429.2M, InitMEM = 1429.2M)
[04/27 18:56:27    413s] Initializing multi-corner capacitance tables ... 
[04/27 18:56:27    413s] Initializing multi-corner resistance tables ...
[04/27 18:56:27    414s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:56:27    414s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1445.6M)
[04/27 18:56:27    414s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:56:34    421s] Total number of fetched objects 14855
[04/27 18:56:34    421s] AAE_INFO-618: Total number of nets in the design is 15586,  95.3 percent of the nets selected for SI analysis
[04/27 18:56:34    421s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 18:56:34    421s] End delay calculation. (MEM=1482.34 CPU=0:00:07.2 REAL=0:00:07.0)
[04/27 18:56:34    421s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 18:56:34    421s] *** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1482.3M) ***
[04/27 18:56:35    422s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1482.3M)
[04/27 18:56:35    422s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 18:56:35    422s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1482.3M)
[04/27 18:56:35    422s] Starting SI iteration 2
[04/27 18:56:35    422s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:56:36    422s] Calculate early delays in OCV mode...
[04/27 18:56:36    422s] Calculate late delays in OCV mode...
[04/27 18:56:36    422s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:56:36    422s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 14855. 
[04/27 18:56:36    422s] Total number of fetched objects 14855
[04/27 18:56:36    422s] AAE_INFO-618: Total number of nets in the design is 15586,  0.1 percent of the nets selected for SI analysis
[04/27 18:56:36    422s] End delay calculation. (MEM=1490.39 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 18:56:36    422s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1490.4M) ***
[04/27 18:56:36    423s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14854 times net's RC data read were performed.
[04/27 18:56:36    423s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:56:36    423s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:56:36    423s] Start to check current routing status for nets...
[04/27 18:56:36    423s] Using hname+ instead name for net compare
[04/27 18:56:36    423s] All nets will be re-routed.
[04/27 18:56:36    423s] End to check current routing status for nets (mem=1403.6M)
[04/27 18:56:36    423s] ### Creating LA Mngr. totSessionCpu=0:07:03 mem=1403.6M
[04/27 18:56:36    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:03 mem=1403.6M
[04/27 18:56:36    423s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:56:36    423s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:56:36    423s] [PSP] Initial Peak syMemory usage = 1403.6 MB
[04/27 18:56:36    423s] (I)       Reading DB...
[04/27 18:56:37    423s] (I)       congestionReportName   : 
[04/27 18:56:37    423s] (I)       layerRangeFor2DCongestion : 
[04/27 18:56:37    423s] (I)       buildTerm2TermWires    : 1
[04/27 18:56:37    423s] (I)       doTrackAssignment      : 1
[04/27 18:56:37    423s] (I)       dumpBookshelfFiles     : 0
[04/27 18:56:37    423s] (I)       numThreads             : 1
[04/27 18:56:37    423s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:56:37    423s] (I)       honorPin               : false
[04/27 18:56:37    423s] (I)       honorPinGuide          : true
[04/27 18:56:37    423s] (I)       honorPartition         : false
[04/27 18:56:37    423s] (I)       allowPartitionCrossover: false
[04/27 18:56:37    423s] (I)       honorSingleEntry       : true
[04/27 18:56:37    423s] (I)       honorSingleEntryStrong : true
[04/27 18:56:37    423s] (I)       handleViaSpacingRule   : false
[04/27 18:56:37    423s] (I)       handleEolSpacingRule   : false
[04/27 18:56:37    423s] (I)       PDConstraint           : none
[04/27 18:56:37    423s] (I)       expBetterNDRHandling   : false
[04/27 18:56:37    423s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:56:37    423s] (I)       routingEffortLevel     : 3
[04/27 18:56:37    423s] (I)       effortLevel            : standard
[04/27 18:56:37    423s] [NR-eGR] minRouteLayer          : 2
[04/27 18:56:37    423s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:56:37    423s] (I)       numRowsPerGCell        : 1
[04/27 18:56:37    423s] (I)       speedUpLargeDesign     : 0
[04/27 18:56:37    423s] (I)       speedUpBlkViolationClean: 1
[04/27 18:56:37    423s] (I)       multiThreadingTA       : 1
[04/27 18:56:37    423s] (I)       blockedPinEscape       : 1
[04/27 18:56:37    423s] (I)       blkAwareLayerSwitching : 1
[04/27 18:56:37    423s] (I)       betterClockWireModeling: 1
[04/27 18:56:37    423s] (I)       congestionCleanMode    : 0
[04/27 18:56:37    423s] (I)       optimizationMode       : false
[04/27 18:56:37    423s] (I)       routeSecondPG          : false
[04/27 18:56:37    423s] (I)       punchThroughDistance   : 500.00
[04/27 18:56:37    423s] (I)       scenicBound            : 1.15
[04/27 18:56:37    423s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:56:37    423s] (I)       source-to-sink ratio   : 0.00
[04/27 18:56:37    423s] (I)       targetCongestionRatioH : 1.00
[04/27 18:56:37    423s] (I)       targetCongestionRatioV : 1.00
[04/27 18:56:37    423s] (I)       layerCongestionRatio   : 0.70
[04/27 18:56:37    423s] (I)       m1CongestionRatio      : 0.10
[04/27 18:56:37    423s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:56:37    423s] (I)       localRouteEffort       : 1.00
[04/27 18:56:37    423s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:56:37    423s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:56:37    423s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:56:37    423s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:56:37    423s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:56:37    423s] (I)       blockTrack             : 
[04/27 18:56:37    423s] (I)       routeVias              : 
[04/27 18:56:37    423s] (I)       readTROption           : true
[04/27 18:56:37    423s] (I)       extraSpacingFactor     : 1.00
[04/27 18:56:37    423s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:56:37    423s] (I)       routeSelectedNetsOnly  : false
[04/27 18:56:37    423s] (I)       before initializing RouteDB syMemory usage = 1441.1 MB
[04/27 18:56:37    423s] (I)       starting read tracks
[04/27 18:56:37    423s] (I)       build grid graph
[04/27 18:56:37    423s] (I)       build grid graph start
[04/27 18:56:37    423s] [NR-eGR] Layer1 has no routable track
[04/27 18:56:37    423s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:56:37    423s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:56:37    423s] (I)       build grid graph end
[04/27 18:56:37    423s] (I)       numViaLayers=2
[04/27 18:56:37    423s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:56:37    423s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:56:37    423s] (I)       end build via table
[04/27 18:56:37    423s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=240 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:56:37    423s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:56:37    423s] (I)       readDataFromPlaceDB
[04/27 18:56:37    423s] (I)       Read net information..
[04/27 18:56:37    423s] [NR-eGR] Read numTotalNets=14855  numIgnoredNets=0
[04/27 18:56:37    423s] (I)       Read testcase time = 0.000 seconds
[04/27 18:56:37    423s] 
[04/27 18:56:37    423s] (I)       build grid graph start
[04/27 18:56:37    423s] (I)       build grid graph end
[04/27 18:56:37    423s] (I)       Model blockage into capacity
[04/27 18:56:37    423s] (I)       Read numBlocks=31687  numPreroutedWires=0  numCapScreens=0
[04/27 18:56:37    423s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:56:37    423s] (I)       blocked area on Layer2 : 6174136710000  (50.36%)
[04/27 18:56:37    423s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:56:37    423s] (I)       Modeling time = 0.010 seconds
[04/27 18:56:37    423s] 
[04/27 18:56:37    423s] (I)       totalPins=46254  totalGlobalPin=42306 (91.46%)
[04/27 18:56:37    423s] (I)       Number of ignored nets = 0
[04/27 18:56:37    423s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:56:37    423s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:56:37    423s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:56:37    423s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:56:37    423s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:56:37    423s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1441.1 MB
[04/27 18:56:37    423s] (I)       Layer1  viaCost=200.00
[04/27 18:56:37    423s] (I)       Layer2  viaCost=100.00
[04/27 18:56:37    423s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:56:37    423s] (I)       routing area        :  (0, 0) - (3511200, 3492000)
[04/27 18:56:37    423s] (I)       core area           :  (50400, 51000) - (3460800, 3441000)
[04/27 18:56:37    423s] (I)       Site Width          :  2400  (dbu)
[04/27 18:56:37    423s] (I)       Row Height          : 30000  (dbu)
[04/27 18:56:37    423s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:56:37    423s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:56:37    423s] (I)       grid                :   117   116     3
[04/27 18:56:37    423s] (I)       vertical capacity   :     0 30000     0
[04/27 18:56:37    423s] (I)       horizontal capacity :     0     0 30000
[04/27 18:56:37    423s] (I)       Default wire width  :   900   900  1500
[04/27 18:56:37    423s] (I)       Default wire space  :   900   900   900
[04/27 18:56:37    423s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:56:37    423s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:56:37    423s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:56:37    423s] (I)       Total num of tracks :     0  1463  1164
[04/27 18:56:37    423s] (I)       Num of masks        :     1     1     1
[04/27 18:56:37    423s] (I)       Num of trim masks   :     0     0     0
[04/27 18:56:37    423s] (I)       --------------------------------------------------------
[04/27 18:56:37    423s] 
[04/27 18:56:37    423s] [NR-eGR] ============ Routing rule table ============
[04/27 18:56:37    423s] [NR-eGR] Rule id 0. Nets 14855 
[04/27 18:56:37    423s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:56:37    423s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:56:37    423s] [NR-eGR] ========================================
[04/27 18:56:37    423s] [NR-eGR] 
[04/27 18:56:37    423s] (I)       After initializing earlyGlobalRoute syMemory usage = 1441.1 MB
[04/27 18:56:37    423s] (I)       Loading and dumping file time : 0.23 seconds
[04/27 18:56:37    423s] (I)       free getNanoCongMap()->getMpool()
[04/27 18:56:37    423s] (I)       ============= Initialization =============
[04/27 18:56:37    423s] (I)       total 2D Cap : 260475 = (136188 H, 124287 V)
[04/27 18:56:37    423s] [NR-eGR] Layer group 1: route 14855 net(s) in layer range [2, 3]
[04/27 18:56:37    423s] (I)       ============  Phase 1a Route ============
[04/27 18:56:37    423s] (I)       Phase 1a runs 0.02 seconds
[04/27 18:56:37    423s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=16
[04/27 18:56:37    423s] (I)       Usage: 72777 = (33560 H, 39217 V) = (24.64% H, 31.55% V) = (1.007e+06um H, 1.177e+06um V)
[04/27 18:56:37    423s] (I)       
[04/27 18:56:37    423s] (I)       ============  Phase 1b Route ============
[04/27 18:56:37    423s] (I)       Phase 1b runs 0.01 seconds
[04/27 18:56:37    423s] (I)       Usage: 72812 = (33585 H, 39227 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:56:37    423s] (I)       
[04/27 18:56:37    423s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.24% V. EstWL: 2.184360e+06um
[04/27 18:56:37    423s] (I)       ============  Phase 1c Route ============
[04/27 18:56:37    423s] (I)       Level2 Grid: 24 x 24
[04/27 18:56:37    423s] (I)       Phase 1c runs 0.01 seconds
[04/27 18:56:37    423s] (I)       Usage: 72813 = (33585 H, 39228 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:56:37    423s] (I)       
[04/27 18:56:37    423s] (I)       ============  Phase 1d Route ============
[04/27 18:56:37    423s] (I)       Phase 1d runs 0.00 seconds
[04/27 18:56:37    423s] (I)       Usage: 72813 = (33585 H, 39228 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:56:37    423s] (I)       
[04/27 18:56:37    423s] (I)       ============  Phase 1e Route ============
[04/27 18:56:37    423s] (I)       Phase 1e runs 0.00 seconds
[04/27 18:56:37    423s] (I)       Usage: 72813 = (33585 H, 39228 V) = (24.66% H, 31.56% V) = (1.008e+06um H, 1.177e+06um V)
[04/27 18:56:37    423s] (I)       
[04/27 18:56:37    423s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 2.23% V. EstWL: 2.184390e+06um
[04/27 18:56:37    423s] [NR-eGR] 
[04/27 18:56:37    423s] (I)       ============  Phase 1l Route ============
[04/27 18:56:37    423s] (I)       Phase 1l runs 0.01 seconds
[04/27 18:56:37    423s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/27 18:56:37    423s] (I)       total 2D Cap : 264446 = (136188 H, 128258 V)
[04/27 18:56:37    423s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 1.99% V
[04/27 18:56:37    423s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 2.38% V
[04/27 18:56:37    423s] (I)       ============= track Assignment ============
[04/27 18:56:37    423s] (I)       extract Global 3D Wires
[04/27 18:56:37    423s] (I)       Extract Global WL : time=0.00
[04/27 18:56:37    423s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:56:37    423s] (I)       Initialization real time=0.00 seconds
[04/27 18:56:37    424s] (I)       Kernel real time=0.23 seconds
[04/27 18:56:37    424s] (I)       End Greedy Track Assignment
[04/27 18:56:37    424s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46094
[04/27 18:56:37    424s] [NR-eGR] Layer2(metal2)(V) length: 1.264860e+06um, number of vias: 71327
[04/27 18:56:37    424s] [NR-eGR] Layer3(metal3)(H) length: 1.099274e+06um, number of vias: 0
[04/27 18:56:37    424s] [NR-eGR] Total length: 2.364134e+06um, number of vias: 117421
[04/27 18:56:37    424s] [NR-eGR] End Peak syMemory usage = 1403.7 MB
[04/27 18:56:37    424s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.74 seconds
[04/27 18:56:37    424s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'preRoute' .
[04/27 18:56:37    424s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:56:37    424s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:56:37    424s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:56:37    424s] RC Extraction called in multi-corner(1) mode.
[04/27 18:56:37    424s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 18:56:37    424s]       RC Corner Indexes            0   
[04/27 18:56:37    424s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:56:37    424s] Resistance Scaling Factor    : 1.00000 
[04/27 18:56:37    424s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:56:37    424s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:56:37    424s] Shrink Factor                : 1.00000
[04/27 18:56:37    424s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:56:37    424s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:56:37    424s] Using capacitance table file ...
[04/27 18:56:37    424s] Updating RC grid for preRoute extraction ...
[04/27 18:56:37    424s] Initializing multi-corner capacitance tables ... 
[04/27 18:56:37    424s] Initializing multi-corner resistance tables ...
[04/27 18:56:37    424s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1401.363M)
[04/27 18:56:37    424s] Effort level <high> specified for reg2reg path_group
[04/27 18:56:38    424s] #################################################################################
[04/27 18:56:38    424s] # Design Stage: PreRoute
[04/27 18:56:38    424s] # Design Name: Top_Level
[04/27 18:56:38    424s] # Design Mode: 90nm
[04/27 18:56:38    424s] # Analysis Mode: MMMC OCV 
[04/27 18:56:38    424s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:56:38    424s] # Signoff Settings: SI On 
[04/27 18:56:38    424s] #################################################################################
[04/27 18:56:38    425s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:56:38    425s] Calculate early delays in OCV mode...
[04/27 18:56:38    425s] Calculate late delays in OCV mode...
[04/27 18:56:38    425s] Topological Sorting (CPU = 0:00:00.0, MEM = 1406.6M, InitMEM = 1404.4M)
[04/27 18:56:49    436s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:56:49    436s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 355. 
[04/27 18:56:49    436s] Total number of fetched objects 14855
[04/27 18:56:49    436s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 18:56:49    436s] End delay calculation. (MEM=1458.22 CPU=0:00:11.1 REAL=0:00:11.0)
[04/27 18:56:49    436s] *** CDM Built up (cpu=0:00:11.3  real=0:00:11.0  mem= 1458.2M) ***
[04/27 18:56:50    436s] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:07:17 mem=1458.2M)
[04/27 18:56:50    437s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.538  | -0.538  | -0.488  |
|           TNS (ns):| -83.461 | -66.281 | -17.180 |
|    Violating Paths:|   388   |   307   |   81    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 2.38% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/27 18:56:50    437s] Total CPU time: 27.55 sec
[04/27 18:56:50    437s] Total Real time: 27.0 sec
[04/27 18:56:50    437s] Total Memory Usage: 1395.761719 Mbytes
[04/27 18:56:50    437s] Reset AAE Options
[04/27 18:56:57    438s] <CMD> get_time_unit
[04/27 18:56:57    438s] <CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[04/27 18:56:57    438s] **WARN: (TCLCMD-1131):	'The -max_points parameter of the report_timing command is obsolete. The timing engine will map it to -max_paths parameter. For future releases, you should remove this parameter from your scripts.'
[04/27 18:56:58    439s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[04/27 18:56:58    439s] Parsing file top.mtarpt...
[04/27 18:56:58    439s] <CMD> uiKit::addWidget .dodo -type main
[04/27 18:57:08    442s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/27 18:57:08    442s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_Level_postRoute -outDir timingReports
[04/27 18:57:08    442s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:57:08    442s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:57:08    442s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[04/27 18:57:08    442s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:57:08    442s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:57:08    442s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:57:08    442s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:57:08    442s] RC Extraction called in multi-corner(1) mode.
[04/27 18:57:08    442s] Process corner(s) are loaded.
[04/27 18:57:08    442s]  Corner: osu05
[04/27 18:57:08    442s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 18:57:08    442s] Assumed metal fill uses the following parameters:
[04/27 18:57:08    442s]               Active Spacing      Min. Width
[04/27 18:57:08    442s]                 [microns]         [microns]
[04/27 18:57:08    442s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:57:08    442s]   Layer M1        0.600             0.400 
[04/27 18:57:08    442s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:57:08    442s]   Layer M2        0.600             0.400 
[04/27 18:57:08    442s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:57:08    442s]   Layer M3        0.600             0.400 
[04/27 18:57:08    442s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:57:08    442s]       RC Corner Indexes            0   
[04/27 18:57:08    442s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:57:08    442s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:57:08    442s] Resistance Scaling Factor    : 1.00000 
[04/27 18:57:08    442s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:57:08    442s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:57:08    442s] Shrink Factor                : 1.00000
[04/27 18:57:08    442s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:57:08    442s] Initializing multi-corner capacitance tables ... 
[04/27 18:57:08    442s] Initializing multi-corner resistance tables ...
[04/27 18:57:08    442s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1372.8M)
[04/27 18:57:08    443s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:57:09    443s] Extracted 10.0017% (CPU Time= 0:00:00.4  MEM= 1458.9M)
[04/27 18:57:09    443s] Extracted 20.002% (CPU Time= 0:00:00.6  MEM= 1458.9M)
[04/27 18:57:09    443s] Extracted 30.0024% (CPU Time= 0:00:00.8  MEM= 1458.9M)
[04/27 18:57:09    443s] Extracted 40.0015% (CPU Time= 0:00:00.9  MEM= 1458.9M)
[04/27 18:57:09    443s] Extracted 50.0019% (CPU Time= 0:00:01.1  MEM= 1458.9M)
[04/27 18:57:09    444s] Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 1458.9M)
[04/27 18:57:09    444s] Extracted 70.0014% (CPU Time= 0:00:01.3  MEM= 1458.9M)
[04/27 18:57:09    444s] Extracted 80.0018% (CPU Time= 0:00:01.4  MEM= 1458.9M)
[04/27 18:57:10    444s] Extracted 90.0022% (CPU Time= 0:00:01.5  MEM= 1458.9M)
[04/27 18:57:10    444s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1462.9M)
[04/27 18:57:10    444s] Number of Extracted Resistors     : 200734
[04/27 18:57:10    444s] Number of Extracted Ground Cap.   : 215589
[04/27 18:57:10    444s] Number of Extracted Coupling Cap. : 0
[04/27 18:57:10    444s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1430.832M)
[04/27 18:57:10    444s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:57:10    444s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1430.832M)
[04/27 18:57:10    444s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1430.832M)
[04/27 18:57:10    444s] Effort level <high> specified for reg2reg path_group
[04/27 18:57:10    445s] Begin: glitch net info
[04/27 18:57:10    445s] glitch slack range: number of glitch nets
[04/27 18:57:10    445s] glitch slack < -0.32 : 0
[04/27 18:57:10    445s] -0.32 < glitch slack < -0.28 : 0
[04/27 18:57:10    445s] -0.28 < glitch slack < -0.24 : 0
[04/27 18:57:10    445s] -0.24 < glitch slack < -0.2 : 0
[04/27 18:57:10    445s] -0.2 < glitch slack < -0.16 : 0
[04/27 18:57:10    445s] -0.16 < glitch slack < -0.12 : 0
[04/27 18:57:10    445s] -0.12 < glitch slack < -0.08 : 0
[04/27 18:57:10    445s] -0.08 < glitch slack < -0.04 : 0
[04/27 18:57:10    445s] -0.04 < glitch slack : 0
[04/27 18:57:10    445s] End: glitch net info
[04/27 18:57:11    445s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:57:11    445s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:57:11    445s] Extraction called for design 'Top_Level' of instances=81049 and nets=15586 using extraction engine 'postRoute' at effort level 'low' .
[04/27 18:57:11    445s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:57:11    445s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:57:11    445s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 18:57:11    445s] RC Extraction called in multi-corner(1) mode.
[04/27 18:57:11    445s] Process corner(s) are loaded.
[04/27 18:57:11    445s]  Corner: osu05
[04/27 18:57:11    445s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 18:57:11    445s] Assumed metal fill uses the following parameters:
[04/27 18:57:11    445s]               Active Spacing      Min. Width
[04/27 18:57:11    445s]                 [microns]         [microns]
[04/27 18:57:11    445s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 18:57:11    445s]   Layer M1        0.600             0.400 
[04/27 18:57:11    445s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 18:57:11    445s]   Layer M2        0.600             0.400 
[04/27 18:57:11    445s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 18:57:11    445s]   Layer M3        0.600             0.400 
[04/27 18:57:11    445s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 18:57:11    445s]       RC Corner Indexes            0   
[04/27 18:57:11    445s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:57:11    445s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 18:57:11    445s] Resistance Scaling Factor    : 1.00000 
[04/27 18:57:11    445s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:57:11    445s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:57:11    445s] Shrink Factor                : 1.00000
[04/27 18:57:11    445s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:57:11    445s] Initializing multi-corner capacitance tables ... 
[04/27 18:57:11    445s] Initializing multi-corner resistance tables ...
[04/27 18:57:11    445s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1465.1M)
[04/27 18:57:11    445s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 18:57:11    445s] Extracted 10.0017% (CPU Time= 0:00:00.4  MEM= 1505.1M)
[04/27 18:57:11    446s] Extracted 20.002% (CPU Time= 0:00:00.6  MEM= 1505.1M)
[04/27 18:57:11    446s] Extracted 30.0024% (CPU Time= 0:00:00.8  MEM= 1505.1M)
[04/27 18:57:12    446s] Extracted 40.0015% (CPU Time= 0:00:01.0  MEM= 1505.1M)
[04/27 18:57:12    446s] Extracted 50.0019% (CPU Time= 0:00:01.2  MEM= 1505.1M)
[04/27 18:57:12    446s] Extracted 60.0023% (CPU Time= 0:00:01.3  MEM= 1505.1M)
[04/27 18:57:12    446s] Extracted 70.0014% (CPU Time= 0:00:01.4  MEM= 1505.1M)
[04/27 18:57:12    446s] Extracted 80.0018% (CPU Time= 0:00:01.5  MEM= 1505.1M)
[04/27 18:57:12    447s] Extracted 90.0022% (CPU Time= 0:00:01.6  MEM= 1505.1M)
[04/27 18:57:12    447s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1505.1M)
[04/27 18:57:12    447s] Number of Extracted Resistors     : 200734
[04/27 18:57:12    447s] Number of Extracted Ground Cap.   : 215589
[04/27 18:57:12    447s] Number of Extracted Coupling Cap. : 289532
[04/27 18:57:12    447s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:57:12    447s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 18:57:12    447s]  Corner: osu05
[04/27 18:57:12    447s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1431.8M)
[04/27 18:57:12    447s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 18:57:12    447s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14855 times net's RC data read were performed.
[04/27 18:57:13    447s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1439.840M)
[04/27 18:57:13    447s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:57:13    447s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1439.840M)
[04/27 18:57:13    447s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1439.840M)
[04/27 18:57:13    447s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 18:57:13    447s] #################################################################################
[04/27 18:57:13    447s] # Design Stage: PostRoute
[04/27 18:57:13    447s] # Design Name: Top_Level
[04/27 18:57:13    447s] # Design Mode: 90nm
[04/27 18:57:13    447s] # Analysis Mode: MMMC OCV 
[04/27 18:57:13    447s] # Parasitics Mode: SPEF/RCDB
[04/27 18:57:13    447s] # Signoff Settings: SI On 
[04/27 18:57:13    447s] #################################################################################
[04/27 18:57:13    447s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:57:13    447s] Setting infinite Tws ...
[04/27 18:57:13    447s] First Iteration Infinite Tw... 
[04/27 18:57:13    447s] Calculate early delays in OCV mode...
[04/27 18:57:13    447s] Calculate late delays in OCV mode...
[04/27 18:57:13    447s] Topological Sorting (CPU = 0:00:00.1, MEM = 1437.8M, InitMEM = 1437.8M)
[04/27 18:57:13    447s] Initializing multi-corner capacitance tables ... 
[04/27 18:57:13    447s] Initializing multi-corner resistance tables ...
[04/27 18:57:13    447s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 18:57:13    447s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1454.2M)
[04/27 18:57:13    447s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:57:34    469s] Total number of fetched objects 14855
[04/27 18:57:34    469s] AAE_INFO-618: Total number of nets in the design is 15586,  95.3 percent of the nets selected for SI analysis
[04/27 18:57:35    469s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[04/27 18:57:35    469s] End delay calculation. (MEM=1477.42 CPU=0:00:21.5 REAL=0:00:22.0)
[04/27 18:57:35    469s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 18:57:35    469s] *** CDM Built up (cpu=0:00:22.3  real=0:00:22.0  mem= 1477.4M) ***
[04/27 18:57:36    470s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1477.4M)
[04/27 18:57:36    470s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 18:57:36    470s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1477.4M)
[04/27 18:57:36    470s] Starting SI iteration 2
[04/27 18:57:36    470s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:57:36    470s] Calculate early delays in OCV mode...
[04/27 18:57:36    470s] Calculate late delays in OCV mode...
[04/27 18:57:36    471s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:57:36    471s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 14855. 
[04/27 18:57:36    471s] Total number of fetched objects 14855
[04/27 18:57:36    471s] AAE_INFO-618: Total number of nets in the design is 15586,  0.5 percent of the nets selected for SI analysis
[04/27 18:57:36    471s] End delay calculation. (MEM=1485.46 CPU=0:00:00.4 REAL=0:00:00.0)
[04/27 18:57:36    471s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1485.5M) ***
[04/27 18:57:37    471s] *** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:24.0 totSessionCpu=0:07:52 mem=1485.5M)
[04/27 18:57:38    473s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.378  | -0.378  |  0.851  |
|           TNS (ns):| -24.663 | -24.663 |  0.000  |
|    Violating Paths:|   208   |   208   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.554%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[04/27 18:57:38    473s] Total CPU time: 30.78 sec
[04/27 18:57:38    473s] Total Real time: 30.0 sec
[04/27 18:57:38    473s] Total Memory Usage: 1399.230469 Mbytes
[04/27 18:58:28    478s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/27 18:58:28    478s] <CMD> suppressMessage ENCEXT-2799
[04/27 18:58:28    478s] <CMD> getDrawView
[04/27 18:58:28    478s] <CMD> loadWorkspace -name Physical
[04/27 18:58:28    478s] <CMD> win
[04/27 18:58:29    478s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/27 18:58:29    478s] <CMD> set conf_qxconf_file NULL
[04/27 18:58:29    478s] <CMD> set conf_qxlib_file NULL
[04/27 18:58:29    478s] <CMD> set defHierChar /
[04/27 18:58:29    478s] Set Default Input Pin Transition as 0.1 ps.
[04/27 18:58:29    478s] <CMD> set delaycal_input_transition_delay 0.1ps
[04/27 18:58:29    478s] <CMD> set distributed_client_message_echo 1
[04/27 18:58:29    478s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/27 18:58:29    478s] <CMD> set floorplan_default_site core
[04/27 18:58:29    478s] <CMD> set fpIsMaxIoHeight 0
[04/27 18:58:29    478s] <CMD> set init_gnd_net gnd
[04/27 18:58:29    478s] <CMD> set init_io_file innovus_pins.io
[04/27 18:58:29    478s] <CMD> set init_lef_file osu05_stdcells.lef
[04/27 18:58:29    478s] <CMD> set init_mmmc_file osu05_MMMC.view
[04/27 18:58:29    478s] <CMD> set init_oa_search_lib {}
[04/27 18:58:29    478s] <CMD> set init_pwr_net vdd
[04/27 18:58:29    478s] <CMD> set init_verilog mapped/Top_Level.v
[04/27 18:58:29    478s] <CMD> set latch_time_borrow_mode max_borrow
[04/27 18:58:29    478s] <CMD> set pegDefaultResScaleFactor 1
[04/27 18:58:29    478s] <CMD> set pegDetailResScaleFactor 1
[04/27 18:58:29    478s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/27 18:58:29    478s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[04/27 18:58:29    478s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[04/27 18:58:29    478s] <CMD> set timing_library_load_pin_cap_indices {}
[04/27 18:58:29    478s] <CMD> set timing_library_write_library_to_directory {}
[04/27 18:58:29    478s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/27 18:58:29    478s] <CMD> init_design
[04/27 18:58:29    478s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[04/27 18:58:29    478s] 
[04/27 18:58:29    478s] *** Summary of all messages that are not suppressed in this session:
[04/27 18:58:29    478s] Severity  ID               Count  Summary                                  
[04/27 18:58:29    478s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[04/27 18:58:29    478s] *** Message Summary: 1 warning(s), 0 error(s)
[04/27 18:58:29    478s] 
[04/27 18:58:29    478s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[04/27 18:58:29    479s] Snap core to left to manufacture grid: 49.9500.
[04/27 18:58:29    479s] Snap core to bottom to manufacture grid: 49.9500.
[04/27 18:58:29    479s] Snap core to right to manufacture grid: 49.9500.
[04/27 18:58:29    479s] Snap core to top to manufacture grid: 49.9500.
[04/27 18:58:29    479s] Horizontal Layer M1 offset = 1500 (derived)
[04/27 18:58:29    479s] Vertical Layer M2 offset = 1200 (derived)
[04/27 18:58:29    479s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/27 18:58:29    479s] <CMD> unfixAllIos
[04/27 18:58:29    479s] <CMD> legalizePin
[04/27 18:58:29    479s] #- Begin legalizePin (date=04/27 18:58:29, mem=1406.8M)
[04/27 18:58:29    479s] 
[04/27 18:58:29    479s] Start pin legalization for the partition [Top_Level]:
[04/27 18:58:29    479s] Moving Pin [clk] to LEGAL location (  13.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [n_rst] to LEGAL location ( 133.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[30]] to LEGAL location (   0.000   70.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[29]] to LEGAL location (   0.000  142.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[28]] to LEGAL location (   0.000  214.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[27]] to LEGAL location (   0.000  283.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[26]] to LEGAL location (   0.000  355.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[25]] to LEGAL location (   0.000  427.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[24]] to LEGAL location (   0.000  499.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[23]] to LEGAL location (   0.000  568.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[22]] to LEGAL location (   0.000  640.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[21]] to LEGAL location (   0.000  712.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[20]] to LEGAL location (   0.000  781.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[19]] to LEGAL location (   0.000  853.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[18]] to LEGAL location (   0.000  925.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[17]] to LEGAL location (   0.000  997.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[16]] to LEGAL location (   0.000 1066.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[15]] to LEGAL location (   0.000 1138.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[14]] to LEGAL location (   0.000 1210.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[13]] to LEGAL location (   0.000 1279.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[12]] to LEGAL location (   0.000 1351.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[11]] to LEGAL location (   0.000 1423.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[10]] to LEGAL location (   0.000 1495.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[9]] to LEGAL location (   0.000 1564.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[8]] to LEGAL location (   0.000 1636.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[7]] to LEGAL location (   0.000 1708.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[6]] to LEGAL location (   0.000 1777.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[5]] to LEGAL location (   0.000 1849.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[4]] to LEGAL location (   0.000 1921.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[3]] to LEGAL location (   0.000 1993.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[2]] to LEGAL location (   0.000 2062.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[1]] to LEGAL location (   0.000 2134.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_haddr[0]] to LEGAL location (   0.000 2206.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[31]] to LEGAL location (4489.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[30]] to LEGAL location (4502.400   70.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[29]] to LEGAL location (4502.400  142.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[28]] to LEGAL location (4502.400  214.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[27]] to LEGAL location (4502.400  283.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[26]] to LEGAL location (4502.400  355.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[25]] to LEGAL location (4502.400  427.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[24]] to LEGAL location (4502.400  499.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[23]] to LEGAL location (4502.400  568.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[22]] to LEGAL location (4502.400  640.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[21]] to LEGAL location (4502.400  712.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[20]] to LEGAL location (4502.400  781.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[19]] to LEGAL location (4502.400  853.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[18]] to LEGAL location (4502.400  925.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[17]] to LEGAL location (4502.400  997.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[16]] to LEGAL location (4502.400 1066.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[15]] to LEGAL location (4502.400 1138.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[14]] to LEGAL location (4502.400 1210.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[13]] to LEGAL location (4502.400 1279.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[12]] to LEGAL location (4502.400 1351.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[11]] to LEGAL location (4502.400 1423.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[10]] to LEGAL location (4502.400 1495.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[9]] to LEGAL location (4502.400 1564.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[8]] to LEGAL location (4502.400 1636.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[7]] to LEGAL location (4502.400 1708.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[6]] to LEGAL location (4502.400 1777.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[5]] to LEGAL location (4502.400 1849.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[4]] to LEGAL location (4502.400 1921.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[3]] to LEGAL location (4502.400 1993.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[2]] to LEGAL location (4502.400 2062.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[1]] to LEGAL location (4502.400 2134.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_haddr[0]] to LEGAL location (4502.400 2206.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[31]] to LEGAL location ( 409.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[30]] to LEGAL location ( 404.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[29]] to LEGAL location ( 546.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[28]] to LEGAL location ( 682.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[27]] to LEGAL location ( 819.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[26]] to LEGAL location ( 954.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[25]] to LEGAL location (1090.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[24]] to LEGAL location (1227.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[23]] to LEGAL location (1364.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[22]] to LEGAL location (1501.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[21]] to LEGAL location (1638.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[20]] to LEGAL location (1774.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[19]] to LEGAL location (1909.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[18]] to LEGAL location (2046.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[17]] to LEGAL location (2182.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[16]] to LEGAL location (2319.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[15]] to LEGAL location (2456.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[14]] to LEGAL location (2593.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[13]] to LEGAL location (2727.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[12]] to LEGAL location (2864.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[11]] to LEGAL location (3001.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[10]] to LEGAL location (3138.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[9]] to LEGAL location (3274.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[8]] to LEGAL location (3411.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[7]] to LEGAL location (3548.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[6]] to LEGAL location (3682.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[5]] to LEGAL location (3819.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[4]] to LEGAL location (3956.400    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[3]] to LEGAL location (4093.200    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[2]] to LEGAL location (4230.000    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[1]] to LEGAL location (4366.800    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hrdata[0]] to LEGAL location (4502.400   16.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[31]] to LEGAL location ( 397.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[30]] to LEGAL location ( 529.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[29]] to LEGAL location ( 661.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[28]] to LEGAL location ( 795.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[27]] to LEGAL location ( 927.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[26]] to LEGAL location (1059.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[25]] to LEGAL location (1191.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[24]] to LEGAL location (1323.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[23]] to LEGAL location (1455.600 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[22]] to LEGAL location (1590.000 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[21]] to LEGAL location (1722.000 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[20]] to LEGAL location (1854.000 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[19]] to LEGAL location (1986.000 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[18]] to LEGAL location (2118.000 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[17]] to LEGAL location (2252.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[16]] to LEGAL location (2384.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[15]] to LEGAL location (2516.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[14]] to LEGAL location (2648.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[13]] to LEGAL location (2780.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[12]] to LEGAL location (2912.400 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[11]] to LEGAL location (3046.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[10]] to LEGAL location (3178.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[9]] to LEGAL location (3310.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[8]] to LEGAL location (3442.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[7]] to LEGAL location (3574.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[6]] to LEGAL location (3706.800 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[5]] to LEGAL location (3841.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[4]] to LEGAL location (3973.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[3]] to LEGAL location (4105.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[2]] to LEGAL location (4237.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[1]] to LEGAL location (4369.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hrdata[0]] to LEGAL location (4502.400 4465.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[31]] to LEGAL location (   0.000 2275.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[30]] to LEGAL location (   0.000 2347.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[29]] to LEGAL location (   0.000 2419.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[28]] to LEGAL location (   0.000 2491.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[27]] to LEGAL location (   0.000 2560.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[26]] to LEGAL location (   0.000 2632.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[25]] to LEGAL location (   0.000 2704.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[24]] to LEGAL location (   0.000 2773.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[23]] to LEGAL location (   0.000 2845.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[22]] to LEGAL location (   0.000 2917.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[21]] to LEGAL location (   0.000 2989.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[20]] to LEGAL location (   0.000 3058.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[19]] to LEGAL location (   0.000 3130.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[18]] to LEGAL location (   0.000 3202.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[17]] to LEGAL location (   0.000 3271.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[16]] to LEGAL location (   0.000 3343.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[15]] to LEGAL location (   0.000 3415.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[14]] to LEGAL location (   0.000 3487.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[13]] to LEGAL location (   0.000 3556.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[12]] to LEGAL location (   0.000 3628.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[11]] to LEGAL location (   0.000 3700.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[10]] to LEGAL location (   0.000 3769.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[9]] to LEGAL location (   0.000 3841.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[8]] to LEGAL location (   0.000 3913.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[7]] to LEGAL location (   0.000 3985.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[6]] to LEGAL location (   0.000 4054.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[5]] to LEGAL location (   0.000 4126.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[4]] to LEGAL location (   0.000 4198.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[3]] to LEGAL location (   0.000 4267.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[2]] to LEGAL location (   0.000 4339.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[1]] to LEGAL location (   0.000 4411.500 3 )
[04/27 18:58:29    479s] Moving Pin [m_hwdata[0]] to LEGAL location (   0.000 4465.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[31]] to LEGAL location (4502.400 2275.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[30]] to LEGAL location (4502.400 2347.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[29]] to LEGAL location (4502.400 2419.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[28]] to LEGAL location (4502.400 2491.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[27]] to LEGAL location (4502.400 2560.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[26]] to LEGAL location (4502.400 2632.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[25]] to LEGAL location (4502.400 2704.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[24]] to LEGAL location (4502.400 2773.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[23]] to LEGAL location (4502.400 2845.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[22]] to LEGAL location (4502.400 2917.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[21]] to LEGAL location (4502.400 2989.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[20]] to LEGAL location (4502.400 3058.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[19]] to LEGAL location (4502.400 3130.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[18]] to LEGAL location (4502.400 3202.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[17]] to LEGAL location (4502.400 3271.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[16]] to LEGAL location (4502.400 3343.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[15]] to LEGAL location (4502.400 3415.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[14]] to LEGAL location (4502.400 3487.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[13]] to LEGAL location (4502.400 3556.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[12]] to LEGAL location (4502.400 3628.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[11]] to LEGAL location (4502.400 3700.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[10]] to LEGAL location (4502.400 3769.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[9]] to LEGAL location (4502.400 3841.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[8]] to LEGAL location (4502.400 3913.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[7]] to LEGAL location (4502.400 3985.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[6]] to LEGAL location (4502.400 4054.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[5]] to LEGAL location (4502.400 4126.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[4]] to LEGAL location (4502.400 4198.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[3]] to LEGAL location (4502.400 4267.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[2]] to LEGAL location (4502.400 4339.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[1]] to LEGAL location (4502.400 4411.500 3 )
[04/27 18:58:29    479s] Moving Pin [s_hwdata[0]] to LEGAL location (4489.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hwrite] to LEGAL location ( 135.600    0.000 2 )
[04/27 18:58:29    479s] Moving Pin [s_hready] to LEGAL location ( 265.200 4482.000 2 )
[04/27 18:58:29    479s] Moving Pin [m_hready] to LEGAL location ( 272.400    0.000 2 )
[04/27 18:58:29    479s] Summary report for top level: [Top_Level] 
[04/27 18:58:29    479s] 	Total Pads                         : 0
[04/27 18:58:29    479s] 	Total Pins                         : 198
[04/27 18:58:29    479s] 	Legally Assigned Pins              : 198
[04/27 18:58:29    479s] 	Illegally Assigned Pins            : 0
[04/27 18:58:29    479s] 	Unplaced Pins                      : 0
[04/27 18:58:29    479s] 	Constant/Spl Net Pins              : 0
[04/27 18:58:29    479s] 	Internal Pins                      : 0
[04/27 18:58:29    479s] 	Legally Assigned Feedthrough Pins  : 0
[04/27 18:58:29    479s] 	Illegally Assigned Feedthrough Pins: 0
[04/27 18:58:29    479s] End of Summary report
[04/27 18:58:29    479s] 196 pin(s) of the Partition Top_Level were legalized.
[04/27 18:58:29    479s] End pin legalization for the partition [Top_Level].
[04/27 18:58:29    479s] 
[04/27 18:58:29    479s] #- End legalizePin (date=04/27 18:58:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.8M, current mem=1406.8M)
[04/27 18:58:29    479s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[04/27 18:58:29    479s] #- Begin addRing (date=04/27 18:58:29, mem=1406.8M)
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:58:29    479s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 18:58:29    479s] 
[04/27 18:58:30    479s] Ring generation is complete; vias are now being generated.
[04/27 18:58:30    479s] addRing created 8 wires.
[04/27 18:58:30    479s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[04/27 18:58:30    479s] +--------+----------------+----------------+
[04/27 18:58:30    479s] |  Layer |     Created    |     Deleted    |
[04/27 18:58:30    479s] +--------+----------------+----------------+
[04/27 18:58:30    479s] | metal1 |        4       |       NA       |
[04/27 18:58:30    479s] |   via  |        8       |        0       |
[04/27 18:58:30    479s] | metal2 |        4       |       NA       |
[04/27 18:58:30    479s] +--------+----------------+----------------+
[04/27 18:58:30    479s] #- End addRing (date=04/27 18:58:30, total cpu=0:00:00.3, real=0:00:01.0, peak res=1418.8M, current mem=1418.8M)
[04/27 18:58:30    479s] <CMD> setPlaceMode -congEffort medium
[04/27 18:58:30    479s] <CMD> placeDesign -inPlaceOpt
[04/27 18:58:30    479s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 18:58:30    480s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 18:58:30    480s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 14854 times net's RC data read were performed.
[04/27 18:58:30    480s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 18:58:30    480s] Type 'man IMPEXT-3493' for more detail.
[04/27 18:58:30    480s] *** Starting placeDesign concurrent flow ***
[04/27 18:58:30    480s] **INFO: Enable pre-place timing setting for timing analysis
[04/27 18:58:30    480s] Set Using Default Delay Limit as 101.
[04/27 18:58:30    480s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/27 18:58:30    480s] Set Default Net Delay as 0 ps.
[04/27 18:58:30    480s] Set Default Net Load as 0 pF. 
[04/27 18:58:30    480s] **INFO: Analyzing IO path groups for slack adjustment
[04/27 18:58:30    480s] Effort level <high> specified for reg2reg_tmp.14487 path_group
[04/27 18:58:30    480s] #################################################################################
[04/27 18:58:30    480s] # Design Stage: PreRoute
[04/27 18:58:30    480s] # Design Name: Top_Level
[04/27 18:58:30    480s] # Design Mode: 90nm
[04/27 18:58:30    480s] # Analysis Mode: MMMC OCV 
[04/27 18:58:30    480s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:58:30    480s] # Signoff Settings: SI On 
[04/27 18:58:30    480s] #################################################################################
[04/27 18:58:30    480s] Calculate early delays in OCV mode...
[04/27 18:58:30    480s] Calculate late delays in OCV mode...
[04/27 18:58:30    480s] Topological Sorting (CPU = 0:00:00.0, MEM = 1416.8M, InitMEM = 1416.8M)
[04/27 18:58:33    482s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:58:33    482s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 355. 
[04/27 18:58:33    482s] Total number of fetched objects 14855
[04/27 18:58:33    482s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 18:58:33    482s] End delay calculation. (MEM=1468.45 CPU=0:00:02.3 REAL=0:00:03.0)
[04/27 18:58:33    482s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1468.4M) ***
[04/27 18:58:33    483s] **INFO: Disable pre-place timing setting for timing analysis
[04/27 18:58:34    483s] Set Using Default Delay Limit as 1000.
[04/27 18:58:34    483s] Set Default Net Delay as 1000 ps.
[04/27 18:58:34    483s] Set Default Net Load as 0.5 pF. 
[04/27 18:58:34    483s] *** Start deleteBufferTree ***
[04/27 18:58:34    484s] Info: Detect buffers to remove automatically.
[04/27 18:58:34    484s] Analyzing netlist ...
[04/27 18:58:34    484s] Updating netlist
[04/27 18:58:34    484s] 
[04/27 18:58:34    484s] *summary: 535 instances (buffers/inverters) removed
[04/27 18:58:34    484s] *** Finish deleteBufferTree (0:00:00.7) ***
[04/27 18:58:34    484s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 18:58:34    484s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 18:58:34    484s] Deleted 66551 physical insts (cell - / prefix -).
[04/27 18:58:34    484s] *** Starting "NanoPlace(TM) placement v#1 (mem=1446.0M)" ...
[04/27 18:58:34    484s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 18:58:34    484s] #std cell=13976 (0 fixed + 13976 movable) #block=0 (0 floating + 0 preplaced)
[04/27 18:58:34    484s] #ioInst=0 #net=14333 #term=45209 #term/net=3.15, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=160
[04/27 18:58:34    484s] stdCell: 13976 single + 0 double + 0 multi
[04/27 18:58:34    484s] Total standard cell length = 221.7264 (mm), area = 6.6518 (mm^2)
[04/27 18:58:34    484s] Core basic site is core
[04/27 18:58:34    484s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:58:34    484s] Apply auto density screen in pre-place stage.
[04/27 18:58:34    484s] Auto density screen increases utilization from 0.345 to 0.346
[04/27 18:58:34    484s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.0M
[04/27 18:58:35    484s] Average module density = 0.346.
[04/27 18:58:35    484s] Density for the design = 0.346.
[04/27 18:58:35    484s]        = stdcell_area 92386 sites (6651792 um^2) / alloc_area 267274 sites (19243699 um^2).
[04/27 18:58:35    484s] Pin Density = 0.1688.
[04/27 18:58:35    484s]             = total # of pins 45209 / total area 267764.
[04/27 18:58:35    484s] Initial padding reaches pin density 0.405 for top
[04/27 18:58:35    484s] Initial padding increases density from 0.346 to 0.605 for top
[04/27 18:58:35    484s] === lastAutoLevel = 8 
[04/27 18:58:35    484s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 18:58:35    484s] Iteration  1: Total net bbox = 8.852e+05 (4.53e+05 4.32e+05)
[04/27 18:58:35    484s]               Est.  stn bbox = 9.430e+05 (4.81e+05 4.62e+05)
[04/27 18:58:35    484s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1446.0M
[04/27 18:58:35    484s] Iteration  2: Total net bbox = 8.852e+05 (4.53e+05 4.32e+05)
[04/27 18:58:35    484s]               Est.  stn bbox = 9.430e+05 (4.81e+05 4.62e+05)
[04/27 18:58:35    484s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.0M
[04/27 18:58:37    487s] Iteration  3: Total net bbox = 5.817e+05 (2.43e+05 3.39e+05)
[04/27 18:58:37    487s]               Est.  stn bbox = 7.430e+05 (3.24e+05 4.19e+05)
[04/27 18:58:37    487s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1462.1M
[04/27 18:58:42    491s] Iteration  4: Total net bbox = 1.948e+06 (8.76e+05 1.07e+06)
[04/27 18:58:42    491s]               Est.  stn bbox = 2.256e+06 (1.02e+06 1.24e+06)
[04/27 18:58:42    491s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1462.1M
[04/27 18:58:46    496s] Iteration  5: Total net bbox = 1.780e+06 (7.93e+05 9.87e+05)
[04/27 18:58:46    496s]               Est.  stn bbox = 2.101e+06 (9.30e+05 1.17e+06)
[04/27 18:58:46    496s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1462.1M
[04/27 18:58:52    502s] Iteration  6: Total net bbox = 1.846e+06 (8.51e+05 9.96e+05)
[04/27 18:58:52    502s]               Est.  stn bbox = 2.199e+06 (1.01e+06 1.19e+06)
[04/27 18:58:52    502s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1492.1M
[04/27 18:58:52    502s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:58:52    502s] Congestion driven padding in post-place stage.
[04/27 18:58:52    502s] Congestion driven padding increases utilization from 0.605 to 0.605
[04/27 18:58:52    502s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1476.1M
[04/27 18:58:54    504s] Iteration  7: Total net bbox = 1.889e+06 (8.87e+05 1.00e+06)
[04/27 18:58:54    504s]               Est.  stn bbox = 2.245e+06 (1.05e+06 1.20e+06)
[04/27 18:58:54    504s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1476.1M
[04/27 18:58:54    504s] Iteration  8: Total net bbox = 1.889e+06 (8.87e+05 1.00e+06)
[04/27 18:58:54    504s]               Est.  stn bbox = 2.245e+06 (1.05e+06 1.20e+06)
[04/27 18:58:54    504s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:00    510s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:59:00    510s] Congestion driven padding in post-place stage.
[04/27 18:59:00    510s] Congestion driven padding increases utilization from 0.605 to 0.605
[04/27 18:59:00    510s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:03    513s] Iteration  9: Total net bbox = 1.882e+06 (8.93e+05 9.89e+05)
[04/27 18:59:03    513s]               Est.  stn bbox = 2.260e+06 (1.06e+06 1.20e+06)
[04/27 18:59:03    513s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 1476.1M
[04/27 18:59:03    513s] Iteration 10: Total net bbox = 1.882e+06 (8.93e+05 9.89e+05)
[04/27 18:59:03    513s]               Est.  stn bbox = 2.260e+06 (1.06e+06 1.20e+06)
[04/27 18:59:03    513s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:09    519s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 18:59:09    519s] Congestion driven padding in post-place stage.
[04/27 18:59:09    519s] Congestion driven padding increases utilization from 0.605 to 0.751
[04/27 18:59:09    519s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:16    526s] Iteration 11: Total net bbox = 2.198e+06 (1.01e+06 1.18e+06)
[04/27 18:59:16    526s]               Est.  stn bbox = 2.639e+06 (1.20e+06 1.44e+06)
[04/27 18:59:16    526s]               cpu = 0:00:13.0 real = 0:00:13.0 mem = 1476.1M
[04/27 18:59:16    526s] Iteration 12: Total net bbox = 2.198e+06 (1.01e+06 1.18e+06)
[04/27 18:59:16    526s]               Est.  stn bbox = 2.639e+06 (1.20e+06 1.44e+06)
[04/27 18:59:16    526s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:33    543s] Iteration 13: Total net bbox = 2.414e+06 (1.11e+06 1.30e+06)
[04/27 18:59:33    543s]               Est.  stn bbox = 2.856e+06 (1.30e+06 1.56e+06)
[04/27 18:59:33    543s]               cpu = 0:00:16.7 real = 0:00:17.0 mem = 1476.1M
[04/27 18:59:33    543s] Iteration 14: Total net bbox = 2.414e+06 (1.11e+06 1.30e+06)
[04/27 18:59:33    543s]               Est.  stn bbox = 2.856e+06 (1.30e+06 1.56e+06)
[04/27 18:59:33    543s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1476.1M
[04/27 18:59:33    543s] *** cost = 2.414e+06 (1.11e+06 1.30e+06) (cpu for global=0:00:58.6) real=0:00:58.0***
[04/27 18:59:33    543s] Core Placement runtime cpu: 0:00:57.3 real: 0:00:58.0
[04/27 18:59:33    543s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 18:59:33    543s] Type 'man IMPSP-9025' for more detail.
[04/27 18:59:33    543s] #spOpts: mergeVia=F 
[04/27 18:59:33    543s] Core basic site is core
[04/27 18:59:33    543s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:59:33    543s] *** Starting refinePlace (0:09:03 mem=1476.1M) ***
[04/27 18:59:33    543s] Total net bbox length = 2.414e+06 (1.112e+06 1.302e+06) (ext = 7.784e+04)
[04/27 18:59:33    543s] Starting refinePlace ...
[04/27 18:59:33    543s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:59:33    543s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 18:59:33    543s] Density distribution unevenness ratio = 10.740%
[04/27 18:59:34    544s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 18:59:34    544s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1476.1MB) @(0:09:03 - 0:09:04).
[04/27 18:59:34    544s] Move report: preRPlace moves 13976 insts, mean move: 8.25 um, max move: 31.20 um
[04/27 18:59:34    544s] 	Max move on inst (EDC_DUT/E3/U552): (131.82, 2495.58) --> (115.20, 2481.00)
[04/27 18:59:34    544s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[04/27 18:59:34    544s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 18:59:34    544s] Placement tweakage begins.
[04/27 18:59:34    544s] wire length = 3.010e+06
[04/27 18:59:35    545s] wire length = 2.900e+06
[04/27 18:59:35    545s] Placement tweakage ends.
[04/27 18:59:35    545s] Move report: tweak moves 2090 insts, mean move: 36.95 um, max move: 285.60 um
[04/27 18:59:35    545s] 	Max move on inst (EDC_DUT/E9/U326): (1269.60, 3231.00) --> (1435.20, 3351.00)
[04/27 18:59:35    545s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:01.0, mem=1476.1MB) @(0:09:04 - 0:09:06).
[04/27 18:59:35    545s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 18:59:35    545s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1476.1MB) @(0:09:06 - 0:09:06).
[04/27 18:59:35    545s] Move report: Detail placement moves 13976 insts, mean move: 13.12 um, max move: 272.64 um
[04/27 18:59:35    545s] 	Max move on inst (EDC_DUT/E9/U178): (1370.03, 3357.62) --> (1224.00, 3231.00)
[04/27 18:59:35    545s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1476.1MB
[04/27 18:59:35    545s] Statistics of distance of Instance movement in refine placement:
[04/27 18:59:35    545s]   maximum (X+Y) =       272.64 um
[04/27 18:59:35    545s]   inst (EDC_DUT/E9/U178) with max move: (1370.03, 3357.62) -> (1224, 3231)
[04/27 18:59:35    545s]   mean    (X+Y) =        13.12 um
[04/27 18:59:35    545s] Total instances flipped for WireLenOpt: 770
[04/27 18:59:35    545s] Summary Report:
[04/27 18:59:35    545s] Instances move: 13976 (out of 13976 movable)
[04/27 18:59:35    545s] Instances flipped: 0
[04/27 18:59:35    545s] Mean displacement: 13.12 um
[04/27 18:59:35    545s] Max displacement: 272.64 um (Instance: EDC_DUT/E9/U178) (1370.03, 3357.62) -> (1224, 3231)
[04/27 18:59:35    545s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 18:59:35    545s] Total instances moved : 13976
[04/27 18:59:35    545s] Total net bbox length = 2.341e+06 (1.035e+06 1.306e+06) (ext = 7.641e+04)
[04/27 18:59:35    545s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1476.1MB
[04/27 18:59:35    545s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=1476.1MB) @(0:09:03 - 0:09:06).
[04/27 18:59:35    545s] *** Finished refinePlace (0:09:06 mem=1476.1M) ***
[04/27 18:59:35    545s] *** End of Placement (cpu=0:01:01, real=0:01:01, mem=1476.1M) ***
[04/27 18:59:35    545s] #spOpts: mergeVia=F 
[04/27 18:59:35    545s] Core basic site is core
[04/27 18:59:35    545s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:59:35    545s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 18:59:35    545s] Density distribution unevenness ratio = 10.684%
[04/27 18:59:35    545s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[04/27 18:59:35    545s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 18:59:35    545s] Core basic site is core
[04/27 18:59:35    545s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:59:35    545s] #spOpts: mergeVia=F 
[04/27 18:59:35    545s] GigaOpt running with 1 threads.
[04/27 18:59:35    545s] Info: 1 threads available for lower-level modules during optimization.
[04/27 18:59:35    545s] #spOpts: mergeVia=F 
[04/27 18:59:35    546s] Summary for sequential cells idenfication: 
[04/27 18:59:35    546s] Identified SBFF number: 3
[04/27 18:59:35    546s] Identified MBFF number: 0
[04/27 18:59:35    546s] Not identified SBFF number: 0
[04/27 18:59:35    546s] Not identified MBFF number: 0
[04/27 18:59:35    546s] Number of sequential cells which are not FFs: 1
[04/27 18:59:35    546s] 
[04/27 18:59:36    546s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 18:59:36    546s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 18:59:36    546s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 18:59:36    546s] 			Cell PADNC is dont_touch but not dont_use
[04/27 18:59:36    546s] 			Cell PADGND is dont_touch but not dont_use
[04/27 18:59:36    546s] 			Cell PADFC is dont_touch but not dont_use
[04/27 18:59:36    546s] 	...
[04/27 18:59:36    546s] 	Reporting only the 20 first cells found...
[04/27 18:59:36    546s] 
[04/27 18:59:36    546s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1412.0M, totSessionCpu=0:09:06 **
[04/27 18:59:36    546s] *** optDesign -preCTS ***
[04/27 18:59:36    546s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 18:59:36    546s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 18:59:36    546s] Hold Target Slack: user slack 0
[04/27 18:59:36    546s] Summary for sequential cells idenfication: 
[04/27 18:59:36    546s] Identified SBFF number: 3
[04/27 18:59:36    546s] Identified MBFF number: 0
[04/27 18:59:36    546s] Not identified SBFF number: 0
[04/27 18:59:36    546s] Not identified MBFF number: 0
[04/27 18:59:36    546s] Number of sequential cells which are not FFs: 1
[04/27 18:59:36    546s] 
[04/27 18:59:36    546s] Start to check current routing status for nets...
[04/27 18:59:36    546s] Using hname+ instead name for net compare
[04/27 18:59:36    546s] All nets will be re-routed.
[04/27 18:59:36    546s] End to check current routing status for nets (mem=1410.0M)
[04/27 18:59:36    546s] ### Creating LA Mngr. totSessionCpu=0:09:06 mem=1410.0M
[04/27 18:59:36    546s] ### Creating LA Mngr, finished. totSessionCpu=0:09:06 mem=1412.0M
[04/27 18:59:36    546s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 18:59:36    546s] [PSP] Started earlyGlobalRoute kernel
[04/27 18:59:36    546s] [PSP] Initial Peak syMemory usage = 1412.0 MB
[04/27 18:59:36    546s] (I)       Reading DB...
[04/27 18:59:36    546s] (I)       congestionReportName   : 
[04/27 18:59:36    546s] (I)       layerRangeFor2DCongestion : 
[04/27 18:59:36    546s] (I)       buildTerm2TermWires    : 1
[04/27 18:59:36    546s] (I)       doTrackAssignment      : 1
[04/27 18:59:36    546s] (I)       dumpBookshelfFiles     : 0
[04/27 18:59:36    546s] (I)       numThreads             : 1
[04/27 18:59:36    546s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 18:59:36    546s] (I)       honorPin               : false
[04/27 18:59:36    546s] (I)       honorPinGuide          : true
[04/27 18:59:36    546s] (I)       honorPartition         : false
[04/27 18:59:36    546s] (I)       allowPartitionCrossover: false
[04/27 18:59:36    546s] (I)       honorSingleEntry       : true
[04/27 18:59:36    546s] (I)       honorSingleEntryStrong : true
[04/27 18:59:36    546s] (I)       handleViaSpacingRule   : false
[04/27 18:59:36    546s] (I)       handleEolSpacingRule   : false
[04/27 18:59:36    546s] (I)       PDConstraint           : none
[04/27 18:59:36    546s] (I)       expBetterNDRHandling   : false
[04/27 18:59:36    546s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 18:59:36    546s] (I)       routingEffortLevel     : 3
[04/27 18:59:36    546s] (I)       effortLevel            : standard
[04/27 18:59:36    546s] [NR-eGR] minRouteLayer          : 2
[04/27 18:59:36    546s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 18:59:36    546s] (I)       numRowsPerGCell        : 1
[04/27 18:59:36    546s] (I)       speedUpLargeDesign     : 0
[04/27 18:59:36    546s] (I)       speedUpBlkViolationClean: 1
[04/27 18:59:36    546s] (I)       multiThreadingTA       : 1
[04/27 18:59:36    546s] (I)       blockedPinEscape       : 1
[04/27 18:59:36    546s] (I)       blkAwareLayerSwitching : 1
[04/27 18:59:36    546s] (I)       betterClockWireModeling: 1
[04/27 18:59:36    546s] (I)       congestionCleanMode    : 0
[04/27 18:59:36    546s] (I)       optimizationMode       : false
[04/27 18:59:36    546s] (I)       routeSecondPG          : false
[04/27 18:59:36    546s] (I)       punchThroughDistance   : 500.00
[04/27 18:59:36    546s] (I)       scenicBound            : 1.15
[04/27 18:59:36    546s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 18:59:36    546s] (I)       source-to-sink ratio   : 0.00
[04/27 18:59:36    546s] (I)       targetCongestionRatioH : 1.00
[04/27 18:59:36    546s] (I)       targetCongestionRatioV : 1.00
[04/27 18:59:36    546s] (I)       layerCongestionRatio   : 0.70
[04/27 18:59:36    546s] (I)       m1CongestionRatio      : 0.10
[04/27 18:59:36    546s] (I)       m2m3CongestionRatio    : 0.70
[04/27 18:59:36    546s] (I)       localRouteEffort       : 1.00
[04/27 18:59:36    546s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 18:59:36    546s] (I)       supplyScaleFactorH     : 1.00
[04/27 18:59:36    546s] (I)       supplyScaleFactorV     : 1.00
[04/27 18:59:36    546s] (I)       highlight3DOverflowFactor: 0.00
[04/27 18:59:36    546s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 18:59:36    546s] (I)       blockTrack             : 
[04/27 18:59:36    546s] (I)       routeVias              : 
[04/27 18:59:36    546s] (I)       readTROption           : true
[04/27 18:59:36    546s] (I)       extraSpacingFactor     : 1.00
[04/27 18:59:36    546s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 18:59:36    546s] (I)       routeSelectedNetsOnly  : false
[04/27 18:59:36    546s] (I)       before initializing RouteDB syMemory usage = 1415.0 MB
[04/27 18:59:36    546s] (I)       starting read tracks
[04/27 18:59:36    546s] (I)       build grid graph
[04/27 18:59:36    546s] (I)       build grid graph start
[04/27 18:59:36    546s] [NR-eGR] Layer1 has no routable track
[04/27 18:59:36    546s] [NR-eGR] Layer2 has single uniform track structure
[04/27 18:59:36    546s] [NR-eGR] Layer3 has single uniform track structure
[04/27 18:59:36    546s] (I)       build grid graph end
[04/27 18:59:36    546s] (I)       numViaLayers=2
[04/27 18:59:36    546s] (I)       Reading via M2_M1 for layer: 0 
[04/27 18:59:36    546s] (I)       Reading via M3_M2 for layer: 1 
[04/27 18:59:36    546s] (I)       end build via table
[04/27 18:59:36    546s] [NR-eGR] numRoutingBlks=0 numInstBlks=3373 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 18:59:36    546s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 18:59:36    546s] (I)       readDataFromPlaceDB
[04/27 18:59:36    546s] (I)       Read net information..
[04/27 18:59:36    546s] [NR-eGR] Read numTotalNets=14333  numIgnoredNets=0
[04/27 18:59:36    546s] (I)       Read testcase time = 0.010 seconds
[04/27 18:59:36    546s] 
[04/27 18:59:36    546s] (I)       build grid graph start
[04/27 18:59:36    546s] (I)       build grid graph end
[04/27 18:59:36    546s] (I)       Model blockage into capacity
[04/27 18:59:36    546s] (I)       Read numBlocks=31459  numPreroutedWires=0  numCapScreens=0
[04/27 18:59:36    546s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 18:59:36    546s] (I)       blocked area on Layer2 : 6213690630000  (30.79%)
[04/27 18:59:36    546s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 18:59:36    546s] (I)       Modeling time = 0.010 seconds
[04/27 18:59:36    546s] 
[04/27 18:59:36    546s] (I)       totalPins=45210  totalGlobalPin=43766 (96.81%)
[04/27 18:59:36    546s] (I)       Number of ignored nets = 0
[04/27 18:59:36    546s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 18:59:36    546s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 18:59:36    546s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 18:59:36    546s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 18:59:36    546s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 18:59:36    546s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1417.3 MB
[04/27 18:59:36    546s] (I)       Layer1  viaCost=200.00
[04/27 18:59:36    546s] (I)       Layer2  viaCost=100.00
[04/27 18:59:36    546s] (I)       ---------------------Grid Graph Info--------------------
[04/27 18:59:36    546s] (I)       routing area        :  (0, 0) - (4502400, 4482000)
[04/27 18:59:36    546s] (I)       core area           :  (50400, 51000) - (4452000, 4431000)
[04/27 18:59:36    546s] (I)       Site Width          :  2400  (dbu)
[04/27 18:59:36    546s] (I)       Row Height          : 30000  (dbu)
[04/27 18:59:36    546s] (I)       GCell Width         : 30000  (dbu)
[04/27 18:59:36    546s] (I)       GCell Height        : 30000  (dbu)
[04/27 18:59:36    546s] (I)       grid                :   150   149     3
[04/27 18:59:36    546s] (I)       vertical capacity   :     0 30000     0
[04/27 18:59:36    546s] (I)       horizontal capacity :     0     0 30000
[04/27 18:59:36    546s] (I)       Default wire width  :   900   900  1500
[04/27 18:59:36    546s] (I)       Default wire space  :   900   900   900
[04/27 18:59:36    546s] (I)       Default pitch size  :  1800  2400  3000
[04/27 18:59:36    546s] (I)       First Track Coord   :     0  1200  1500
[04/27 18:59:36    546s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 18:59:36    546s] (I)       Total num of tracks :     0  1876  1494
[04/27 18:59:36    546s] (I)       Num of masks        :     1     1     1
[04/27 18:59:36    546s] (I)       Num of trim masks   :     0     0     0
[04/27 18:59:36    546s] (I)       --------------------------------------------------------
[04/27 18:59:36    546s] 
[04/27 18:59:36    546s] [NR-eGR] ============ Routing rule table ============
[04/27 18:59:36    546s] [NR-eGR] Rule id 0. Nets 14333 
[04/27 18:59:36    546s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 18:59:36    546s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 18:59:36    546s] [NR-eGR] ========================================
[04/27 18:59:36    546s] [NR-eGR] 
[04/27 18:59:36    546s] (I)       After initializing earlyGlobalRoute syMemory usage = 1417.3 MB
[04/27 18:59:36    546s] (I)       Loading and dumping file time : 0.11 seconds
[04/27 18:59:36    546s] (I)       ============= Initialization =============
[04/27 18:59:36    546s] (I)       total 2D Cap : 455766 = (224100 H, 231666 V)
[04/27 18:59:36    546s] [NR-eGR] Layer group 1: route 14333 net(s) in layer range [2, 3]
[04/27 18:59:36    546s] (I)       ============  Phase 1a Route ============
[04/27 18:59:36    546s] (I)       Phase 1a runs 0.03 seconds
[04/27 18:59:36    546s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=8
[04/27 18:59:36    546s] (I)       Usage: 93826 = (42979 H, 50847 V) = (19.18% H, 21.95% V) = (1.289e+06um H, 1.525e+06um V)
[04/27 18:59:36    546s] (I)       
[04/27 18:59:36    546s] (I)       ============  Phase 1b Route ============
[04/27 18:59:36    546s] (I)       Phase 1b runs 0.01 seconds
[04/27 18:59:36    546s] (I)       Usage: 93848 = (42996 H, 50852 V) = (19.19% H, 21.95% V) = (1.290e+06um H, 1.526e+06um V)
[04/27 18:59:36    546s] (I)       
[04/27 18:59:36    546s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.48% V. EstWL: 2.815440e+06um
[04/27 18:59:36    546s] (I)       ============  Phase 1c Route ============
[04/27 18:59:36    546s] (I)       Level2 Grid: 30 x 30
[04/27 18:59:36    546s] (I)       Phase 1c runs 0.01 seconds
[04/27 18:59:36    546s] (I)       Usage: 93852 = (42999 H, 50853 V) = (19.19% H, 21.95% V) = (1.290e+06um H, 1.526e+06um V)
[04/27 18:59:36    546s] (I)       
[04/27 18:59:36    546s] (I)       ============  Phase 1d Route ============
[04/27 18:59:36    546s] (I)       Phase 1d runs 0.00 seconds
[04/27 18:59:36    546s] (I)       Usage: 93856 = (43003 H, 50853 V) = (19.19% H, 21.95% V) = (1.290e+06um H, 1.526e+06um V)
[04/27 18:59:36    546s] (I)       
[04/27 18:59:36    546s] (I)       ============  Phase 1e Route ============
[04/27 18:59:36    546s] (I)       Phase 1e runs 0.01 seconds
[04/27 18:59:36    546s] (I)       Usage: 93856 = (43003 H, 50853 V) = (19.19% H, 21.95% V) = (1.290e+06um H, 1.526e+06um V)
[04/27 18:59:36    546s] (I)       
[04/27 18:59:36    546s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.43% V. EstWL: 2.815680e+06um
[04/27 18:59:36    546s] [NR-eGR] 
[04/27 18:59:36    546s] (I)       ============  Phase 1l Route ============
[04/27 18:59:36    546s] (I)       Phase 1l runs 0.03 seconds
[04/27 18:59:36    546s] (I)       Total Global Routing Runtime: 0.15 seconds
[04/27 18:59:36    546s] (I)       total 2D Cap : 460326 = (224100 H, 236226 V)
[04/27 18:59:36    546s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.44% V
[04/27 18:59:36    546s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.50% V
[04/27 18:59:36    546s] (I)       ============= track Assignment ============
[04/27 18:59:36    546s] (I)       extract Global 3D Wires
[04/27 18:59:36    546s] (I)       Extract Global WL : time=0.01
[04/27 18:59:36    546s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 18:59:36    546s] (I)       Initialization real time=0.00 seconds
[04/27 18:59:36    546s] (I)       Kernel real time=0.25 seconds
[04/27 18:59:36    546s] (I)       End Greedy Track Assignment
[04/27 18:59:37    547s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 45050
[04/27 18:59:37    547s] [NR-eGR] Layer2(metal2)(V) length: 1.589496e+06um, number of vias: 72201
[04/27 18:59:37    547s] [NR-eGR] Layer3(metal3)(H) length: 1.373357e+06um, number of vias: 0
[04/27 18:59:37    547s] [NR-eGR] Total length: 2.962853e+06um, number of vias: 117251
[04/27 18:59:37    547s] [NR-eGR] End Peak syMemory usage = 1404.3 MB
[04/27 18:59:37    547s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.66 seconds
[04/27 18:59:37    547s] ### Creating LA Mngr. totSessionCpu=0:09:07 mem=1402.0M
[04/27 18:59:37    547s] Updating RC grid for preRoute extraction ...
[04/27 18:59:37    547s] Initializing multi-corner capacitance tables ... 
[04/27 18:59:37    547s] Initializing multi-corner resistance tables ...
[04/27 18:59:37    547s] ### Creating LA Mngr, finished. totSessionCpu=0:09:07 mem=1408.0M
[04/27 18:59:37    547s] Extraction called for design 'Top_Level' of instances=13976 and nets=15080 using extraction engine 'preRoute' .
[04/27 18:59:37    547s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 18:59:37    547s] Type 'man IMPEXT-3530' for more detail.
[04/27 18:59:37    547s] PreRoute RC Extraction called for design Top_Level.
[04/27 18:59:37    547s] RC Extraction called in multi-corner(1) mode.
[04/27 18:59:37    547s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 18:59:37    547s]       RC Corner Indexes            0   
[04/27 18:59:37    547s] Capacitance Scaling Factor   : 1.00000 
[04/27 18:59:37    547s] Resistance Scaling Factor    : 1.00000 
[04/27 18:59:37    547s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 18:59:37    547s] Clock Res. Scaling Factor    : 1.00000 
[04/27 18:59:37    547s] Shrink Factor                : 1.00000
[04/27 18:59:37    547s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 18:59:37    547s] RC extraction is honoring NDR for assume metal fill.
[04/27 18:59:37    547s] Using capacitance table file ...
[04/27 18:59:37    547s] Updating RC grid for preRoute extraction ...
[04/27 18:59:37    547s] Initializing multi-corner capacitance tables ... 
[04/27 18:59:37    547s] Initializing multi-corner resistance tables ...
[04/27 18:59:37    547s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1407.973M)
[04/27 18:59:37    547s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/27 18:59:37    547s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:59:37    547s] ### Creating PhyDesignMc. totSessionCpu=0:09:07 mem=1408.0M
[04/27 18:59:37    547s] #spOpts: mergeVia=F 
[04/27 18:59:37    547s] Core basic site is core
[04/27 18:59:37    547s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 18:59:37    547s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:07 mem=1408.0M
[04/27 18:59:37    547s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:59:37    547s] ### Creating PhyDesignMc. totSessionCpu=0:09:07 mem=1402.0M
[04/27 18:59:37    547s] #spOpts: mergeVia=F 
[04/27 18:59:37    547s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:07 mem=1402.0M
[04/27 18:59:37    547s] *** Starting optimizing excluded clock nets MEM= 1402.0M) ***
[04/27 18:59:38    548s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.8  MEM= 1405.5M) ***
[04/27 18:59:38    548s] #################################################################################
[04/27 18:59:38    548s] # Design Stage: PreRoute
[04/27 18:59:38    548s] # Design Name: Top_Level
[04/27 18:59:38    548s] # Design Mode: 90nm
[04/27 18:59:38    548s] # Analysis Mode: MMMC OCV 
[04/27 18:59:38    548s] # Parasitics Mode: No SPEF/RCDB
[04/27 18:59:38    548s] # Signoff Settings: SI Off 
[04/27 18:59:38    548s] #################################################################################
[04/27 18:59:38    548s] AAE_INFO: 1 threads acquired from CTE.
[04/27 18:59:38    548s] Calculate early delays in OCV mode...
[04/27 18:59:38    548s] Calculate late delays in OCV mode...
[04/27 18:59:38    548s] Topological Sorting (CPU = 0:00:00.0, MEM = 1405.6M, InitMEM = 1403.5M)
[04/27 18:59:49    559s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 18:59:49    559s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 201. 
[04/27 18:59:49    559s] Total number of fetched objects 14333
[04/27 18:59:49    559s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 18:59:49    559s] End delay calculation. (MEM=1455.11 CPU=0:00:11.0 REAL=0:00:11.0)
[04/27 18:59:49    559s] *** CDM Built up (cpu=0:00:11.3  real=0:00:11.0  mem= 1455.1M) ***
[04/27 18:59:50    560s] The useful skew maximum allowed delay is: 0.3
[04/27 18:59:50    560s] Begin: GigaOpt high fanout net optimization
[04/27 18:59:50    560s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:59:50    560s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:59:50    560s] ### Creating PhyDesignMc. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:50    560s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:50    560s] ### Creating LA Mngr. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:50    560s] ### Creating LA Mngr, finished. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:50    560s] ### Creating LA Mngr. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:50    560s] ### Creating LA Mngr, finished. totSessionCpu=0:09:21 mem=1471.1M
[04/27 18:59:51    561s] +----------+---------+--------+---------+------------+--------+
[04/27 18:59:51    561s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/27 18:59:51    561s] +----------+---------+--------+---------+------------+--------+
[04/27 18:59:51    561s] |    34.50%|        -| -26.154|-4533.766|   0:00:00.0| 1585.6M|
[04/27 18:59:51    561s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/27 18:59:54    564s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 18:59:54    564s] |    34.75%|      144| -26.154|-4973.227|   0:00:03.0| 1585.6M|
[04/27 18:59:54    564s] +----------+---------+--------+---------+------------+--------+
[04/27 18:59:54    564s] 
[04/27 18:59:54    564s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1585.6M) ***
[04/27 18:59:54    564s] End: GigaOpt high fanout net optimization
[04/27 18:59:54    564s] Begin: GigaOpt DRV Optimization
[04/27 18:59:54    564s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 18:59:54    564s] Info: 1 clock net  excluded from IPO operation.
[04/27 18:59:54    564s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 18:59:54    564s] ### Creating PhyDesignMc. totSessionCpu=0:09:25 mem=1580.5M
[04/27 18:59:54    564s] #spOpts: mergeVia=F 
[04/27 18:59:54    564s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:25 mem=1580.5M
[04/27 18:59:54    564s] ### Creating LA Mngr. totSessionCpu=0:09:25 mem=1580.5M
[04/27 18:59:54    564s] ### Creating LA Mngr, finished. totSessionCpu=0:09:25 mem=1580.5M
[04/27 18:59:54    564s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:59:54    564s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 18:59:54    564s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:59:54    564s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 18:59:54    564s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 18:59:55    565s] Info: violation cost 319.777405 (cap = 318.777405, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/27 18:59:55    565s] |     0   |     0   |   338   |    338  |     0   |     0   |     0   |     0   | -26.15 |          0|          0|          0|  34.75  |            |           |
[04/27 19:00:00    570s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:00:00    570s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.57 |        344|          9|         12|  35.18  |   0:00:05.0|    1614.9M|
[04/27 19:00:00    570s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:00:00    570s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.57 |          0|          0|          0|  35.18  |   0:00:00.0|    1614.9M|
[04/27 19:00:00    570s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:00:00    570s] 
[04/27 19:00:00    570s] *** Finish DRV Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=1614.9M) ***
[04/27 19:00:00    570s] 
[04/27 19:00:00    570s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[04/27 19:00:00    570s] End: GigaOpt DRV Optimization
[04/27 19:00:00    570s] **optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1455.9M, totSessionCpu=0:09:30 **
[04/27 19:00:00    570s] Begin: GigaOpt Global Optimization
[04/27 19:00:00    570s] *info: use new DP (enabled)
[04/27 19:00:00    570s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 19:00:00    570s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:00:00    570s] PhyDesignGrid: maxLocalDensity 1.20
[04/27 19:00:00    570s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=1455.9M
[04/27 19:00:00    570s] #spOpts: mergeVia=F 
[04/27 19:00:00    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=1455.9M
[04/27 19:00:00    570s] ### Creating LA Mngr. totSessionCpu=0:09:31 mem=1461.9M
[04/27 19:00:00    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:31 mem=1461.9M
[04/27 19:00:01    571s] *info: 1 clock net excluded
[04/27 19:00:01    571s] *info: 2 special nets excluded.
[04/27 19:00:01    571s] *info: 718 no-driver nets excluded.
[04/27 19:00:02    572s] ** GigaOpt Global Opt WNS Slack -3.574  TNS Slack -887.581 
[04/27 19:00:02    572s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:02    572s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:00:02    572s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:02    572s] |  -3.574|-887.581|    35.18%|   0:00:00.0| 1611.4M|     osu05|  default| AHB_DUT/I/raddr_ready_ff_reg/D           |
[04/27 19:00:07    578s] |  -2.580|-465.904|    35.39%|   0:00:05.0| 1670.4M|     osu05|  default| AHB_DUT/II/boundary_4_reg[5]/R           |
[04/27 19:00:10    580s] |  -1.398|-199.988|    35.43%|   0:00:03.0| 1670.4M|     osu05|  default| EDC_DUT/E6/temp_sum_reg[7]/R             |
[04/27 19:00:10    580s] |  -1.398|-199.988|    35.43%|   0:00:00.0| 1670.4M|     osu05|  default| EDC_DUT/E6/temp_sum_reg[7]/R             |
[04/27 19:00:11    581s] |  -1.095|-149.333|    35.43%|   0:00:01.0| 1670.4M|     osu05|  default| EDC_DUT/E6/temp_sum_reg[7]/R             |
[04/27 19:00:15    585s] |  -0.954| -64.961|    35.47%|   0:00:04.0| 1670.4M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:16    586s] |  -0.954| -30.840|    35.48%|   0:00:01.0| 1670.4M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:16    587s] |  -0.954| -30.840|    35.48%|   0:00:00.0| 1670.4M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:17    587s] |  -0.954| -30.150|    35.48%|   0:00:01.0| 1670.4M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:18    588s] |  -0.954| -29.964|    35.49%|   0:00:01.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:18    589s] |  -0.954| -29.962|    35.49%|   0:00:00.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:18    589s] |  -0.954| -29.962|    35.49%|   0:00:00.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:19    589s] |  -0.954| -29.868|    35.49%|   0:00:01.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:20    590s] |  -0.954| -29.628|    35.50%|   0:00:01.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:20    590s] |  -0.954| -29.628|    35.50%|   0:00:00.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:20    590s] |  -0.954| -29.628|    35.50%|   0:00:00.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:20    590s] |  -0.954| -29.599|    35.50%|   0:00:00.0| 1613.2M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:00:20    590s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:20    590s] 
[04/27 19:00:20    590s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.0 real=0:00:18.0 mem=1613.2M) ***
[04/27 19:00:20    590s] 
[04/27 19:00:20    590s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.0 real=0:00:18.0 mem=1613.2M) ***
[04/27 19:00:20    590s] ** GigaOpt Global Opt End WNS Slack -0.954  TNS Slack -29.599 
[04/27 19:00:20    590s] Global Opt: restore maxLocalDensity to 3.0
[04/27 19:00:20    590s] End: GigaOpt Global Optimization
[04/27 19:00:20    590s] 
[04/27 19:00:20    590s] Active setup views:
[04/27 19:00:20    590s]  osu05
[04/27 19:00:20    590s]   Dominating endpoints: 0
[04/27 19:00:20    590s]   Dominating TNS: -0.000
[04/27 19:00:20    590s] 
[04/27 19:00:20    591s] *** Timing NOT met, worst failing slack is -0.954
[04/27 19:00:20    591s] *** Check timing (0:00:00.0)
[04/27 19:00:20    591s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:00:20    591s] ### Creating LA Mngr. totSessionCpu=0:09:51 mem=1455.6M
[04/27 19:00:20    591s] ### Creating LA Mngr, finished. totSessionCpu=0:09:51 mem=1455.6M
[04/27 19:00:20    591s] Begin: Area Reclaim Optimization
[04/27 19:00:21    591s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:00:21    591s] ### Creating PhyDesignMc. totSessionCpu=0:09:51 mem=1612.4M
[04/27 19:00:21    591s] #spOpts: mergeVia=F 
[04/27 19:00:21    591s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:51 mem=1612.4M
[04/27 19:00:21    591s] ### Creating LA Mngr. totSessionCpu=0:09:51 mem=1612.4M
[04/27 19:00:21    591s] ### Creating LA Mngr, finished. totSessionCpu=0:09:51 mem=1612.4M
[04/27 19:00:21    591s] Reclaim Optimization WNS Slack -0.954  TNS Slack -29.599 Density 35.50
[04/27 19:00:21    591s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:21    591s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:00:21    591s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:21    591s] |    35.50%|        -|  -0.954| -29.599|   0:00:00.0| 1612.4M|
[04/27 19:00:22    593s] |    35.50%|        4|  -0.954| -29.599|   0:00:01.0| 1612.4M|
[04/27 19:00:22    593s] |    35.50%|        0|  -0.954| -29.599|   0:00:00.0| 1612.4M|
[04/27 19:00:25    595s] |    35.41%|       75|  -0.954| -29.582|   0:00:03.0| 1612.4M|
[04/27 19:00:31    601s] |    35.30%|      155|  -0.954| -29.592|   0:00:06.0| 1612.4M|
[04/27 19:00:31    601s] |    35.30%|        1|  -0.954| -29.592|   0:00:00.0| 1612.4M|
[04/27 19:00:31    601s] |    35.30%|        0|  -0.954| -29.592|   0:00:00.0| 1612.4M|
[04/27 19:00:31    601s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:31    601s] Reclaim Optimization End WNS Slack -0.954  TNS Slack -29.592 Density 35.30
[04/27 19:00:31    601s] 
[04/27 19:00:31    601s] ** Summary: Restruct = 4 Buffer Deletion = 45 Declone = 36 Resize = 155 **
[04/27 19:00:31    601s] --------------------------------------------------------------
[04/27 19:00:31    601s] |                                   | Total     | Sequential |
[04/27 19:00:31    601s] --------------------------------------------------------------
[04/27 19:00:31    601s] | Num insts resized                 |     155  |       0    |
[04/27 19:00:31    601s] | Num insts undone                  |       1  |       0    |
[04/27 19:00:31    601s] | Num insts Downsized               |     155  |       0    |
[04/27 19:00:31    601s] | Num insts Samesized               |       0  |       0    |
[04/27 19:00:31    601s] | Num insts Upsized                 |       0  |       0    |
[04/27 19:00:31    601s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 19:00:31    601s] --------------------------------------------------------------
[04/27 19:00:31    601s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
[04/27 19:00:31    602s] Executing incremental physical updates
[04/27 19:00:31    602s] Executing incremental physical updates
[04/27 19:00:31    602s] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1457.63M, totSessionCpu=0:10:02).
[04/27 19:00:32    602s] **INFO: Flow update: Design is easy to close.
[04/27 19:00:32    602s] *** Timing NOT met, worst failing slack is -0.954
[04/27 19:00:32    602s] *** Check timing (0:00:00.0)
[04/27 19:00:32    602s] Begin: GigaOpt Optimization in WNS mode
[04/27 19:00:32    602s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:00:32    602s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:00:32    602s] ### Creating PhyDesignMc. totSessionCpu=0:10:03 mem=1463.6M
[04/27 19:00:32    602s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:03 mem=1463.6M
[04/27 19:00:32    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=1463.6M
[04/27 19:00:32    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=1463.6M
[04/27 19:00:33    603s] *info: 1 clock net excluded
[04/27 19:00:33    603s] *info: 2 special nets excluded.
[04/27 19:00:33    603s] *info: 719 no-driver nets excluded.
[04/27 19:00:33    603s] Effort level <high> specified for reg2reg path_group
[04/27 19:00:34    604s] ** GigaOpt Optimizer WNS Slack -0.954 TNS Slack -29.592 Density 35.30
[04/27 19:00:34    604s] Optimizer WNS Pass 0
[04/27 19:00:34    604s] Active Path Group: reg2reg  
[04/27 19:00:34    604s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:34    604s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:00:34    604s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:34    604s] |  -0.954|   -0.954| -29.592|  -29.592|    35.30%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:34    604s] |  -0.729|   -0.729| -28.801|  -28.801|    35.30%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:34    604s] |  -0.723|   -0.723| -28.771|  -28.771|    35.30%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:34    605s] |  -0.680|   -0.680| -28.353|  -28.353|    35.31%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:34    605s] |  -0.635|   -0.635| -28.304|  -28.304|    35.31%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:35    605s] |  -0.516|   -0.516| -27.654|  -27.654|    35.31%|   0:00:01.0| 1615.2M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[2]/D             |
[04/27 19:00:35    605s] |  -0.469|   -0.469| -27.155|  -27.155|    35.32%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[2]/D             |
[04/27 19:00:35    605s] |  -0.461|   -0.461| -27.089|  -27.089|    35.32%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[2]/D             |
[04/27 19:00:35    606s] |  -0.426|   -0.426| -26.643|  -26.643|    35.32%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| EDC_DUT/E8/temp_sum_reg[4]/D             |
[04/27 19:00:35    606s] |  -0.378|   -0.378| -24.596|  -24.596|    35.33%|   0:00:00.0| 1615.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:36    606s] |  -0.348|   -0.348| -24.454|  -24.454|    35.33%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:37    607s] |  -0.311|   -0.311| -24.409|  -24.409|    35.34%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:00:37    607s] |  -0.254|   -0.254| -19.362|  -19.362|    35.35%|   0:00:00.0| 1634.3M|     osu05|  reg2reg| B2_DUT/o_empty_reg/D                     |
[04/27 19:00:37    607s] |  -0.221|   -0.221| -19.101|  -19.101|    35.36%|   0:00:00.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/curr_write_state_reg[3]/D    |
[04/27 19:00:38    608s] |  -0.181|   -0.181| -12.826|  -12.826|    35.38%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:38    609s] |  -0.145|   -0.145| -11.250|  -11.250|    35.39%|   0:00:00.0| 1634.3M|     osu05|  reg2reg| B2_DUT/o_empty_reg/D                     |
[04/27 19:00:39    609s] |  -0.128|   -0.128|  -6.940|   -6.940|    35.43%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:40    611s] |  -0.099|   -0.099|  -5.610|   -5.610|    35.45%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[30]/D            |
[04/27 19:00:42    613s] |  -0.066|   -0.066|  -2.612|   -2.612|    35.48%|   0:00:02.0| 1634.3M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:44    614s] |  -0.100|   -0.100|  -0.528|   -0.528|    35.51%|   0:00:02.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[23]/D            |
[04/27 19:00:44    614s] |  -0.051|   -0.051|  -0.428|   -0.428|    35.52%|   0:00:00.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[30]/D            |
[04/27 19:00:45    615s] |  -0.017|   -0.017|  -0.113|   -0.113|    35.52%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| EDC_DUT/E8/temp_sum_reg[4]/D             |
[04/27 19:00:46    617s] |   0.016|    0.016|   0.000|    0.000|    35.56%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| EDC_DUT/E3/Gy_reg[10]/D                  |
[04/27 19:00:48    618s] |   0.034|    0.034|   0.000|    0.000|    35.63%|   0:00:02.0| 1634.3M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:00:50    620s] |   0.059|    0.052|   0.000|    0.000|    35.65%|   0:00:02.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[30]/D            |
[04/27 19:00:51    621s] |   0.083|    0.052|   0.000|    0.000|    35.68%|   0:00:01.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[29]/D            |
[04/27 19:00:51    621s] |   0.083|    0.052|   0.000|    0.000|    35.68%|   0:00:00.0| 1634.3M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[29]/D            |
[04/27 19:00:51    621s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:51    621s] 
[04/27 19:00:51    621s] *** Finish Core Optimize Step (cpu=0:00:16.8 real=0:00:17.0 mem=1634.3M) ***
[04/27 19:00:51    621s] Active Path Group: default 
[04/27 19:00:51    621s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:51    621s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:00:51    621s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:51    621s] |   0.052|    0.052|   0.000|    0.000|    35.68%|   0:00:00.0| 1634.3M|     osu05|  default| AHB_DUT/I/haddr_reg[6]/R                 |
[04/27 19:00:51    621s] |   0.093|    0.083|   0.000|    0.000|    35.69%|   0:00:00.0| 1634.3M|     osu05|  default| AHB_DUT/III/curr_read_state_reg[3]/R     |
[04/27 19:00:51    621s] |   0.093|    0.083|   0.000|    0.000|    35.69%|   0:00:00.0| 1634.3M|     osu05|  default| AHB_DUT/III/curr_read_state_reg[3]/R     |
[04/27 19:00:51    621s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:00:51    621s] 
[04/27 19:00:51    621s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1634.3M) ***
[04/27 19:00:51    621s] 
[04/27 19:00:51    621s] *** Finished Optimize Step Cumulative (cpu=0:00:17.3 real=0:00:17.0 mem=1634.3M) ***
[04/27 19:00:51    621s] ** GigaOpt Optimizer WNS Slack 0.083 TNS Slack 0.000 Density 35.69
[04/27 19:00:51    622s] ** GigaOpt Optimizer WNS Slack 0.083 TNS Slack 0.000 Density 35.69
[04/27 19:00:51    622s] 
[04/27 19:00:51    622s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.3 real=0:00:18.0 mem=1634.3M) ***
[04/27 19:00:51    622s] 
[04/27 19:00:51    622s] End: GigaOpt Optimization in WNS mode
[04/27 19:00:51    622s] *** Timing NOT met, worst failing slack is 0.083
[04/27 19:00:51    622s] *** Check timing (0:00:00.0)
[04/27 19:00:52    622s] **INFO: Flow update: Design timing is met.
[04/27 19:00:52    622s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:00:52    622s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=1455.6M
[04/27 19:00:52    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=1455.6M
[04/27 19:00:52    622s] Begin: Area Reclaim Optimization
[04/27 19:00:52    622s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:00:52    622s] ### Creating PhyDesignMc. totSessionCpu=0:10:23 mem=1614.4M
[04/27 19:00:52    622s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:23 mem=1614.4M
[04/27 19:00:52    622s] ### Creating LA Mngr. totSessionCpu=0:10:23 mem=1614.4M
[04/27 19:00:52    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:23 mem=1614.4M
[04/27 19:00:52    622s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 35.69
[04/27 19:00:52    622s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:52    622s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:00:52    622s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:52    622s] |    35.69%|        -|   0.000|   0.000|   0:00:00.0| 1614.4M|
[04/27 19:00:55    625s] |    35.46%|      179|  -0.012|  -0.018|   0:00:03.0| 1614.4M|
[04/27 19:00:56    626s] |    35.45%|       44|  -0.012|  -0.018|   0:00:01.0| 1614.4M|
[04/27 19:00:56    626s] |    35.45%|        0|  -0.012|  -0.018|   0:00:00.0| 1614.4M|
[04/27 19:00:56    626s] +----------+---------+--------+--------+------------+--------+
[04/27 19:00:56    626s] Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.018 Density 35.45
[04/27 19:00:56    626s] 
[04/27 19:00:56    626s] ** Summary: Restruct = 0 Buffer Deletion = 173 Declone = 21 Resize = 41 **
[04/27 19:00:56    626s] --------------------------------------------------------------
[04/27 19:00:56    626s] |                                   | Total     | Sequential |
[04/27 19:00:56    626s] --------------------------------------------------------------
[04/27 19:00:56    626s] | Num insts resized                 |      41  |       0    |
[04/27 19:00:56    626s] | Num insts undone                  |       3  |       0    |
[04/27 19:00:56    626s] | Num insts Downsized               |      41  |       0    |
[04/27 19:00:56    626s] | Num insts Samesized               |       0  |       0    |
[04/27 19:00:56    626s] | Num insts Upsized                 |       0  |       0    |
[04/27 19:00:56    626s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 19:00:56    626s] --------------------------------------------------------------
[04/27 19:00:56    626s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:04.0) **
[04/27 19:00:56    626s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1459.63M, totSessionCpu=0:10:27).
[04/27 19:00:56    627s] *** Steiner Routed Nets: 11.225%; Threshold: 100; Threshold for Hold: 100
[04/27 19:00:56    627s] ### Creating LA Mngr. totSessionCpu=0:10:27 mem=1459.6M
[04/27 19:00:56    627s] ### Creating LA Mngr, finished. totSessionCpu=0:10:27 mem=1459.6M
[04/27 19:00:56    627s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:00:56    627s] [NR-eGR] Started earlyGlobalRoute kernel
[04/27 19:00:56    627s] [NR-eGR] Initial Peak syMemory usage = 1459.6 MB
[04/27 19:00:56    627s] (I)       Reading DB...
[04/27 19:00:56    627s] (I)       congestionReportName   : 
[04/27 19:00:56    627s] (I)       layerRangeFor2DCongestion : 
[04/27 19:00:56    627s] (I)       buildTerm2TermWires    : 1
[04/27 19:00:56    627s] (I)       doTrackAssignment      : 1
[04/27 19:00:56    627s] (I)       dumpBookshelfFiles     : 0
[04/27 19:00:56    627s] (I)       numThreads             : 1
[04/27 19:00:56    627s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:00:56    627s] (I)       honorPin               : false
[04/27 19:00:56    627s] (I)       honorPinGuide          : true
[04/27 19:00:56    627s] (I)       honorPartition         : false
[04/27 19:00:56    627s] (I)       allowPartitionCrossover: false
[04/27 19:00:56    627s] (I)       honorSingleEntry       : true
[04/27 19:00:56    627s] (I)       honorSingleEntryStrong : true
[04/27 19:00:56    627s] (I)       handleViaSpacingRule   : false
[04/27 19:00:56    627s] (I)       handleEolSpacingRule   : false
[04/27 19:00:56    627s] (I)       PDConstraint           : none
[04/27 19:00:56    627s] (I)       expBetterNDRHandling   : false
[04/27 19:00:56    627s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:00:56    627s] (I)       routingEffortLevel     : 3
[04/27 19:00:56    627s] (I)       effortLevel            : standard
[04/27 19:00:56    627s] [NR-eGR] minRouteLayer          : 2
[04/27 19:00:56    627s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:00:56    627s] (I)       numRowsPerGCell        : 1
[04/27 19:00:56    627s] (I)       speedUpLargeDesign     : 0
[04/27 19:00:56    627s] (I)       speedUpBlkViolationClean: 1
[04/27 19:00:56    627s] (I)       multiThreadingTA       : 1
[04/27 19:00:56    627s] (I)       blockedPinEscape       : 1
[04/27 19:00:56    627s] (I)       blkAwareLayerSwitching : 1
[04/27 19:00:56    627s] (I)       betterClockWireModeling: 1
[04/27 19:00:56    627s] (I)       congestionCleanMode    : 0
[04/27 19:00:56    627s] (I)       optimizationMode       : false
[04/27 19:00:56    627s] (I)       routeSecondPG          : false
[04/27 19:00:56    627s] (I)       punchThroughDistance   : 500.00
[04/27 19:00:56    627s] (I)       scenicBound            : 1.15
[04/27 19:00:56    627s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:00:56    627s] (I)       source-to-sink ratio   : 0.00
[04/27 19:00:56    627s] (I)       targetCongestionRatioH : 1.00
[04/27 19:00:56    627s] (I)       targetCongestionRatioV : 1.00
[04/27 19:00:56    627s] (I)       layerCongestionRatio   : 0.70
[04/27 19:00:56    627s] (I)       m1CongestionRatio      : 0.10
[04/27 19:00:56    627s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:00:56    627s] (I)       localRouteEffort       : 1.00
[04/27 19:00:56    627s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:00:56    627s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:00:56    627s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:00:56    627s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:00:56    627s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:00:56    627s] (I)       blockTrack             : 
[04/27 19:00:56    627s] (I)       routeVias              : 
[04/27 19:00:56    627s] (I)       readTROption           : true
[04/27 19:00:56    627s] (I)       extraSpacingFactor     : 1.00
[04/27 19:00:56    627s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:00:56    627s] (I)       routeSelectedNetsOnly  : false
[04/27 19:00:56    627s] (I)       before initializing RouteDB syMemory usage = 1466.6 MB
[04/27 19:00:56    627s] (I)       starting read tracks
[04/27 19:00:56    627s] (I)       build grid graph
[04/27 19:00:56    627s] (I)       build grid graph start
[04/27 19:00:56    627s] [NR-eGR] Layer1 has no routable track
[04/27 19:00:56    627s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:00:56    627s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:00:56    627s] (I)       build grid graph end
[04/27 19:00:56    627s] (I)       numViaLayers=2
[04/27 19:00:56    627s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:00:56    627s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:00:56    627s] (I)       end build via table
[04/27 19:00:57    627s] [NR-eGR] numRoutingBlks=0 numInstBlks=3372 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:00:57    627s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:00:57    627s] (I)       readDataFromPlaceDB
[04/27 19:00:57    627s] (I)       Read net information..
[04/27 19:00:57    627s] [NR-eGR] Read numTotalNets=15153  numIgnoredNets=52
[04/27 19:00:57    627s] (I)       Read testcase time = 0.010 seconds
[04/27 19:00:57    627s] 
[04/27 19:00:57    627s] (I)       build grid graph start
[04/27 19:00:57    627s] (I)       build grid graph end
[04/27 19:00:57    627s] (I)       Model blockage into capacity
[04/27 19:00:57    627s] (I)       Read numBlocks=31448  numPreroutedWires=0  numCapScreens=0
[04/27 19:00:57    627s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:00:57    627s] (I)       blocked area on Layer2 : 6210582300000  (30.78%)
[04/27 19:00:57    627s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:00:57    627s] (I)       Modeling time = 0.010 seconds
[04/27 19:00:57    627s] 
[04/27 19:00:57    627s] (I)       totalPins=46786  totalGlobalPin=44246 (94.57%)
[04/27 19:00:57    627s] (I)       Number of ignored nets = 52
[04/27 19:00:57    627s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:00:57    627s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:00:57    627s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:00:57    627s] (I)       Number of two pin nets which has pins at the same location = 52.  Ignored: Yes
[04/27 19:00:57    627s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:00:57    627s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1469.1 MB
[04/27 19:00:57    627s] (I)       Layer1  viaCost=200.00
[04/27 19:00:57    627s] (I)       Layer2  viaCost=100.00
[04/27 19:00:57    627s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:00:57    627s] (I)       routing area        :  (0, 0) - (4502400, 4482000)
[04/27 19:00:57    627s] (I)       core area           :  (50400, 51000) - (4452000, 4431000)
[04/27 19:00:57    627s] (I)       Site Width          :  2400  (dbu)
[04/27 19:00:57    627s] (I)       Row Height          : 30000  (dbu)
[04/27 19:00:57    627s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:00:57    627s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:00:57    627s] (I)       grid                :   150   149     3
[04/27 19:00:57    627s] (I)       vertical capacity   :     0 30000     0
[04/27 19:00:57    627s] (I)       horizontal capacity :     0     0 30000
[04/27 19:00:57    627s] (I)       Default wire width  :   900   900  1500
[04/27 19:00:57    627s] (I)       Default wire space  :   900   900   900
[04/27 19:00:57    627s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:00:57    627s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:00:57    627s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:00:57    627s] (I)       Total num of tracks :     0  1876  1494
[04/27 19:00:57    627s] (I)       Num of masks        :     1     1     1
[04/27 19:00:57    627s] (I)       Num of trim masks   :     0     0     0
[04/27 19:00:57    627s] (I)       --------------------------------------------------------
[04/27 19:00:57    627s] 
[04/27 19:00:57    627s] [NR-eGR] ============ Routing rule table ============
[04/27 19:00:57    627s] [NR-eGR] Rule id 0. Nets 15101 
[04/27 19:00:57    627s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:00:57    627s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:00:57    627s] [NR-eGR] ========================================
[04/27 19:00:57    627s] [NR-eGR] 
[04/27 19:00:57    627s] (I)       After initializing earlyGlobalRoute syMemory usage = 1469.1 MB
[04/27 19:00:57    627s] (I)       Loading and dumping file time : 0.12 seconds
[04/27 19:00:57    627s] (I)       ============= Initialization =============
[04/27 19:00:57    627s] (I)       total 2D Cap : 455786 = (224100 H, 231686 V)
[04/27 19:00:57    627s] [NR-eGR] Layer group 1: route 15101 net(s) in layer range [2, 3]
[04/27 19:00:57    627s] (I)       ============  Phase 1a Route ============
[04/27 19:00:57    627s] (I)       Phase 1a runs 0.03 seconds
[04/27 19:00:57    627s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=8
[04/27 19:00:57    627s] (I)       Usage: 95542 = (43666 H, 51876 V) = (19.49% H, 22.39% V) = (1.310e+06um H, 1.556e+06um V)
[04/27 19:00:57    627s] (I)       
[04/27 19:00:57    627s] (I)       ============  Phase 1b Route ============
[04/27 19:00:57    627s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:00:57    627s] (I)       Usage: 95570 = (43688 H, 51882 V) = (19.49% H, 22.39% V) = (1.311e+06um H, 1.556e+06um V)
[04/27 19:00:57    627s] (I)       
[04/27 19:00:57    627s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.54% V. EstWL: 2.867100e+06um
[04/27 19:00:57    627s] (I)       ============  Phase 1c Route ============
[04/27 19:00:57    627s] (I)       Level2 Grid: 30 x 30
[04/27 19:00:57    627s] (I)       Phase 1c runs 0.01 seconds
[04/27 19:00:57    627s] (I)       Usage: 95578 = (43695 H, 51883 V) = (19.50% H, 22.39% V) = (1.311e+06um H, 1.556e+06um V)
[04/27 19:00:57    627s] (I)       
[04/27 19:00:57    627s] (I)       ============  Phase 1d Route ============
[04/27 19:00:57    627s] (I)       Phase 1d runs 0.01 seconds
[04/27 19:00:57    627s] (I)       Usage: 95583 = (43700 H, 51883 V) = (19.50% H, 22.39% V) = (1.311e+06um H, 1.556e+06um V)
[04/27 19:00:57    627s] (I)       
[04/27 19:00:57    627s] (I)       ============  Phase 1e Route ============
[04/27 19:00:57    627s] (I)       Phase 1e runs 0.00 seconds
[04/27 19:00:57    627s] (I)       Usage: 95583 = (43700 H, 51883 V) = (19.50% H, 22.39% V) = (1.311e+06um H, 1.556e+06um V)
[04/27 19:00:57    627s] (I)       
[04/27 19:00:57    627s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.48% V. EstWL: 2.867490e+06um
[04/27 19:00:57    627s] [NR-eGR] 
[04/27 19:00:57    627s] (I)       ============  Phase 1l Route ============
[04/27 19:00:57    627s] (I)       Phase 1l runs 0.02 seconds
[04/27 19:00:57    627s] (I)       Total Global Routing Runtime: 0.14 seconds
[04/27 19:00:57    627s] (I)       total 2D Cap : 460348 = (224100 H, 236248 V)
[04/27 19:00:57    627s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.51% V
[04/27 19:00:57    627s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.58% V
[04/27 19:00:57    627s] (I)       ============= track Assignment ============
[04/27 19:00:57    627s] (I)       extract Global 3D Wires
[04/27 19:00:57    627s] (I)       Extract Global WL : time=0.00
[04/27 19:00:57    627s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:00:57    627s] (I)       Initialization real time=0.00 seconds
[04/27 19:00:57    627s] (I)       Kernel real time=0.25 seconds
[04/27 19:00:57    627s] (I)       End Greedy Track Assignment
[04/27 19:00:57    627s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46626
[04/27 19:00:57    627s] [NR-eGR] Layer2(metal2)(V) length: 1.626309e+06um, number of vias: 72951
[04/27 19:00:57    627s] [NR-eGR] Layer3(metal3)(H) length: 1.393997e+06um, number of vias: 0
[04/27 19:00:57    627s] [NR-eGR] Total length: 3.020306e+06um, number of vias: 119577
[04/27 19:00:57    628s] [NR-eGR] End Peak syMemory usage = 1437.6 MB
[04/27 19:00:57    628s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.83 seconds
[04/27 19:00:57    628s] Extraction called for design 'Top_Level' of instances=14798 and nets=15911 using extraction engine 'preRoute' .
[04/27 19:00:57    628s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:00:57    628s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:00:57    628s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:00:57    628s] RC Extraction called in multi-corner(1) mode.
[04/27 19:00:57    628s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:00:57    628s]       RC Corner Indexes            0   
[04/27 19:00:57    628s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:00:57    628s] Resistance Scaling Factor    : 1.00000 
[04/27 19:00:57    628s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:00:57    628s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:00:57    628s] Shrink Factor                : 1.00000
[04/27 19:00:57    628s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:00:57    628s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:00:57    628s] Using capacitance table file ...
[04/27 19:00:57    628s] Updating RC grid for preRoute extraction ...
[04/27 19:00:57    628s] Initializing multi-corner capacitance tables ... 
[04/27 19:00:57    628s] Initializing multi-corner resistance tables ...
[04/27 19:00:57    628s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1435.215M)
[04/27 19:00:57    628s] Compute RC Scale Done ...
[04/27 19:00:57    628s] #################################################################################
[04/27 19:00:57    628s] # Design Stage: PreRoute
[04/27 19:00:57    628s] # Design Name: Top_Level
[04/27 19:00:57    628s] # Design Mode: 90nm
[04/27 19:00:57    628s] # Analysis Mode: MMMC OCV 
[04/27 19:00:57    628s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:00:57    628s] # Signoff Settings: SI Off 
[04/27 19:00:57    628s] #################################################################################
[04/27 19:00:58    628s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:00:58    628s] Calculate early delays in OCV mode...
[04/27 19:00:58    628s] Calculate late delays in OCV mode...
[04/27 19:00:58    628s] Topological Sorting (CPU = 0:00:00.0, MEM = 1490.4M, InitMEM = 1490.4M)
[04/27 19:01:09    640s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:01:09    640s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 372. 
[04/27 19:01:09    640s] Total number of fetched objects 15153
[04/27 19:01:10    640s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/27 19:01:10    640s] End delay calculation. (MEM=1503.92 CPU=0:00:11.6 REAL=0:00:12.0)
[04/27 19:01:10    640s] *** CDM Built up (cpu=0:00:12.1  real=0:00:13.0  mem= 1503.9M) ***
[04/27 19:01:10    640s] Begin: GigaOpt postEco DRV Optimization
[04/27 19:01:10    641s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:01:10    641s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:01:10    641s] ### Creating PhyDesignMc. totSessionCpu=0:10:41 mem=1503.9M
[04/27 19:01:10    641s] Core basic site is core
[04/27 19:01:10    641s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:01:10    641s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=1503.9M
[04/27 19:01:10    641s] ### Creating LA Mngr. totSessionCpu=0:10:41 mem=1503.9M
[04/27 19:01:10    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:41 mem=1503.9M
[04/27 19:01:11    641s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:01:11    641s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:01:11    641s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:01:11    641s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:01:11    641s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:01:11    641s] Info: violation cost 0.032136 (cap = 0.032136, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:01:11    641s] |     0   |     0   |     7   |      7  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  35.45  |            |           |
[04/27 19:01:11    642s] Info: violation cost 0.004633 (cap = 0.004633, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:01:11    642s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -0.04 |          4|          0|          3|  35.46  |   0:00:00.0|    1614.6M|
[04/27 19:01:12    642s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:01:12    642s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          1|          0|          0|  35.46  |   0:00:01.0|    1614.6M|
[04/27 19:01:12    642s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:01:12    642s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  35.46  |   0:00:00.0|    1614.6M|
[04/27 19:01:12    642s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:01:12    642s] 
[04/27 19:01:12    642s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1614.6M) ***
[04/27 19:01:12    642s] 
[04/27 19:01:12    642s] *** Starting refinePlace (0:10:43 mem=1644.6M) ***
[04/27 19:01:12    642s] Total net bbox length = 2.502e+06 (1.113e+06 1.388e+06) (ext = 7.640e+04)
[04/27 19:01:12    642s] Starting refinePlace ...
[04/27 19:01:12    642s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:01:12    642s] Move report: legalization moves 858 insts, mean move: 10.24 um, max move: 50.40 um
[04/27 19:01:12    642s] 	Max move on inst (AHB_DUT/I/FE_OFC876_rgb_12): (2791.20, 51.00) --> (2841.60, 51.00)
[04/27 19:01:12    642s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1644.6MB) @(0:10:43 - 0:10:43).
[04/27 19:01:12    642s] Move report: Detail placement moves 858 insts, mean move: 10.24 um, max move: 50.40 um
[04/27 19:01:12    642s] 	Max move on inst (AHB_DUT/I/FE_OFC876_rgb_12): (2791.20, 51.00) --> (2841.60, 51.00)
[04/27 19:01:12    642s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1644.6MB
[04/27 19:01:12    642s] Statistics of distance of Instance movement in refine placement:
[04/27 19:01:12    642s]   maximum (X+Y) =        50.40 um
[04/27 19:01:12    642s]   inst (AHB_DUT/I/FE_OFC876_rgb_12) with max move: (2791.2, 51) -> (2841.6, 51)
[04/27 19:01:12    642s]   mean    (X+Y) =        10.24 um
[04/27 19:01:12    642s] Total instances flipped for legalization: 5
[04/27 19:01:12    642s] Summary Report:
[04/27 19:01:12    642s] Instances move: 858 (out of 14803 movable)
[04/27 19:01:12    642s] Instances flipped: 5
[04/27 19:01:12    642s] Mean displacement: 10.24 um
[04/27 19:01:12    642s] Max displacement: 50.40 um (Instance: AHB_DUT/I/FE_OFC876_rgb_12) (2791.2, 51) -> (2841.6, 51)
[04/27 19:01:12    642s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:01:12    642s] Total instances moved : 858
[04/27 19:01:12    642s] Total net bbox length = 2.508e+06 (1.118e+06 1.390e+06) (ext = 7.640e+04)
[04/27 19:01:12    642s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1644.6MB
[04/27 19:01:12    642s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1644.6MB) @(0:10:43 - 0:10:43).
[04/27 19:01:12    642s] *** Finished refinePlace (0:10:43 mem=1644.6M) ***
[04/27 19:01:12    642s] *** maximum move = 50.40 um ***
[04/27 19:01:12    642s] *** Finished re-routing un-routed nets (1644.6M) ***
[04/27 19:01:12    642s] 
[04/27 19:01:12    642s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1644.6M) ***
[04/27 19:01:12    643s] End: GigaOpt postEco DRV Optimization
[04/27 19:01:12    643s] GigaOpt: WNS changes after routing: -0.012 -> -0.042 (bump = 0.03)
[04/27 19:01:12    643s] Begin: GigaOpt postEco optimization
[04/27 19:01:12    643s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:01:12    643s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:01:12    643s] ### Creating PhyDesignMc. totSessionCpu=0:10:43 mem=1610.2M
[04/27 19:01:12    643s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:43 mem=1610.2M
[04/27 19:01:12    643s] ### Creating LA Mngr. totSessionCpu=0:10:43 mem=1610.2M
[04/27 19:01:12    643s] ### Creating LA Mngr, finished. totSessionCpu=0:10:43 mem=1610.2M
[04/27 19:01:13    643s] *info: 1 clock net excluded
[04/27 19:01:13    643s] *info: 2 special nets excluded.
[04/27 19:01:13    643s] *info: 720 no-driver nets excluded.
[04/27 19:01:13    644s] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -0.785 Density 35.46
[04/27 19:01:13    644s] Optimizer WNS Pass 0
[04/27 19:01:13    644s] Active Path Group: reg2reg  
[04/27 19:01:13    644s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:13    644s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:01:13    644s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:13    644s] |  -0.042|   -0.042|  -0.675|   -0.785|    35.46%|   0:00:00.0| 1650.6M|     osu05|  reg2reg| AHB_DUT/I/prev_raddr_reg[18]/D           |
[04/27 19:01:15    646s] |   0.000|   -0.028|   0.000|   -0.110|    35.49%|   0:00:02.0| 1650.6M|     osu05|       NA| NA                                       |
[04/27 19:01:15    646s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:15    646s] 
[04/27 19:01:15    646s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1650.6M) ***
[04/27 19:01:15    646s] Active Path Group: default 
[04/27 19:01:15    646s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:15    646s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:01:15    646s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:15    646s] |  -0.028|   -0.028|  -0.110|   -0.110|    35.49%|   0:00:00.0| 1650.6M|     osu05|  default| GS_DUT/min_reg[0]/S                      |
[04/27 19:01:16    647s] |   0.000|    0.003|   0.000|    0.000|    35.49%|   0:00:01.0| 1650.6M|     osu05|       NA| NA                                       |
[04/27 19:01:16    647s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:01:16    647s] 
[04/27 19:01:16    647s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1650.6M) ***
[04/27 19:01:16    647s] 
[04/27 19:01:16    647s] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1650.6M) ***
[04/27 19:01:16    647s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 35.49
[04/27 19:01:16    647s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 35.49
[04/27 19:01:16    647s] 
[04/27 19:01:16    647s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1650.6M) ***
[04/27 19:01:16    647s] 
[04/27 19:01:16    647s] End: GigaOpt postEco optimization
[04/27 19:01:16    647s] **INFO: Flow update: Design timing is met.
[04/27 19:01:16    647s] **INFO: Flow update: Design timing is met.
[04/27 19:01:16    647s] *** Steiner Routed Nets: 0.422%; Threshold: 100; Threshold for Hold: 100
[04/27 19:01:16    647s] Start to check current routing status for nets...
[04/27 19:01:16    647s] Using hname+ instead name for net compare
[04/27 19:01:16    647s] All nets are already routed correctly.
[04/27 19:01:16    647s] End to check current routing status for nets (mem=1610.2M)
[04/27 19:01:17    647s] doiPBLastSyncSlave
[04/27 19:01:17    647s] Extraction called for design 'Top_Level' of instances=14827 and nets=15939 using extraction engine 'preRoute' .
[04/27 19:01:17    647s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:01:17    647s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:01:17    647s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:01:17    647s] RC Extraction called in multi-corner(1) mode.
[04/27 19:01:17    647s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:01:17    647s]       RC Corner Indexes            0   
[04/27 19:01:17    647s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:01:17    647s] Resistance Scaling Factor    : 1.00000 
[04/27 19:01:17    647s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:01:17    647s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:01:17    647s] Shrink Factor                : 1.00000
[04/27 19:01:17    647s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:01:17    647s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:01:17    647s] Using capacitance table file ...
[04/27 19:01:17    647s] Initializing multi-corner capacitance tables ... 
[04/27 19:01:17    647s] Initializing multi-corner resistance tables ...
[04/27 19:01:17    647s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1431.207M)
[04/27 19:01:17    647s] *** Steiner Routed Nets: 0.422%; Threshold: 100; Threshold for Hold: 100
[04/27 19:01:17    647s] ### Creating LA Mngr. totSessionCpu=0:10:48 mem=1431.2M
[04/27 19:01:17    647s] ### Creating LA Mngr, finished. totSessionCpu=0:10:48 mem=1431.2M
[04/27 19:01:17    647s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:01:17    647s] [PSP] Started earlyGlobalRoute kernel
[04/27 19:01:17    647s] [PSP] Initial Peak syMemory usage = 1431.2 MB
[04/27 19:01:17    647s] (I)       Reading DB...
[04/27 19:01:17    647s] (I)       congestionReportName   : 
[04/27 19:01:17    647s] (I)       layerRangeFor2DCongestion : 
[04/27 19:01:17    647s] (I)       buildTerm2TermWires    : 1
[04/27 19:01:17    647s] (I)       doTrackAssignment      : 1
[04/27 19:01:17    647s] (I)       dumpBookshelfFiles     : 0
[04/27 19:01:17    647s] (I)       numThreads             : 1
[04/27 19:01:17    647s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:01:17    647s] (I)       honorPin               : false
[04/27 19:01:17    647s] (I)       honorPinGuide          : true
[04/27 19:01:17    647s] (I)       honorPartition         : false
[04/27 19:01:17    647s] (I)       allowPartitionCrossover: false
[04/27 19:01:17    647s] (I)       honorSingleEntry       : true
[04/27 19:01:17    647s] (I)       honorSingleEntryStrong : true
[04/27 19:01:17    647s] (I)       handleViaSpacingRule   : false
[04/27 19:01:17    647s] (I)       handleEolSpacingRule   : false
[04/27 19:01:17    647s] (I)       PDConstraint           : none
[04/27 19:01:17    647s] (I)       expBetterNDRHandling   : false
[04/27 19:01:17    647s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:01:17    647s] (I)       routingEffortLevel     : 3
[04/27 19:01:17    647s] (I)       effortLevel            : standard
[04/27 19:01:17    647s] [NR-eGR] minRouteLayer          : 2
[04/27 19:01:17    647s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:01:17    647s] (I)       numRowsPerGCell        : 1
[04/27 19:01:17    647s] (I)       speedUpLargeDesign     : 0
[04/27 19:01:17    647s] (I)       speedUpBlkViolationClean: 1
[04/27 19:01:17    647s] (I)       multiThreadingTA       : 1
[04/27 19:01:17    647s] (I)       blockedPinEscape       : 1
[04/27 19:01:17    647s] (I)       blkAwareLayerSwitching : 1
[04/27 19:01:17    647s] (I)       betterClockWireModeling: 1
[04/27 19:01:17    647s] (I)       congestionCleanMode    : 0
[04/27 19:01:17    647s] (I)       optimizationMode       : false
[04/27 19:01:17    647s] (I)       routeSecondPG          : false
[04/27 19:01:17    647s] (I)       punchThroughDistance   : 500.00
[04/27 19:01:17    647s] (I)       scenicBound            : 1.15
[04/27 19:01:17    647s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:01:17    647s] (I)       source-to-sink ratio   : 0.00
[04/27 19:01:17    647s] (I)       targetCongestionRatioH : 1.00
[04/27 19:01:17    647s] (I)       targetCongestionRatioV : 1.00
[04/27 19:01:17    647s] (I)       layerCongestionRatio   : 0.70
[04/27 19:01:17    647s] (I)       m1CongestionRatio      : 0.10
[04/27 19:01:17    647s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:01:17    647s] (I)       localRouteEffort       : 1.00
[04/27 19:01:17    647s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:01:17    647s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:01:17    647s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:01:17    647s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:01:17    647s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:01:17    647s] (I)       blockTrack             : 
[04/27 19:01:17    647s] (I)       routeVias              : 
[04/27 19:01:17    647s] (I)       readTROption           : true
[04/27 19:01:17    647s] (I)       extraSpacingFactor     : 1.00
[04/27 19:01:17    647s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:01:17    647s] (I)       routeSelectedNetsOnly  : false
[04/27 19:01:17    647s] (I)       before initializing RouteDB syMemory usage = 1436.7 MB
[04/27 19:01:17    647s] (I)       starting read tracks
[04/27 19:01:17    647s] (I)       build grid graph
[04/27 19:01:17    647s] (I)       build grid graph start
[04/27 19:01:17    647s] [NR-eGR] Layer1 has no routable track
[04/27 19:01:17    647s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:01:17    647s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:01:17    647s] (I)       build grid graph end
[04/27 19:01:17    647s] (I)       numViaLayers=2
[04/27 19:01:17    647s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:01:17    647s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:01:17    647s] (I)       end build via table
[04/27 19:01:17    647s] [NR-eGR] numRoutingBlks=0 numInstBlks=3372 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:01:17    647s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:01:17    647s] (I)       readDataFromPlaceDB
[04/27 19:01:17    647s] (I)       Read net information..
[04/27 19:01:17    647s] [NR-eGR] Read numTotalNets=15182  numIgnoredNets=0
[04/27 19:01:17    647s] (I)       Read testcase time = 0.010 seconds
[04/27 19:01:17    647s] 
[04/27 19:01:17    647s] (I)       build grid graph start
[04/27 19:01:17    647s] (I)       build grid graph end
[04/27 19:01:17    647s] (I)       Model blockage into capacity
[04/27 19:01:17    647s] (I)       Read numBlocks=31448  numPreroutedWires=0  numCapScreens=0
[04/27 19:01:17    647s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:01:17    647s] (I)       blocked area on Layer2 : 6210582300000  (30.78%)
[04/27 19:01:17    647s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:01:17    647s] (I)       Modeling time = 0.000 seconds
[04/27 19:01:17    647s] 
[04/27 19:01:17    647s] (I)       totalPins=46948  totalGlobalPin=44632 (95.07%)
[04/27 19:01:17    647s] (I)       Number of ignored nets = 0
[04/27 19:01:17    647s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:01:17    647s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:01:17    647s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:01:17    647s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 19:01:17    647s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:01:17    647s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1439.1 MB
[04/27 19:01:17    647s] (I)       Layer1  viaCost=200.00
[04/27 19:01:17    647s] (I)       Layer2  viaCost=100.00
[04/27 19:01:17    647s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:01:17    647s] (I)       routing area        :  (0, 0) - (4502400, 4482000)
[04/27 19:01:17    647s] (I)       core area           :  (50400, 51000) - (4452000, 4431000)
[04/27 19:01:17    647s] (I)       Site Width          :  2400  (dbu)
[04/27 19:01:17    647s] (I)       Row Height          : 30000  (dbu)
[04/27 19:01:17    647s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:01:17    647s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:01:17    647s] (I)       grid                :   150   149     3
[04/27 19:01:17    647s] (I)       vertical capacity   :     0 30000     0
[04/27 19:01:17    647s] (I)       horizontal capacity :     0     0 30000
[04/27 19:01:17    647s] (I)       Default wire width  :   900   900  1500
[04/27 19:01:17    647s] (I)       Default wire space  :   900   900   900
[04/27 19:01:17    647s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:01:17    647s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:01:17    647s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:01:17    647s] (I)       Total num of tracks :     0  1876  1494
[04/27 19:01:17    647s] (I)       Num of masks        :     1     1     1
[04/27 19:01:17    647s] (I)       Num of trim masks   :     0     0     0
[04/27 19:01:17    647s] (I)       --------------------------------------------------------
[04/27 19:01:17    647s] 
[04/27 19:01:17    647s] [NR-eGR] ============ Routing rule table ============
[04/27 19:01:17    647s] [NR-eGR] Rule id 0. Nets 15182 
[04/27 19:01:17    647s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:01:17    647s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:01:17    647s] [NR-eGR] ========================================
[04/27 19:01:17    647s] [NR-eGR] 
[04/27 19:01:17    647s] (I)       After initializing earlyGlobalRoute syMemory usage = 1439.1 MB
[04/27 19:01:17    647s] (I)       Loading and dumping file time : 0.06 seconds
[04/27 19:01:17    647s] (I)       ============= Initialization =============
[04/27 19:01:17    647s] (I)       total 2D Cap : 455786 = (224100 H, 231686 V)
[04/27 19:01:17    647s] [NR-eGR] Layer group 1: route 15182 net(s) in layer range [2, 3]
[04/27 19:01:17    647s] (I)       ============  Phase 1a Route ============
[04/27 19:01:17    647s] (I)       Phase 1a runs 0.01 seconds
[04/27 19:01:17    647s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[04/27 19:01:17    647s] (I)       Usage: 95841 = (43885 H, 51956 V) = (19.58% H, 22.43% V) = (1.317e+06um H, 1.559e+06um V)
[04/27 19:01:17    647s] (I)       
[04/27 19:01:17    647s] (I)       ============  Phase 1b Route ============
[04/27 19:01:17    647s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:01:17    647s] (I)       Usage: 95858 = (43897 H, 51961 V) = (19.59% H, 22.43% V) = (1.317e+06um H, 1.559e+06um V)
[04/27 19:01:17    647s] (I)       
[04/27 19:01:17    647s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.51% V. EstWL: 2.875740e+06um
[04/27 19:01:17    647s] (I)       ============  Phase 1c Route ============
[04/27 19:01:17    647s] (I)       Level2 Grid: 30 x 30
[04/27 19:01:17    647s] (I)       Phase 1c runs 0.00 seconds
[04/27 19:01:17    647s] (I)       Usage: 95861 = (43899 H, 51962 V) = (19.59% H, 22.43% V) = (1.317e+06um H, 1.559e+06um V)
[04/27 19:01:17    647s] (I)       
[04/27 19:01:17    647s] (I)       ============  Phase 1d Route ============
[04/27 19:01:17    647s] (I)       Phase 1d runs 0.00 seconds
[04/27 19:01:17    647s] (I)       Usage: 95866 = (43904 H, 51962 V) = (19.59% H, 22.43% V) = (1.317e+06um H, 1.559e+06um V)
[04/27 19:01:17    647s] (I)       
[04/27 19:01:17    647s] (I)       ============  Phase 1e Route ============
[04/27 19:01:17    647s] (I)       Phase 1e runs 0.00 seconds
[04/27 19:01:17    647s] (I)       Usage: 95866 = (43904 H, 51962 V) = (19.59% H, 22.43% V) = (1.317e+06um H, 1.559e+06um V)
[04/27 19:01:17    647s] (I)       
[04/27 19:01:17    647s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.48% V. EstWL: 2.875980e+06um
[04/27 19:01:17    647s] [NR-eGR] 
[04/27 19:01:17    647s] (I)       ============  Phase 1l Route ============
[04/27 19:01:17    647s] (I)       Phase 1l runs 0.02 seconds
[04/27 19:01:17    647s] (I)       Total Global Routing Runtime: 0.07 seconds
[04/27 19:01:17    647s] (I)       total 2D Cap : 460348 = (224100 H, 236248 V)
[04/27 19:01:17    647s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.51% V
[04/27 19:01:17    647s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.57% V
[04/27 19:01:17    647s] (I)       ============= track Assignment ============
[04/27 19:01:17    647s] (I)       extract Global 3D Wires
[04/27 19:01:17    647s] (I)       Extract Global WL : time=0.00
[04/27 19:01:17    647s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:01:17    647s] (I)       Initialization real time=0.00 seconds
[04/27 19:01:17    648s] (I)       Kernel real time=0.25 seconds
[04/27 19:01:17    648s] (I)       End Greedy Track Assignment
[04/27 19:01:17    648s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46788
[04/27 19:01:17    648s] [NR-eGR] Layer2(metal2)(V) length: 1.629246e+06um, number of vias: 73983
[04/27 19:01:17    648s] [NR-eGR] Layer3(metal3)(H) length: 1.399066e+06um, number of vias: 0
[04/27 19:01:17    648s] [NR-eGR] Total length: 3.028312e+06um, number of vias: 120771
[04/27 19:01:17    648s] [NR-eGR] End Peak syMemory usage = 1433.6 MB
[04/27 19:01:17    648s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.49 seconds
[04/27 19:01:17    648s] Extraction called for design 'Top_Level' of instances=14827 and nets=15939 using extraction engine 'preRoute' .
[04/27 19:01:17    648s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:01:17    648s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:01:17    648s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:01:17    648s] RC Extraction called in multi-corner(1) mode.
[04/27 19:01:17    648s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:01:17    648s]       RC Corner Indexes            0   
[04/27 19:01:17    648s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:01:17    648s] Resistance Scaling Factor    : 1.00000 
[04/27 19:01:17    648s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:01:17    648s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:01:17    648s] Shrink Factor                : 1.00000
[04/27 19:01:17    648s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:01:17    648s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:01:17    648s] Using capacitance table file ...
[04/27 19:01:17    648s] Updating RC grid for preRoute extraction ...
[04/27 19:01:17    648s] Initializing multi-corner capacitance tables ... 
[04/27 19:01:17    648s] Initializing multi-corner resistance tables ...
[04/27 19:01:17    648s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1431.207M)
[04/27 19:01:18    648s] Compute RC Scale Done ...
[04/27 19:01:18    648s] WARN: Correct the flow
[04/27 19:01:18    648s] #################################################################################
[04/27 19:01:18    648s] # Design Stage: PreRoute
[04/27 19:01:18    648s] # Design Name: Top_Level
[04/27 19:01:18    648s] # Design Mode: 90nm
[04/27 19:01:18    648s] # Analysis Mode: MMMC OCV 
[04/27 19:01:18    648s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:01:18    648s] # Signoff Settings: SI Off 
[04/27 19:01:18    648s] #################################################################################
[04/27 19:01:18    649s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:01:18    649s] Calculate early delays in OCV mode...
[04/27 19:01:18    649s] Calculate late delays in OCV mode...
[04/27 19:01:18    649s] Topological Sorting (CPU = 0:00:00.0, MEM = 1486.4M, InitMEM = 1486.4M)
[04/27 19:01:30    660s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:01:30    660s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 373. 
[04/27 19:01:30    660s] Total number of fetched objects 15182
[04/27 19:01:30    661s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:01:30    661s] End delay calculation. (MEM=1499.91 CPU=0:00:11.8 REAL=0:00:12.0)
[04/27 19:01:30    661s] *** CDM Built up (cpu=0:00:12.3  real=0:00:12.0  mem= 1499.9M) ***
[04/27 19:01:31    661s] **optDesign ... cpu = 0:01:55, real = 0:01:55, mem = 1425.6M, totSessionCpu=0:11:02 **
[04/27 19:01:31    661s] *** Finished optDesign ***
[04/27 19:01:31    661s] 
[04/27 19:01:31    661s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:20 real=  0:02:19)
[04/27 19:01:31    661s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:20.6 real=0:00:20.5)
[04/27 19:01:31    661s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:15.6 real=0:00:15.6)
[04/27 19:01:31    661s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:19.4 real=0:00:19.4)
[04/27 19:01:31    661s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:19.2 real=0:00:19.0)
[04/27 19:01:31    661s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:01:31    661s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 19:01:31    661s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 19:01:31    661s] Deleted 0 physical inst  (cell - / prefix -).
[04/27 19:01:31    661s] *** Starting "NanoPlace(TM) placement v#1 (mem=1403.2M)" ...
[04/27 19:01:31    661s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 19:01:31    661s] #std cell=14827 (0 fixed + 14827 movable) #block=0 (0 floating + 0 preplaced)
[04/27 19:01:31    661s] #ioInst=0 #net=15182 #term=46948 #term/net=3.09, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=160
[04/27 19:01:31    661s] stdCell: 14827 single + 0 double + 0 multi
[04/27 19:01:31    661s] Total standard cell length = 228.0648 (mm), area = 6.8419 (mm^2)
[04/27 19:01:31    661s] Core basic site is core
[04/27 19:01:31    661s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:01:31    661s] Apply auto density screen in pre-place stage.
[04/27 19:01:31    662s] Auto density screen increases utilization from 0.355 to 0.356
[04/27 19:01:31    662s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.2M
[04/27 19:01:31    662s] Average module density = 0.356.
[04/27 19:01:31    662s] Density for the design = 0.356.
[04/27 19:01:31    662s]        = stdcell_area 95027 sites (6841944 um^2) / alloc_area 267277 sites (19243944 um^2).
[04/27 19:01:31    662s] Pin Density = 0.1753.
[04/27 19:01:31    662s]             = total # of pins 46948 / total area 267764.
[04/27 19:01:31    662s] Initial padding reaches pin density 0.370 for top
[04/27 19:01:31    662s] Initial padding increases density from 0.356 to 0.708 for top
[04/27 19:01:31    662s] === lastAutoLevel = 8 
[04/27 19:01:31    662s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 19:01:31    662s] Iteration  1: Total net bbox = 2.580e+06 (1.20e+06 1.38e+06)
[04/27 19:01:31    662s]               Est.  stn bbox = 3.012e+06 (1.39e+06 1.62e+06)
[04/27 19:01:31    662s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.2M
[04/27 19:01:35    666s] Iteration  8: Total net bbox = 2.157e+06 (9.80e+05 1.18e+06)
[04/27 19:01:35    666s]               Est.  stn bbox = 2.551e+06 (1.15e+06 1.40e+06)
[04/27 19:01:35    666s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1419.2M
[04/27 19:01:35    666s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:01:35    666s] Congestion driven padding in post-place stage.
[04/27 19:01:35    666s] Congestion driven padding increases utilization from 0.708 to 0.800
[04/27 19:01:35    666s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1433.2M
[04/27 19:01:45    676s] Iteration  9: Total net bbox = 2.447e+06 (1.13e+06 1.32e+06)
[04/27 19:01:45    676s]               Est.  stn bbox = 2.883e+06 (1.31e+06 1.57e+06)
[04/27 19:01:45    676s]               cpu = 0:00:14.1 real = 0:00:14.0 mem = 1433.2M
[04/27 19:01:45    676s] Iteration 10: Total net bbox = 2.447e+06 (1.13e+06 1.32e+06)
[04/27 19:01:45    676s]               Est.  stn bbox = 2.883e+06 (1.31e+06 1.57e+06)
[04/27 19:01:45    676s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.2M
[04/27 19:02:03    693s] Iteration 11: Total net bbox = 2.648e+06 (1.22e+06 1.43e+06)
[04/27 19:02:03    693s]               Est.  stn bbox = 3.083e+06 (1.40e+06 1.68e+06)
[04/27 19:02:03    693s]               cpu = 0:00:17.6 real = 0:00:18.0 mem = 1433.2M
[04/27 19:02:03    693s] Iteration 12: Total net bbox = 2.648e+06 (1.22e+06 1.43e+06)
[04/27 19:02:03    693s]               Est.  stn bbox = 3.083e+06 (1.40e+06 1.68e+06)
[04/27 19:02:03    693s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.2M
[04/27 19:02:03    693s] *** cost = 2.648e+06 (1.22e+06 1.43e+06) (cpu for global=0:00:31.8) real=0:00:32.0***
[04/27 19:02:03    693s] Core Placement runtime cpu: 0:00:31.2 real: 0:00:32.0
[04/27 19:02:03    693s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 19:02:03    693s] Type 'man IMPSP-9025' for more detail.
[04/27 19:02:03    693s] #spOpts: mergeVia=F 
[04/27 19:02:03    693s] Core basic site is core
[04/27 19:02:03    693s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:03    693s] *** Starting refinePlace (0:11:34 mem=1433.2M) ***
[04/27 19:02:03    693s] Total net bbox length = 2.648e+06 (1.219e+06 1.429e+06) (ext = 7.894e+04)
[04/27 19:02:03    693s] Starting refinePlace ...
[04/27 19:02:03    693s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:03    693s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 19:02:03    693s] Density distribution unevenness ratio = 7.415%
[04/27 19:02:03    694s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:02:03    694s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1433.2MB) @(0:11:34 - 0:11:34).
[04/27 19:02:03    694s] Move report: preRPlace moves 14827 insts, mean move: 8.12 um, max move: 38.30 um
[04/27 19:02:03    694s] 	Max move on inst (AHB_DUT/III/U763): (4419.65, 787.85) --> (4444.80, 801.00)
[04/27 19:02:03    694s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 19:02:03    694s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:02:03    694s] Placement tweakage begins.
[04/27 19:02:03    694s] wire length = 3.157e+06
[04/27 19:02:05    696s] wire length = 3.040e+06
[04/27 19:02:05    696s] Placement tweakage ends.
[04/27 19:02:05    696s] Move report: tweak moves 2385 insts, mean move: 38.66 um, max move: 388.80 um
[04/27 19:02:05    696s] 	Max move on inst (EDC_DUT/E6/U262): (2625.60, 3231.00) --> (2714.40, 2931.00)
[04/27 19:02:05    696s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=1433.2MB) @(0:11:35 - 0:11:36).
[04/27 19:02:05    696s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:05    696s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1433.2MB) @(0:11:36 - 0:11:36).
[04/27 19:02:05    696s] Move report: Detail placement moves 14827 insts, mean move: 13.68 um, max move: 397.60 um
[04/27 19:02:05    696s] 	Max move on inst (EDC_DUT/E6/U262): (2626.64, 3240.84) --> (2714.40, 2931.00)
[04/27 19:02:05    696s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1433.2MB
[04/27 19:02:05    696s] Statistics of distance of Instance movement in refine placement:
[04/27 19:02:05    696s]   maximum (X+Y) =       397.60 um
[04/27 19:02:05    696s]   inst (EDC_DUT/E6/U262) with max move: (2626.64, 3240.84) -> (2714.4, 2931)
[04/27 19:02:05    696s]   mean    (X+Y) =        13.68 um
[04/27 19:02:05    696s] Total instances flipped for WireLenOpt: 713
[04/27 19:02:05    696s] Summary Report:
[04/27 19:02:05    696s] Instances move: 14827 (out of 14827 movable)
[04/27 19:02:05    696s] Instances flipped: 0
[04/27 19:02:05    696s] Mean displacement: 13.68 um
[04/27 19:02:05    696s] Max displacement: 397.60 um (Instance: EDC_DUT/E6/U262) (2626.64, 3240.84) -> (2714.4, 2931)
[04/27 19:02:05    696s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 19:02:05    696s] Total instances moved : 14827
[04/27 19:02:05    696s] Total net bbox length = 2.568e+06 (1.133e+06 1.435e+06) (ext = 7.718e+04)
[04/27 19:02:05    696s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1433.2MB
[04/27 19:02:05    696s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=1433.2MB) @(0:11:34 - 0:11:36).
[04/27 19:02:05    696s] *** Finished refinePlace (0:11:36 mem=1433.2M) ***
[04/27 19:02:05    696s] *** End of Placement (cpu=0:00:34.4, real=0:00:34.0, mem=1433.2M) ***
[04/27 19:02:05    696s] #spOpts: mergeVia=F 
[04/27 19:02:05    696s] Core basic site is core
[04/27 19:02:05    696s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:05    696s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 19:02:05    696s] Density distribution unevenness ratio = 7.443%
[04/27 19:02:05    696s] *** Finishing placeDesign concurrent flow ***
[04/27 19:02:05    696s] **placeDesign ... cpu = 0: 3:36, real = 0: 3:35, mem = 1405.8M **
[04/27 19:02:05    696s] Command spTest is not supported.
[04/27 19:02:05    696s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 19:02:05    696s] Type 'man IMPEXT-3493' for more detail.
[04/27 19:02:05    696s] 
[04/27 19:02:05    696s] *** Summary of all messages that are not suppressed in this session:
[04/27 19:02:05    696s] Severity  ID               Count  Summary                                  
[04/27 19:02:05    696s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[04/27 19:02:05    696s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/27 19:02:05    696s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/27 19:02:05    696s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/27 19:02:05    696s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/27 19:02:05    696s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[04/27 19:02:05    696s] *** Message Summary: 12 warning(s), 0 error(s)
[04/27 19:02:05    696s] 
[04/27 19:02:05    696s] <CMD> checkPlace
[04/27 19:02:05    696s] Core basic site is core
[04/27 19:02:05    696s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:05    696s] Begin checking placement ... (start mem=1405.8M, init mem=1405.8M)
[04/27 19:02:05    696s] *info: Placed = 14827         
[04/27 19:02:05    696s] *info: Unplaced = 0           
[04/27 19:02:05    696s] Placement Density:35.49%(6841944/19279008)
[04/27 19:02:05    696s] Placement Density (including fixed std cells):35.49%(6841944/19279008)
[04/27 19:02:05    696s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1405.8M)
[04/27 19:02:05    696s] <CMD> sroute
[04/27 19:02:05    696s] #- Begin sroute (date=04/27 19:02:05, mem=1405.8M)
[04/27 19:02:05    696s] *** Begin SPECIAL ROUTE on Thu Apr 27 19:02:05 2017 ***
[04/27 19:02:05    696s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 19:02:05    696s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 19:02:05    696s] 
[04/27 19:02:05    696s] Begin option processing ...
[04/27 19:02:05    696s] srouteConnectPowerBump set to false
[04/27 19:02:05    696s] routeSpecial set to true
[04/27 19:02:05    696s] srouteConnectConverterPin set to false
[04/27 19:02:05    696s] srouteFollowCorePinEnd set to 3
[04/27 19:02:05    696s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 19:02:05    696s] sroutePadPinAllPorts set to true
[04/27 19:02:05    696s] sroutePreserveExistingRoutes set to true
[04/27 19:02:05    696s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 19:02:05    696s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2289.00 megs.
[04/27 19:02:05    696s] 
[04/27 19:02:05    696s] Reading DB technology information...
[04/27 19:02:05    696s] Finished reading DB technology information.
[04/27 19:02:05    696s] Reading floorplan and netlist information...
[04/27 19:02:05    696s] Finished reading floorplan and netlist information.
[04/27 19:02:05    696s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 19:02:05    696s] Read in 34 macros, 25 used
[04/27 19:02:05    696s] Read in 14827 components
[04/27 19:02:05    696s]   14827 core components: 0 unplaced, 14827 placed, 0 fixed
[04/27 19:02:05    696s] Read in 198 physical pins
[04/27 19:02:05    696s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 19:02:05    696s] Read in 198 nets
[04/27 19:02:05    696s] Read in 2 special nets, 2 routed
[04/27 19:02:05    696s] Read in 29852 terminals
[04/27 19:02:05    696s] Begin power routing ...
[04/27 19:02:05    696s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 19:02:05    696s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:02:05    696s] Type 'man IMPSR-1256' for more detail.
[04/27 19:02:05    696s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:02:05    696s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 19:02:05    696s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:02:05    696s] Type 'man IMPSR-1256' for more detail.
[04/27 19:02:05    696s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:02:06    696s] CPU time for FollowPin 0 seconds
[04/27 19:02:06    696s] CPU time for FollowPin 0 seconds
[04/27 19:02:06    696s]   Number of IO ports routed: 0
[04/27 19:02:06    696s]   Number of Block ports routed: 0
[04/27 19:02:06    696s]   Number of Stripe ports routed: 0
[04/27 19:02:06    696s]   Number of Core ports routed: 294
[04/27 19:02:06    696s]   Number of Pad ports routed: 0
[04/27 19:02:06    696s]   Number of Power Bump ports routed: 0
[04/27 19:02:06    696s]   Number of Followpin connections: 147
[04/27 19:02:06    696s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2291.00 megs.
[04/27 19:02:06    696s] 
[04/27 19:02:06    696s] 
[04/27 19:02:06    696s] 
[04/27 19:02:06    696s]  Begin updating DB with routing results ...
[04/27 19:02:06    696s]  Updating DB with 6 via definition ...
[04/27 19:02:06    696s]  Updating DB with 198 io pins ...
[04/27 19:02:06    696s] 
sroute post-processing starts at Thu Apr 27 19:02:06 2017
The viaGen is rebuilding shadow vias for net gnd.
[04/27 19:02:06    696s] sroute post-processing ends at Thu Apr 27 19:02:06 2017

sroute post-processing starts at Thu Apr 27 19:02:06 2017
The viaGen is rebuilding shadow vias for net vdd.
[04/27 19:02:06    696s] sroute post-processing ends at Thu Apr 27 19:02:06 2017
sroute created 441 wires.
[04/27 19:02:06    696s] ViaGen created 294 vias and deleted 0 via to avoid violation.
[04/27 19:02:06    696s] +--------+----------------+----------------+
[04/27 19:02:06    696s] |  Layer |     Created    |     Deleted    |
[04/27 19:02:06    696s] +--------+----------------+----------------+
[04/27 19:02:06    696s] | metal1 |       441      |       NA       |
[04/27 19:02:06    696s] |   via  |       294      |        0       |
[04/27 19:02:06    696s] +--------+----------------+----------------+
[04/27 19:02:06    696s] #- End sroute (date=04/27 19:02:06, total cpu=0:00:00.4, real=0:00:01.0, peak res=1408.1M, current mem=1408.1M)
[04/27 19:02:06    696s] <CMD> trialRoute
[04/27 19:02:06    696s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:02:06    696s] Set wireMPool w/ noThreadCheck
[04/27 19:02:06    696s] *** Starting trialRoute (mem=1405.8M) ***
[04/27 19:02:06    696s] 
[04/27 19:02:06    696s] Using hname+ instead name for net compare
[04/27 19:02:06    696s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 19:02:06    696s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 19:02:06    696s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 19:02:06    696s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1405.8M)
[04/27 19:02:06    696s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 19:02:06    696s] 
[04/27 19:02:06    696s] Nr of prerouted/Fixed nets = 0
[04/27 19:02:06    696s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 19:02:06    696s] routingBox: (0 0) (4502400 4482000)
[04/27 19:02:06    696s] coreBox:    (50400 51000) (4452000 4431000)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1405.8M):
[04/27 19:02:06    697s] Est net length = 2.952e+06um = 1.349e+06H + 1.603e+06V
[04/27 19:02:06    697s] Usage: (23.8%H 37.0%V) = (1.576e+06um 2.823e+06um) = (130880 94101)
[04/27 19:02:06    697s] Obstruct: 540 = 0 (0.0%H) + 540 (1.0%V)
[04/27 19:02:06    697s] Overflow: 2100 = 21 (0.04% H) + 2079 (3.80% V)
[04/27 19:02:06    697s] Number obstruct path=4 reroute=0
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1405.8M):
[04/27 19:02:06    697s] Usage: (23.7%H 37.0%V) = (1.571e+06um 2.823e+06um) = (130494 94099)
[04/27 19:02:06    697s] Overflow: 2041 = 4 (0.01% H) + 2037 (3.73% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1405.8M):
[04/27 19:02:06    697s] Usage: (23.7%H 37.1%V) = (1.567e+06um 2.826e+06um) = (130161 94229)
[04/27 19:02:06    697s] Overflow: 1935 = 4 (0.01% H) + 1931 (3.53% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1405.8M):
[04/27 19:02:06    697s] Usage: (23.7%H 37.2%V) = (1.570e+06um 2.835e+06um) = (130457 94516)
[04/27 19:02:06    697s] Overflow: 1424 = 0 (0.00% H) + 1424 (2.61% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1a-1d Overflow: 0.00% H + 2.61% V (0:00:00.4 1405.8M)

[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1405.8M):
[04/27 19:02:06    697s] Usage: (23.8%H 37.3%V) = (1.577e+06um 2.844e+06um) = (130968 94830)
[04/27 19:02:06    697s] Overflow: 1062 = 0 (0.00% H) + 1062 (1.94% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.1 mem=1405.8M):
[04/27 19:02:06    697s] Usage: (24.0%H 37.5%V) = (1.589e+06um 2.860e+06um) = (132007 95333)
[04/27 19:02:06    697s] Overflow: 503 = 0 (0.00% H) + 503 (0.92% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Congestion distribution:
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Remain	cntH		cntV
[04/27 19:02:06    697s] --------------------------------------
[04/27 19:02:06    697s]  -2:	0	 0.00%	2	 0.00%
[04/27 19:02:06    697s]  -1:	0	 0.00%	500	 0.91%
[04/27 19:02:06    697s] --------------------------------------
[04/27 19:02:06    697s]   0:	4	 0.01%	5655	10.35%
[04/27 19:02:06    697s]   1:	7	 0.01%	5066	 9.27%
[04/27 19:02:06    697s]   2:	56	 0.10%	8597	15.73%
[04/27 19:02:06    697s]   3:	283	 0.51%	12555	22.97%
[04/27 19:02:06    697s]   4:	1158	 2.10%	12990	23.77%
[04/27 19:02:06    697s]   5:	53692	97.27%	9295	17.01%
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1e-1f Overflow: 0.00% H + 0.92% V (0:00:00.1 1405.8M)

[04/27 19:02:06    697s] Global route (cpu=0.5s real=0.5s 1405.8M)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] *** After '-updateRemainTrks' operation: 
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Usage: (24.0%H 37.5%V) = (1.589e+06um 2.860e+06um) = (132007 95333)
[04/27 19:02:06    697s] Overflow: 503 = 0 (0.00% H) + 503 (0.92% V)
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Phase 1l Overflow: 0.00% H + 0.92% V (0:00:00.0 1405.8M)

[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Congestion distribution:
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Remain	cntH		cntV
[04/27 19:02:06    697s] --------------------------------------
[04/27 19:02:06    697s]  -2:	0	 0.00%	2	 0.00%
[04/27 19:02:06    697s]  -1:	0	 0.00%	500	 0.91%
[04/27 19:02:06    697s] --------------------------------------
[04/27 19:02:06    697s]   0:	4	 0.01%	5655	10.35%
[04/27 19:02:06    697s]   1:	7	 0.01%	5066	 9.27%
[04/27 19:02:06    697s]   2:	56	 0.10%	8597	15.73%
[04/27 19:02:06    697s]   3:	283	 0.51%	12555	22.97%
[04/27 19:02:06    697s]   4:	1158	 2.10%	12990	23.77%
[04/27 19:02:06    697s]   5:	53692	97.27%	9295	17.01%
[04/27 19:02:06    697s] 
[04/27 19:02:06    697s] Starting trMTInitAdjWires in ST mode ...
[04/27 19:02:07    697s] 
[04/27 19:02:07    697s] *** Completed Phase 1 route (cpu=0:00:00.7 real=0:00:00.7 1405.8M) ***
[04/27 19:02:07    697s] 
[04/27 19:02:07    697s] Using trMTFlushLazyWireDel= 1
[04/27 19:02:07    697s] Not using mpools for CRoute
[04/27 19:02:07    697s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 19:02:07    697s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=1405.8M)
[04/27 19:02:07    697s] Not using mpools for CRoute
[04/27 19:02:07    698s] Remain wire count= 64 (w/term= 64)
[04/27 19:02:07    698s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=1405.8M)
[04/27 19:02:07    698s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 19:02:07    698s] Cleanup real= 0:00:00.1
[04/27 19:02:07    698s] Phase 2 total (cpu=0:00:00.5 real=0:00:00.5 mem=1405.8M)
[04/27 19:02:07    698s] 
[04/27 19:02:07    698s] Total length: 3.011e+06um, number of vias: 92690
[04/27 19:02:07    698s] M1(H) length: 0.000e+00um, number of vias: 46788
[04/27 19:02:07    698s] M2(V) length: 1.669e+06um, number of vias: 45902
[04/27 19:02:07    698s] M3(H) length: 1.342e+06um
[04/27 19:02:07    698s] *** Completed Phase 2 route (cpu=0:00:00.5 real=0:00:00.5 1405.8M) ***
[04/27 19:02:07    698s] 
[04/27 19:02:07    698s] Skipping QALenRecalc
[04/27 19:02:07    698s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 19:02:07    698s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 19:02:07    698s] *** Finished all Phases (cpu=0:00:01.2 mem=1405.8M) ***
[04/27 19:02:07    698s] trMTFlushLazyWireDel was already disabled
[04/27 19:02:07    698s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 19:02:07    698s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 19:02:07    698s] Starting trMTRemoveAntenna in ST mode ...
[04/27 19:02:07    698s] Peak Memory Usage was 1405.8M 
[04/27 19:02:07    698s] TrialRoute+GlbRouteEst total runtime= +0:00:01.3 = 0:00:04.2
[04/27 19:02:07    698s]   TrialRoute full (called 3x) runtime= 0:00:03.5
[04/27 19:02:07    698s]   GlbRouteEst (called 6x) runtime= 0:00:00.7
[04/27 19:02:07    698s] *** Finished trialRoute (cpu=0:00:01.3 mem=1405.8M) ***
[04/27 19:02:07    698s] 
[04/27 19:02:07    698s] Set wireMPool w/ threadCheck
[04/27 19:02:07    698s] <CMD> timeDesign -preCTS
[04/27 19:02:07    698s] Start to check current routing status for nets...
[04/27 19:02:07    698s] Using hname+ instead name for net compare
[04/27 19:02:08    698s] All nets are already routed correctly.
[04/27 19:02:08    698s] End to check current routing status for nets (mem=1405.8M)
[04/27 19:02:08    698s] Extraction called for design 'Top_Level' of instances=14827 and nets=15939 using extraction engine 'preRoute' .
[04/27 19:02:08    698s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:02:08    698s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:02:08    698s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:02:08    698s] RC Extraction called in multi-corner(1) mode.
[04/27 19:02:08    698s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:02:08    698s]       RC Corner Indexes            0   
[04/27 19:02:08    698s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:02:08    698s] Resistance Scaling Factor    : 1.00000 
[04/27 19:02:08    698s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:02:08    698s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:02:08    698s] Shrink Factor                : 1.00000
[04/27 19:02:08    698s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:02:08    698s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:02:08    698s] Using capacitance table file ...
[04/27 19:02:08    698s] Updating RC grid for preRoute extraction ...
[04/27 19:02:08    698s] Initializing multi-corner capacitance tables ... 
[04/27 19:02:08    698s] Initializing multi-corner resistance tables ...
[04/27 19:02:08    698s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1405.762M)
[04/27 19:02:08    698s] Effort level <high> specified for reg2reg path_group
[04/27 19:02:08    699s] #################################################################################
[04/27 19:02:08    699s] # Design Stage: PreRoute
[04/27 19:02:08    699s] # Design Name: Top_Level
[04/27 19:02:08    699s] # Design Mode: 90nm
[04/27 19:02:08    699s] # Analysis Mode: MMMC OCV 
[04/27 19:02:08    699s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:08    699s] # Signoff Settings: SI On 
[04/27 19:02:08    699s] #################################################################################
[04/27 19:02:08    699s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:08    699s] Calculate early delays in OCV mode...
[04/27 19:02:08    699s] Calculate late delays in OCV mode...
[04/27 19:02:08    699s] Topological Sorting (CPU = 0:00:00.0, MEM = 1411.0M, InitMEM = 1408.8M)
[04/27 19:02:13    704s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:02:13    704s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 373. 
[04/27 19:02:13    704s] Total number of fetched objects 15182
[04/27 19:02:13    704s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:02:13    704s] End delay calculation. (MEM=1462.67 CPU=0:00:05.0 REAL=0:00:05.0)
[04/27 19:02:13    704s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1462.7M) ***
[04/27 19:02:14    705s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:11:45 mem=1462.7M)
[04/27 19:02:15    706s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.196  |
|           TNS (ns):| -33.036 | -33.036 |  0.000  |
|    Violating Paths:|   233   |   233   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.036   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.489%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 19:02:15    706s] Total CPU time: 8.03 sec
[04/27 19:02:15    706s] Total Real time: 8.0 sec
[04/27 19:02:15    706s] Total Memory Usage: 1400.160156 Mbytes
[04/27 19:02:15    706s] <CMD> setOptMode -yieldEffort none
[04/27 19:02:15    706s] <CMD> setOptMode -highEffort
[04/27 19:02:15    706s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 19:02:15    706s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:02:15    706s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:02:15    706s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:02:15    706s] <CMD> setOptMode -noSimplifyNetlist
[04/27 19:02:15    706s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 19:02:15    706s] <CMD> optDesign -preCTS -drv
[04/27 19:02:15    706s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:02:15    706s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 19:02:15    706s] #spOpts: mergeVia=F 
[04/27 19:02:15    706s] Core basic site is core
[04/27 19:02:15    706s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:15    706s] #spOpts: mergeVia=F 
[04/27 19:02:15    706s] GigaOpt running with 1 threads.
[04/27 19:02:15    706s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:02:15    706s] #spOpts: mergeVia=F 
[04/27 19:02:16    706s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:02:16    706s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:02:16    706s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:02:16    706s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:02:16    706s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:02:16    706s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:02:16    706s] 	...
[04/27 19:02:16    706s] 	Reporting only the 20 first cells found...
[04/27 19:02:16    706s] 
[04/27 19:02:16    706s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1415.8M, totSessionCpu=0:11:47 **
[04/27 19:02:16    706s] *** optDesign -preCTS ***
[04/27 19:02:16    706s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 19:02:16    706s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 19:02:16    706s] Hold Target Slack: user slack 0
[04/27 19:02:16    706s] Multi-VT timing optimization disabled based on library information.
[04/27 19:02:16    706s] Summary for sequential cells idenfication: 
[04/27 19:02:16    706s] Identified SBFF number: 3
[04/27 19:02:16    706s] Identified MBFF number: 0
[04/27 19:02:16    706s] Not identified SBFF number: 0
[04/27 19:02:16    706s] Not identified MBFF number: 0
[04/27 19:02:16    706s] Number of sequential cells which are not FFs: 1
[04/27 19:02:16    706s] 
[04/27 19:02:16    706s] Start to check current routing status for nets...
[04/27 19:02:16    706s] Using hname+ instead name for net compare
[04/27 19:02:16    706s] All nets are already routed correctly.
[04/27 19:02:16    706s] End to check current routing status for nets (mem=1415.8M)
[04/27 19:02:16    707s] #################################################################################
[04/27 19:02:16    707s] # Design Stage: PreRoute
[04/27 19:02:16    707s] # Design Name: Top_Level
[04/27 19:02:16    707s] # Design Mode: 90nm
[04/27 19:02:16    707s] # Analysis Mode: MMMC OCV 
[04/27 19:02:16    707s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:16    707s] # Signoff Settings: SI Off 
[04/27 19:02:16    707s] #################################################################################
[04/27 19:02:16    707s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:16    707s] Calculate early delays in OCV mode...
[04/27 19:02:16    707s] Calculate late delays in OCV mode...
[04/27 19:02:16    707s] Topological Sorting (CPU = 0:00:00.0, MEM = 1416.1M, InitMEM = 1413.8M)
[04/27 19:02:21    712s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:02:21    712s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 373. 
[04/27 19:02:21    712s] Total number of fetched objects 15182
[04/27 19:02:21    712s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:02:21    712s] End delay calculation. (MEM=1461.68 CPU=0:00:05.0 REAL=0:00:05.0)
[04/27 19:02:21    712s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1461.7M) ***
[04/27 19:02:22    712s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:11:53 mem=1461.7M)
[04/27 19:02:22    713s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.486  |
|           TNS (ns):| -33.036 |
|    Violating Paths:|   233   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.036   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.489%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1398.2M, totSessionCpu=0:11:53 **
[04/27 19:02:22    713s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:02:22    713s] ### Creating PhyDesignMc. totSessionCpu=0:11:53 mem=1398.2M
[04/27 19:02:22    713s] #spOpts: mergeVia=F 
[04/27 19:02:22    713s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:53 mem=1398.2M
[04/27 19:02:22    713s] *** Starting optimizing excluded clock nets MEM= 1428.2M) ***
[04/27 19:02:22    713s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1428.2M) ***
[04/27 19:02:22    713s] Begin: GigaOpt high fanout net optimization
[04/27 19:02:22    713s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:02:22    713s] Summary for sequential cells idenfication: 
[04/27 19:02:22    713s] Identified SBFF number: 3
[04/27 19:02:22    713s] Identified MBFF number: 0
[04/27 19:02:22    713s] Not identified SBFF number: 0
[04/27 19:02:22    713s] Not identified MBFF number: 0
[04/27 19:02:22    713s] Number of sequential cells which are not FFs: 1
[04/27 19:02:22    713s] 
[04/27 19:02:22    713s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:02:22    713s] ### Creating PhyDesignMc. totSessionCpu=0:11:53 mem=1438.2M
[04/27 19:02:22    713s] #spOpts: mergeVia=F 
[04/27 19:02:22    713s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:53 mem=1438.2M
[04/27 19:02:22    713s] ### Creating LA Mngr. totSessionCpu=0:11:53 mem=1438.2M
[04/27 19:02:22    713s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=1444.2M
[04/27 19:02:22    713s] ### Creating LA Mngr. totSessionCpu=0:11:54 mem=1489.5M
[04/27 19:02:22    713s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=1489.5M
[04/27 19:02:23    714s] +----------+---------+--------+--------+------------+--------+
[04/27 19:02:23    714s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:02:23    714s] +----------+---------+--------+--------+------------+--------+
[04/27 19:02:23    714s] |    35.49%|        -|  -0.485| -33.035|   0:00:00.0| 1604.0M|
[04/27 19:02:23    714s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:23    714s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:23    714s] |    35.49%|        -|  -0.485| -33.035|   0:00:00.0| 1604.0M|
[04/27 19:02:23    714s] +----------+---------+--------+--------+------------+--------+
[04/27 19:02:23    714s] 
[04/27 19:02:23    714s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1604.0M) ***
[04/27 19:02:23    714s] End: GigaOpt high fanout net optimization
[04/27 19:02:23    714s] Begin: GigaOpt DRV Optimization
[04/27 19:02:23    714s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/27 19:02:23    714s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:02:23    714s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:02:23    714s] ### Creating PhyDesignMc. totSessionCpu=0:11:54 mem=1578.9M
[04/27 19:02:23    714s] #spOpts: mergeVia=F 
[04/27 19:02:23    714s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:54 mem=1578.9M
[04/27 19:02:23    714s] ### Creating LA Mngr. totSessionCpu=0:11:54 mem=1578.9M
[04/27 19:02:23    714s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=1578.9M
[04/27 19:02:23    714s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:23    714s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:02:23    714s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:23    714s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:02:23    714s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:23    714s] Info: violation cost 1.535066 (cap = 1.535066, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:23    714s] |     0   |     0   |    23   |     23  |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  35.49  |            |           |
[04/27 19:02:23    714s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:23    714s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.49 |         22|          0|          3|  35.51  |   0:00:00.0|    1613.2M|
[04/27 19:02:23    714s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:23    714s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  35.51  |   0:00:00.0|    1613.2M|
[04/27 19:02:23    714s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:23    714s] 
[04/27 19:02:23    714s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1613.2M) ***
[04/27 19:02:23    714s] 
[04/27 19:02:24    714s] *** Starting refinePlace (0:11:55 mem=1613.2M) ***
[04/27 19:02:24    714s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:02:24    714s] Starting refinePlace ...
[04/27 19:02:24    714s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:24    714s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 19:02:24    714s] Density distribution unevenness ratio = 7.453%
[04/27 19:02:24    714s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:02:24    714s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1613.2MB) @(0:11:55 - 0:11:55).
[04/27 19:02:24    714s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:24    714s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:02:24    714s] Move report: legalization moves 25 insts, mean move: 11.52 um, max move: 34.80 um
[04/27 19:02:24    714s] 	Max move on inst (MCU_DUT/FE_OFC1930_curr_0): (3067.20, 3081.00) --> (3072.00, 3111.00)
[04/27 19:02:24    714s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1613.2MB) @(0:11:55 - 0:11:55).
[04/27 19:02:24    714s] Move report: Detail placement moves 25 insts, mean move: 11.52 um, max move: 34.80 um
[04/27 19:02:24    714s] 	Max move on inst (MCU_DUT/FE_OFC1930_curr_0): (3067.20, 3081.00) --> (3072.00, 3111.00)
[04/27 19:02:24    714s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1613.2MB
[04/27 19:02:24    714s] Statistics of distance of Instance movement in refine placement:
[04/27 19:02:24    714s]   maximum (X+Y) =        34.80 um
[04/27 19:02:24    714s]   inst (MCU_DUT/FE_OFC1930_curr_0) with max move: (3067.2, 3081) -> (3072, 3111)
[04/27 19:02:24    714s]   mean    (X+Y) =        11.52 um
[04/27 19:02:24    714s] Summary Report:
[04/27 19:02:24    714s] Instances move: 25 (out of 14849 movable)
[04/27 19:02:24    714s] Instances flipped: 0
[04/27 19:02:24    714s] Mean displacement: 11.52 um
[04/27 19:02:24    714s] Max displacement: 34.80 um (Instance: MCU_DUT/FE_OFC1930_curr_0) (3067.2, 3081) -> (3072, 3111)
[04/27 19:02:24    714s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:02:24    714s] Total instances moved : 25
[04/27 19:02:24    714s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:02:24    714s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1613.2MB
[04/27 19:02:24    714s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1613.2MB) @(0:11:55 - 0:11:55).
[04/27 19:02:24    714s] *** Finished refinePlace (0:11:55 mem=1613.2M) ***
[04/27 19:02:24    714s] *** maximum move = 34.80 um ***
[04/27 19:02:24    714s] *** Finished re-routing un-routed nets (1613.2M) ***
[04/27 19:02:24    715s] 
[04/27 19:02:24    715s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1613.2M) ***
[04/27 19:02:24    715s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[04/27 19:02:24    715s] End: GigaOpt DRV Optimization
[04/27 19:02:24    715s] GigaOpt: Cleaning up trial route
[04/27 19:02:24    715s] ### Creating LA Mngr. totSessionCpu=0:11:55 mem=1578.9M
[04/27 19:02:24    715s] ### Creating LA Mngr, finished. totSessionCpu=0:11:55 mem=1578.9M
[04/27 19:02:24    715s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:02:24    715s] [PSP] Started earlyGlobalRoute kernel
[04/27 19:02:24    715s] [PSP] Initial Peak syMemory usage = 1578.9 MB
[04/27 19:02:24    715s] (I)       Reading DB...
[04/27 19:02:24    715s] (I)       congestionReportName   : 
[04/27 19:02:24    715s] (I)       layerRangeFor2DCongestion : 
[04/27 19:02:24    715s] (I)       buildTerm2TermWires    : 1
[04/27 19:02:24    715s] (I)       doTrackAssignment      : 1
[04/27 19:02:24    715s] (I)       dumpBookshelfFiles     : 0
[04/27 19:02:24    715s] (I)       numThreads             : 1
[04/27 19:02:24    715s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:02:24    715s] (I)       honorPin               : false
[04/27 19:02:24    715s] (I)       honorPinGuide          : true
[04/27 19:02:24    715s] (I)       honorPartition         : false
[04/27 19:02:24    715s] (I)       allowPartitionCrossover: false
[04/27 19:02:24    715s] (I)       honorSingleEntry       : true
[04/27 19:02:24    715s] (I)       honorSingleEntryStrong : true
[04/27 19:02:24    715s] (I)       handleViaSpacingRule   : false
[04/27 19:02:24    715s] (I)       handleEolSpacingRule   : false
[04/27 19:02:24    715s] (I)       PDConstraint           : none
[04/27 19:02:24    715s] (I)       expBetterNDRHandling   : false
[04/27 19:02:24    715s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:02:24    715s] (I)       routingEffortLevel     : 3
[04/27 19:02:24    715s] (I)       effortLevel            : standard
[04/27 19:02:24    715s] [NR-eGR] minRouteLayer          : 2
[04/27 19:02:24    715s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:02:24    715s] (I)       numRowsPerGCell        : 1
[04/27 19:02:24    715s] (I)       speedUpLargeDesign     : 0
[04/27 19:02:24    715s] (I)       speedUpBlkViolationClean: 1
[04/27 19:02:24    715s] (I)       multiThreadingTA       : 1
[04/27 19:02:24    715s] (I)       blockedPinEscape       : 1
[04/27 19:02:24    715s] (I)       blkAwareLayerSwitching : 1
[04/27 19:02:24    715s] (I)       betterClockWireModeling: 1
[04/27 19:02:24    715s] (I)       congestionCleanMode    : 0
[04/27 19:02:24    715s] (I)       optimizationMode       : false
[04/27 19:02:24    715s] (I)       routeSecondPG          : false
[04/27 19:02:24    715s] (I)       punchThroughDistance   : 500.00
[04/27 19:02:24    715s] (I)       scenicBound            : 1.15
[04/27 19:02:24    715s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:02:24    715s] (I)       source-to-sink ratio   : 0.00
[04/27 19:02:24    715s] (I)       targetCongestionRatioH : 1.00
[04/27 19:02:24    715s] (I)       targetCongestionRatioV : 1.00
[04/27 19:02:24    715s] (I)       layerCongestionRatio   : 0.70
[04/27 19:02:24    715s] (I)       m1CongestionRatio      : 0.10
[04/27 19:02:24    715s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:02:24    715s] (I)       localRouteEffort       : 1.00
[04/27 19:02:24    715s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:02:24    715s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:02:24    715s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:02:24    715s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:02:24    715s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:02:24    715s] (I)       blockTrack             : 
[04/27 19:02:24    715s] (I)       routeVias              : 
[04/27 19:02:24    715s] (I)       readTROption           : true
[04/27 19:02:24    715s] (I)       extraSpacingFactor     : 1.00
[04/27 19:02:24    715s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:02:24    715s] (I)       routeSelectedNetsOnly  : false
[04/27 19:02:24    715s] (I)       before initializing RouteDB syMemory usage = 1578.9 MB
[04/27 19:02:24    715s] (I)       starting read tracks
[04/27 19:02:24    715s] (I)       build grid graph
[04/27 19:02:24    715s] (I)       build grid graph start
[04/27 19:02:24    715s] [NR-eGR] Layer1 has no routable track
[04/27 19:02:24    715s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:02:24    715s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:02:24    715s] (I)       build grid graph end
[04/27 19:02:24    715s] (I)       numViaLayers=2
[04/27 19:02:24    715s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:02:24    715s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:02:24    715s] (I)       end build via table
[04/27 19:02:24    715s] [NR-eGR] numRoutingBlks=0 numInstBlks=3372 numPGBlocks=306 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:02:24    715s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:02:24    715s] (I)       readDataFromPlaceDB
[04/27 19:02:24    715s] (I)       Read net information..
[04/27 19:02:24    715s] [NR-eGR] Read numTotalNets=15204  numIgnoredNets=0
[04/27 19:02:24    715s] (I)       Read testcase time = 0.010 seconds
[04/27 19:02:24    715s] 
[04/27 19:02:24    715s] (I)       build grid graph start
[04/27 19:02:24    715s] (I)       build grid graph end
[04/27 19:02:24    715s] (I)       Model blockage into capacity
[04/27 19:02:24    715s] (I)       Read numBlocks=31742  numPreroutedWires=0  numCapScreens=0
[04/27 19:02:24    715s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:02:24    715s] (I)       blocked area on Layer2 : 6223918140000  (30.84%)
[04/27 19:02:24    715s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:02:24    715s] (I)       Modeling time = 0.010 seconds
[04/27 19:02:24    715s] 
[04/27 19:02:24    715s] (I)       totalPins=46992  totalGlobalPin=45732 (97.32%)
[04/27 19:02:24    715s] (I)       Number of ignored nets = 0
[04/27 19:02:24    715s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:02:24    715s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:02:24    715s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:02:24    715s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 19:02:24    715s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:02:24    715s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1578.9 MB
[04/27 19:02:24    715s] (I)       Layer1  viaCost=200.00
[04/27 19:02:24    715s] (I)       Layer2  viaCost=100.00
[04/27 19:02:24    715s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:02:24    715s] (I)       routing area        :  (0, 0) - (4502400, 4482000)
[04/27 19:02:24    715s] (I)       core area           :  (50400, 51000) - (4452000, 4431000)
[04/27 19:02:24    715s] (I)       Site Width          :  2400  (dbu)
[04/27 19:02:24    715s] (I)       Row Height          : 30000  (dbu)
[04/27 19:02:24    715s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:02:24    715s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:02:24    715s] (I)       grid                :   150   149     3
[04/27 19:02:24    715s] (I)       vertical capacity   :     0 30000     0
[04/27 19:02:24    715s] (I)       horizontal capacity :     0     0 30000
[04/27 19:02:24    715s] (I)       Default wire width  :   900   900  1500
[04/27 19:02:24    715s] (I)       Default wire space  :   900   900   900
[04/27 19:02:24    715s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:02:24    715s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:02:24    715s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:02:24    715s] (I)       Total num of tracks :     0  1876  1494
[04/27 19:02:24    715s] (I)       Num of masks        :     1     1     1
[04/27 19:02:24    715s] (I)       Num of trim masks   :     0     0     0
[04/27 19:02:24    715s] (I)       --------------------------------------------------------
[04/27 19:02:24    715s] 
[04/27 19:02:24    715s] [NR-eGR] ============ Routing rule table ============
[04/27 19:02:24    715s] [NR-eGR] Rule id 0. Nets 15204 
[04/27 19:02:24    715s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:02:24    715s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:02:24    715s] [NR-eGR] ========================================
[04/27 19:02:24    715s] [NR-eGR] 
[04/27 19:02:24    715s] (I)       After initializing earlyGlobalRoute syMemory usage = 1578.9 MB
[04/27 19:02:24    715s] (I)       Loading and dumping file time : 0.11 seconds
[04/27 19:02:24    715s] (I)       ============= Initialization =============
[04/27 19:02:24    715s] (I)       total 2D Cap : 455804 = (224100 H, 231704 V)
[04/27 19:02:24    715s] [NR-eGR] Layer group 1: route 15204 net(s) in layer range [2, 3]
[04/27 19:02:24    715s] (I)       ============  Phase 1a Route ============
[04/27 19:02:24    715s] (I)       Phase 1a runs 0.03 seconds
[04/27 19:02:24    715s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/27 19:02:24    715s] (I)       Usage: 98387 = (44659 H, 53728 V) = (19.93% H, 23.19% V) = (1.340e+06um H, 1.612e+06um V)
[04/27 19:02:24    715s] (I)       
[04/27 19:02:24    715s] (I)       ============  Phase 1b Route ============
[04/27 19:02:24    715s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:02:24    715s] (I)       Usage: 98419 = (44688 H, 53731 V) = (19.94% H, 23.19% V) = (1.341e+06um H, 1.612e+06um V)
[04/27 19:02:24    715s] (I)       
[04/27 19:02:24    715s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.39% V. EstWL: 2.952570e+06um
[04/27 19:02:24    715s] (I)       ============  Phase 1c Route ============
[04/27 19:02:24    715s] (I)       Level2 Grid: 30 x 30
[04/27 19:02:24    715s] (I)       Phase 1c runs 0.00 seconds
[04/27 19:02:24    715s] (I)       Usage: 98421 = (44690 H, 53731 V) = (19.94% H, 23.19% V) = (1.341e+06um H, 1.612e+06um V)
[04/27 19:02:24    715s] (I)       
[04/27 19:02:24    715s] (I)       ============  Phase 1d Route ============
[04/27 19:02:24    715s] (I)       Phase 1d runs 0.01 seconds
[04/27 19:02:24    715s] (I)       Usage: 98422 = (44691 H, 53731 V) = (19.94% H, 23.19% V) = (1.341e+06um H, 1.612e+06um V)
[04/27 19:02:24    715s] (I)       
[04/27 19:02:24    715s] (I)       ============  Phase 1e Route ============
[04/27 19:02:24    715s] (I)       Phase 1e runs 0.00 seconds
[04/27 19:02:24    715s] (I)       Usage: 98422 = (44691 H, 53731 V) = (19.94% H, 23.19% V) = (1.341e+06um H, 1.612e+06um V)
[04/27 19:02:24    715s] (I)       
[04/27 19:02:24    715s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.37% V. EstWL: 2.952660e+06um
[04/27 19:02:24    715s] [NR-eGR] 
[04/27 19:02:24    715s] (I)       ============  Phase 1l Route ============
[04/27 19:02:24    715s] (I)       Phase 1l runs 0.03 seconds
[04/27 19:02:24    715s] (I)       Total Global Routing Runtime: 0.15 seconds
[04/27 19:02:24    715s] (I)       total 2D Cap : 460369 = (224100 H, 236269 V)
[04/27 19:02:24    715s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.45% V
[04/27 19:02:24    715s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.50% V
[04/27 19:02:24    715s] (I)       ============= track Assignment ============
[04/27 19:02:24    715s] (I)       extract Global 3D Wires
[04/27 19:02:24    715s] (I)       Extract Global WL : time=0.01
[04/27 19:02:24    715s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:02:24    715s] (I)       Initialization real time=0.00 seconds
[04/27 19:02:24    715s] (I)       Kernel real time=0.24 seconds
[04/27 19:02:24    715s] (I)       End Greedy Track Assignment
[04/27 19:02:24    715s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 46832
[04/27 19:02:24    715s] [NR-eGR] Layer2(metal2)(V) length: 1.677852e+06um, number of vias: 74349
[04/27 19:02:24    715s] [NR-eGR] Layer3(metal3)(H) length: 1.422775e+06um, number of vias: 0
[04/27 19:02:24    715s] [NR-eGR] Total length: 3.100627e+06um, number of vias: 121181
[04/27 19:02:25    715s] [NR-eGR] End Peak syMemory usage = 1432.8 MB
[04/27 19:02:25    715s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.80 seconds
[04/27 19:02:25    715s] GigaOpt: Cleaning up extraction
[04/27 19:02:25    715s] Extraction called for design 'Top_Level' of instances=14849 and nets=15961 using extraction engine 'preRoute' .
[04/27 19:02:25    715s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:02:25    715s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:02:25    715s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:02:25    715s] RC Extraction called in multi-corner(1) mode.
[04/27 19:02:25    715s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:02:25    715s]       RC Corner Indexes            0   
[04/27 19:02:25    715s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:02:25    715s] Resistance Scaling Factor    : 1.00000 
[04/27 19:02:25    715s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:02:25    715s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:02:25    715s] Shrink Factor                : 1.00000
[04/27 19:02:25    715s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:02:25    715s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:02:25    715s] Using capacitance table file ...
[04/27 19:02:25    715s] Updating RC grid for preRoute extraction ...
[04/27 19:02:25    715s] Initializing multi-corner capacitance tables ... 
[04/27 19:02:25    715s] Initializing multi-corner resistance tables ...
[04/27 19:02:25    716s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1430.332M)
[04/27 19:02:25    716s] GigaOpt: Cleaning up delay & timing
[04/27 19:02:25    716s] #################################################################################
[04/27 19:02:25    716s] # Design Stage: PreRoute
[04/27 19:02:25    716s] # Design Name: Top_Level
[04/27 19:02:25    716s] # Design Mode: 90nm
[04/27 19:02:25    716s] # Analysis Mode: MMMC OCV 
[04/27 19:02:25    716s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:25    716s] # Signoff Settings: SI Off 
[04/27 19:02:25    716s] #################################################################################
[04/27 19:02:25    716s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:25    716s] Calculate early delays in OCV mode...
[04/27 19:02:25    716s] Calculate late delays in OCV mode...
[04/27 19:02:25    716s] Topological Sorting (CPU = 0:00:00.0, MEM = 1432.6M, InitMEM = 1430.3M)
[04/27 19:02:36    727s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:02:36    727s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 375. 
[04/27 19:02:36    727s] Total number of fetched objects 15204
[04/27 19:02:36    727s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[04/27 19:02:36    727s] End delay calculation. (MEM=1483.96 CPU=0:00:11.1 REAL=0:00:11.0)
[04/27 19:02:36    727s] *** CDM Built up (cpu=0:00:11.8  real=0:00:11.0  mem= 1484.0M) ***
[04/27 19:02:37    728s] Begin: GigaOpt DRV Optimization (small scale fixing)
[04/27 19:02:37    728s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:02:37    728s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:02:37    728s] ### Creating PhyDesignMc. totSessionCpu=0:12:08 mem=1484.0M
[04/27 19:02:37    728s] Core basic site is core
[04/27 19:02:37    728s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:37    728s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:08 mem=1484.0M
[04/27 19:02:37    728s] ### Creating LA Mngr. totSessionCpu=0:12:08 mem=1484.0M
[04/27 19:02:37    728s] ### Creating LA Mngr, finished. totSessionCpu=0:12:08 mem=1484.0M
[04/27 19:02:37    728s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:37    728s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:02:37    728s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:37    728s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:02:37    728s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:38    728s] Info: violation cost 0.049331 (cap = 0.049331, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:38    728s] |     0   |     0   |     7   |      7  |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  35.51  |            |           |
[04/27 19:02:38    729s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:38    729s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.53 |          5|          0|          3|  35.52  |   0:00:00.0|    1577.3M|
[04/27 19:02:38    729s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:02:38    729s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  35.52  |   0:00:00.0|    1577.3M|
[04/27 19:02:38    729s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:02:38    729s] 
[04/27 19:02:38    729s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1577.3M) ***
[04/27 19:02:38    729s] 
[04/27 19:02:38    729s] *** Starting refinePlace (0:12:10 mem=1607.3M) ***
[04/27 19:02:38    729s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:02:38    729s] Starting refinePlace ...
[04/27 19:02:38    729s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:38    729s] default core: bins with density >  0.75 =    0 % ( 0 / 225 )
[04/27 19:02:38    729s] Density distribution unevenness ratio = 7.455%
[04/27 19:02:38    729s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:02:38    729s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1607.3MB) @(0:12:10 - 0:12:10).
[04/27 19:02:38    729s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:02:38    729s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:02:38    729s] Move report: legalization moves 2 insts, mean move: 4.80 um, max move: 4.80 um
[04/27 19:02:38    729s] 	Max move on inst (B1_DUT/FE_OFC1940_m10_6): (2433.60, 3021.00) --> (2438.40, 3021.00)
[04/27 19:02:38    729s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1607.3MB) @(0:12:10 - 0:12:10).
[04/27 19:02:38    729s] Move report: Detail placement moves 2 insts, mean move: 4.80 um, max move: 4.80 um
[04/27 19:02:38    729s] 	Max move on inst (B1_DUT/FE_OFC1940_m10_6): (2433.60, 3021.00) --> (2438.40, 3021.00)
[04/27 19:02:38    729s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1607.3MB
[04/27 19:02:38    729s] Statistics of distance of Instance movement in refine placement:
[04/27 19:02:38    729s]   maximum (X+Y) =         4.80 um
[04/27 19:02:38    729s]   inst (B1_DUT/FE_OFC1940_m10_6) with max move: (2433.6, 3021) -> (2438.4, 3021)
[04/27 19:02:38    729s]   mean    (X+Y) =         4.80 um
[04/27 19:02:38    729s] Summary Report:
[04/27 19:02:38    729s] Instances move: 2 (out of 14854 movable)
[04/27 19:02:38    729s] Instances flipped: 0
[04/27 19:02:38    729s] Mean displacement: 4.80 um
[04/27 19:02:38    729s] Max displacement: 4.80 um (Instance: B1_DUT/FE_OFC1940_m10_6) (2433.6, 3021) -> (2438.4, 3021)
[04/27 19:02:38    729s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:02:38    729s] Total instances moved : 2
[04/27 19:02:38    729s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:02:38    729s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1607.3MB
[04/27 19:02:38    729s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1607.3MB) @(0:12:10 - 0:12:10).
[04/27 19:02:38    729s] *** Finished refinePlace (0:12:10 mem=1607.3M) ***
[04/27 19:02:38    729s] *** maximum move = 4.80 um ***
[04/27 19:02:38    729s] *** Finished re-routing un-routed nets (1607.3M) ***
[04/27 19:02:39    729s] 
[04/27 19:02:39    729s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1607.3M) ***
[04/27 19:02:39    729s] End: GigaOpt DRV Optimization (small scale fixing)
[04/27 19:02:39    729s] GigaOpt: Cleaning up delay & timing
[04/27 19:02:39    730s] 
------------------------------------------------------------
     Summary (cpu=0.28min real=0.28min mem=1458.5M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.527  |
|           TNS (ns):| -41.802 |
|    Violating Paths:|   270   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1458.5M, totSessionCpu=0:12:10 **
[04/27 19:02:39    730s] Effort level <high> specified for reg2reg path_group
[04/27 19:02:39    730s] Reported timing to dir ./timingReports
[04/27 19:02:39    730s] **optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1460.5M, totSessionCpu=0:12:11 **
[04/27 19:02:41    731s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.527  | -0.527  | -0.345  |
|           TNS (ns):| -41.802 | -37.436 | -4.366  |
|    Violating Paths:|   270   |   257   |   13    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1458.5M, totSessionCpu=0:12:12 **
[04/27 19:02:41    731s] *** Finished optDesign ***
[04/27 19:02:41    731s] 
[04/27 19:02:41    731s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:25.4 real=0:00:25.1)
[04/27 19:02:41    731s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:02:41    732s] <CMD> clockDesign
[04/27 19:02:41    732s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[04/27 19:02:41    732s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/27 19:02:41    732s] <clockDesign CMD> ccopt_design -cts
[04/27 19:02:41    732s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 19:02:41    732s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/27 19:02:41    732s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 19:02:41    732s]                          [-em_ndr_rule <rule_name>]
[04/27 19:02:41    732s]                          [-input_stack_via_rule <rule_name>]
[04/27 19:02:41    732s]                          [-min_stack_layer <layer>] -name <string>
[04/27 19:02:41    732s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 19:02:41    732s]                          [-output_stack_via_rule <rule_name>]
[04/27 19:02:41    732s]                          [-shield_side {one_side both_side}]
[04/27 19:02:41    732s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 19:02:41    732s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 19:02:41    732s]                          [-em_ndr_rule <rule_name>]
[04/27 19:02:41    732s]                          [-input_stack_via_rule <rule_name>]
[04/27 19:02:41    732s]                          [-min_stack_layer <layer>] -name <string>
[04/27 19:02:41    732s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 19:02:41    732s]                          [-output_stack_via_rule <rule_name>]
[04/27 19:02:41    732s]                          [-shield_side {one_side both_side}]
[04/27 19:02:41    732s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 19:02:41    732s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[04/27 19:02:41    732s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[04/27 19:02:41    732s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[04/27 19:02:41    732s] For help on this property run 'set_ccopt_property -help route_type'
[04/27 19:02:41    732s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 19:02:41    732s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1409.8M, totSessionCpu=0:12:12 **
[04/27 19:02:41    732s] **ERROR: (IMPCK-9000):	
[04/27 19:02:41    732s] *** Summary of all messages that are not suppressed in this session:
[04/27 19:02:41    732s] Severity  ID               Count  Summary                                  
[04/27 19:02:41    732s] ERROR     IMPCK-9000           1  %s                                       
[04/27 19:02:41    732s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[04/27 19:02:41    732s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[04/27 19:02:41    732s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[04/27 19:02:41    732s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[04/27 19:02:41    732s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[04/27 19:02:41    732s] *** Message Summary: 0 warning(s), 8 error(s)
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] <CMD> trialRoute
[04/27 19:02:41    732s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:02:41    732s] Set wireMPool w/ noThreadCheck
[04/27 19:02:41    732s] *** Starting trialRoute (mem=1409.8M) ***
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Using hname+ instead name for net compare
[04/27 19:02:41    732s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 19:02:41    732s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 19:02:41    732s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 19:02:41    732s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1409.8M)
[04/27 19:02:41    732s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Nr of prerouted/Fixed nets = 0
[04/27 19:02:41    732s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 19:02:41    732s] routingBox: (0 0) (4502400 4482000)
[04/27 19:02:41    732s] coreBox:    (50400 51000) (4452000 4431000)
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1409.8M):
[04/27 19:02:41    732s] Est net length = 2.952e+06um = 1.349e+06H + 1.603e+06V
[04/27 19:02:41    732s] Usage: (23.8%H 37.0%V) = (1.576e+06um 2.824e+06um) = (130909 94153)
[04/27 19:02:41    732s] Obstruct: 540 = 0 (0.0%H) + 540 (1.0%V)
[04/27 19:02:41    732s] Overflow: 2090 = 21 (0.04% H) + 2069 (3.79% V)
[04/27 19:02:41    732s] Number obstruct path=4 reroute=0
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1409.8M):
[04/27 19:02:41    732s] Usage: (23.7%H 37.0%V) = (1.571e+06um 2.824e+06um) = (130525 94151)
[04/27 19:02:41    732s] Overflow: 2030 = 4 (0.01% H) + 2026 (3.71% V)
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1409.8M):
[04/27 19:02:41    732s] Usage: (23.7%H 37.1%V) = (1.567e+06um 2.828e+06um) = (130196 94276)
[04/27 19:02:41    732s] Overflow: 1929 = 4 (0.01% H) + 1925 (3.52% V)
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1409.8M):
[04/27 19:02:41    732s] Usage: (23.7%H 37.2%V) = (1.571e+06um 2.836e+06um) = (130493 94562)
[04/27 19:02:41    732s] Overflow: 1416 = 0 (0.00% H) + 1416 (2.59% V)
[04/27 19:02:41    732s] 
[04/27 19:02:41    732s] Phase 1a-1d Overflow: 0.00% H + 2.59% V (0:00:00.4 1409.8M)

[04/27 19:02:41    732s] 
[04/27 19:02:42    732s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1409.8M):
[04/27 19:02:42    732s] Usage: (23.8%H 37.3%V) = (1.577e+06um 2.846e+06um) = (130998 94881)
[04/27 19:02:42    732s] Overflow: 1062 = 0 (0.00% H) + 1062 (1.94% V)
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1409.8M):
[04/27 19:02:42    732s] Usage: (24.0%H 37.5%V) = (1.590e+06um 2.861e+06um) = (132026 95386)
[04/27 19:02:42    732s] Overflow: 500 = 0 (0.00% H) + 500 (0.91% V)
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Congestion distribution:
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Remain	cntH		cntV
[04/27 19:02:42    732s] --------------------------------------
[04/27 19:02:42    732s]  -2:	0	 0.00%	2	 0.00%
[04/27 19:02:42    732s]  -1:	0	 0.00%	497	 0.91%
[04/27 19:02:42    732s] --------------------------------------
[04/27 19:02:42    732s]   0:	4	 0.01%	5660	10.35%
[04/27 19:02:42    732s]   1:	5	 0.01%	5077	 9.29%
[04/27 19:02:42    732s]   2:	52	 0.09%	8601	15.74%
[04/27 19:02:42    732s]   3:	285	 0.52%	12559	22.98%
[04/27 19:02:42    732s]   4:	1156	 2.09%	12972	23.73%
[04/27 19:02:42    732s]   5:	53698	97.28%	9292	17.00%
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Phase 1e-1f Overflow: 0.00% H + 0.91% V (0:00:00.1 1409.8M)

[04/27 19:02:42    732s] Global route (cpu=0.5s real=0.5s 1409.8M)
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] *** After '-updateRemainTrks' operation: 
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Usage: (24.0%H 37.5%V) = (1.590e+06um 2.861e+06um) = (132026 95386)
[04/27 19:02:42    732s] Overflow: 500 = 0 (0.00% H) + 500 (0.91% V)
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Phase 1l Overflow: 0.00% H + 0.91% V (0:00:00.0 1409.8M)

[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Congestion distribution:
[04/27 19:02:42    732s] 
[04/27 19:02:42    732s] Remain	cntH		cntV
[04/27 19:02:42    732s] --------------------------------------
[04/27 19:02:42    732s]  -2:	0	 0.00%	2	 0.00%
[04/27 19:02:42    732s]  -1:	0	 0.00%	497	 0.91%
[04/27 19:02:42    732s] --------------------------------------
[04/27 19:02:42    732s]   0:	4	 0.01%	5660	10.35%
[04/27 19:02:42    732s]   1:	5	 0.01%	5077	 9.29%
[04/27 19:02:42    732s]   2:	52	 0.09%	8601	15.74%
[04/27 19:02:42    732s]   3:	285	 0.52%	12559	22.98%
[04/27 19:02:42    732s]   4:	1156	 2.09%	12972	23.73%
[04/27 19:02:42    732s]   5:	53698	97.28%	9292	17.00%
[04/27 19:02:42    732s] 
[04/27 19:02:42    733s] Starting trMTInitAdjWires in ST mode ...
[04/27 19:02:42    733s] 
[04/27 19:02:42    733s] *** Completed Phase 1 route (cpu=0:00:00.8 real=0:00:00.7 1409.8M) ***
[04/27 19:02:42    733s] 
[04/27 19:02:42    733s] Using trMTFlushLazyWireDel= 1
[04/27 19:02:42    733s] Not using mpools for CRoute
[04/27 19:02:42    733s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 19:02:42    733s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=1409.8M)
[04/27 19:02:42    733s] Not using mpools for CRoute
[04/27 19:02:42    733s] Remain wire count= 64 (w/term= 64)
[04/27 19:02:42    733s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=1409.8M)
[04/27 19:02:42    733s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 19:02:42    733s] Cleanup real= 0:00:00.1
[04/27 19:02:42    733s] Phase 2 total (cpu=0:00:00.5 real=0:00:00.5 mem=1409.8M)
[04/27 19:02:42    733s] 
[04/27 19:02:42    733s] Total length: 3.011e+06um, number of vias: 92770
[04/27 19:02:42    733s] M1(H) length: 0.000e+00um, number of vias: 46842
[04/27 19:02:42    733s] M2(V) length: 1.670e+06um, number of vias: 45928
[04/27 19:02:42    733s] M3(H) length: 1.341e+06um
[04/27 19:02:42    733s] *** Completed Phase 2 route (cpu=0:00:00.5 real=0:00:00.5 1409.8M) ***
[04/27 19:02:42    733s] 
[04/27 19:02:42    733s] Skipping QALenRecalc
[04/27 19:02:42    733s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 19:02:42    733s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 19:02:42    733s] *** Finished all Phases (cpu=0:00:01.3 mem=1409.8M) ***
[04/27 19:02:42    733s] trMTFlushLazyWireDel was already disabled
[04/27 19:02:42    733s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 19:02:42    733s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 19:02:42    733s] Starting trMTRemoveAntenna in ST mode ...
[04/27 19:02:42    733s] Peak Memory Usage was 1409.8M 
[04/27 19:02:42    733s] TrialRoute+GlbRouteEst total runtime= +0:00:01.4 = 0:00:05.5
[04/27 19:02:42    733s]   TrialRoute full (called 4x) runtime= 0:00:04.8
[04/27 19:02:42    733s]   GlbRouteEst (called 6x) runtime= 0:00:00.7
[04/27 19:02:42    733s] *** Finished trialRoute (cpu=0:00:01.3 mem=1409.8M) ***
[04/27 19:02:42    733s] 
[04/27 19:02:42    733s] Set wireMPool w/ threadCheck
[04/27 19:02:42    733s] <CMD> timeDesign -postCTS
[04/27 19:02:43    733s] Start to check current routing status for nets...
[04/27 19:02:43    733s] Using hname+ instead name for net compare
[04/27 19:02:43    734s] All nets are already routed correctly.
[04/27 19:02:43    734s] End to check current routing status for nets (mem=1409.8M)
[04/27 19:02:43    734s] Extraction called for design 'Top_Level' of instances=14854 and nets=15966 using extraction engine 'preRoute' .
[04/27 19:02:43    734s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:02:43    734s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:02:43    734s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:02:43    734s] RC Extraction called in multi-corner(1) mode.
[04/27 19:02:43    734s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:02:43    734s]       RC Corner Indexes            0   
[04/27 19:02:43    734s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:02:43    734s] Resistance Scaling Factor    : 1.00000 
[04/27 19:02:43    734s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:02:43    734s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:02:43    734s] Shrink Factor                : 1.00000
[04/27 19:02:43    734s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:02:43    734s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:02:43    734s] Using capacitance table file ...
[04/27 19:02:43    734s] Updating RC grid for preRoute extraction ...
[04/27 19:02:43    734s] Initializing multi-corner capacitance tables ... 
[04/27 19:02:43    734s] Initializing multi-corner resistance tables ...
[04/27 19:02:43    734s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1409.754M)
[04/27 19:02:43    734s] Effort level <high> specified for reg2reg path_group
[04/27 19:02:43    734s] #################################################################################
[04/27 19:02:43    734s] # Design Stage: PreRoute
[04/27 19:02:43    734s] # Design Name: Top_Level
[04/27 19:02:43    734s] # Design Mode: 90nm
[04/27 19:02:43    734s] # Analysis Mode: MMMC OCV 
[04/27 19:02:43    734s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:43    734s] # Signoff Settings: SI On 
[04/27 19:02:43    734s] #################################################################################
[04/27 19:02:43    734s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:43    734s] Calculate early delays in OCV mode...
[04/27 19:02:43    734s] Calculate late delays in OCV mode...
[04/27 19:02:43    734s] Topological Sorting (CPU = 0:00:00.0, MEM = 1413.0M, InitMEM = 1410.8M)
[04/27 19:02:48    739s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:02:48    739s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 376. 
[04/27 19:02:48    739s] Total number of fetched objects 15209
[04/27 19:02:48    739s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:02:48    739s] End delay calculation. (MEM=1464.67 CPU=0:00:05.0 REAL=0:00:05.0)
[04/27 19:02:48    739s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1464.7M) ***
[04/27 19:02:49    740s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:12:20 mem=1464.7M)
[04/27 19:02:50    740s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.612  |
|           TNS (ns):| -30.996 | -30.996 |  0.000  |
|    Violating Paths:|   216   |   216   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
Routing Overflow: 0.00% H and 0.91% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 19:02:50    741s] Total CPU time: 7.43 sec
[04/27 19:02:50    741s] Total Real time: 8.0 sec
[04/27 19:02:50    741s] Total Memory Usage: 1402.152344 Mbytes
[04/27 19:02:50    741s] <CMD> setExtractRCMode -assumeMetFill
[04/27 19:02:50    741s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 19:02:50    741s] Type 'man IMPEXT-3493' for more detail.
[04/27 19:02:50    741s] <CMD> extractRC -outfile encounter.cap
[04/27 19:02:50    741s] Extraction called for design 'Top_Level' of instances=14854 and nets=15966 using extraction engine 'preRoute' .
[04/27 19:02:50    741s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:02:50    741s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:02:50    741s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:02:50    741s] RC Extraction called in multi-corner(1) mode.
[04/27 19:02:50    741s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:02:50    741s]       RC Corner Indexes            0   
[04/27 19:02:50    741s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:02:50    741s] Resistance Scaling Factor    : 1.00000 
[04/27 19:02:50    741s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:02:50    741s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:02:50    741s] Shrink Factor                : 1.00000
[04/27 19:02:50    741s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:02:50    741s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:02:50    741s] Using capacitance table file ...
[04/27 19:02:50    741s] Updating RC grid for preRoute extraction ...
[04/27 19:02:50    741s] Initializing multi-corner capacitance tables ... 
[04/27 19:02:50    741s] Initializing multi-corner resistance tables ...
[04/27 19:02:50    741s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1402.152M)
[04/27 19:02:50    741s] <CMD> setOptMode -yieldEffort none
[04/27 19:02:50    741s] <CMD> setOptMode -highEffort
[04/27 19:02:50    741s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 19:02:50    741s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:02:50    741s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:02:50    741s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:02:50    741s] <CMD> setOptMode -noSimplifyNetlist
[04/27 19:02:50    741s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 19:02:50    741s] <CMD> optDesign -postCTS -hold
[04/27 19:02:50    741s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:02:50    741s] GigaOpt running with 1 threads.
[04/27 19:02:50    741s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:02:50    741s] #spOpts: mergeVia=F 
[04/27 19:02:50    741s] Core basic site is core
[04/27 19:02:50    741s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:50    741s] #spOpts: mergeVia=F 
[04/27 19:02:50    741s] #spOpts: mergeVia=F 
[04/27 19:02:51    741s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:02:51    741s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:02:51    741s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:02:51    741s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:02:51    741s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:02:51    741s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:02:51    741s] 	...
[04/27 19:02:51    741s] 	Reporting only the 20 first cells found...
[04/27 19:02:51    741s] 
[04/27 19:02:51    741s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1419.8M, totSessionCpu=0:12:22 **
[04/27 19:02:51    741s] *** optDesign -postCTS ***
[04/27 19:02:51    741s] DRC Margin: user margin 0.0
[04/27 19:02:51    741s] Hold Target Slack: user slack 0
[04/27 19:02:51    741s] Setup Target Slack: user slack 0;
[04/27 19:02:51    741s] Summary for sequential cells idenfication: 
[04/27 19:02:51    741s] Identified SBFF number: 3
[04/27 19:02:51    741s] Identified MBFF number: 0
[04/27 19:02:51    741s] Not identified SBFF number: 0
[04/27 19:02:51    741s] Not identified MBFF number: 0
[04/27 19:02:51    741s] Number of sequential cells which are not FFs: 1
[04/27 19:02:51    741s] 
[04/27 19:02:51    741s] Start to check current routing status for nets...
[04/27 19:02:51    741s] Using hname+ instead name for net compare
[04/27 19:02:51    742s] All nets are already routed correctly.
[04/27 19:02:51    742s] End to check current routing status for nets (mem=1419.8M)
[04/27 19:02:51    742s] ### Creating LA Mngr. totSessionCpu=0:12:22 mem=1486.6M
[04/27 19:02:51    742s] ### Creating LA Mngr, finished. totSessionCpu=0:12:22 mem=1486.6M
[04/27 19:02:51    742s] Compute RC Scale Done ...
[04/27 19:02:51    742s] *info: All cells identified as Buffer and Delay cells:
[04/27 19:02:51    742s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[04/27 19:02:51    742s] *info: ------------------------------------------------------------------
[04/27 19:02:51    742s] *info: (dly) CLKBUF3           -  osu05_stdcells
[04/27 19:02:51    742s] *info: (dly) CLKBUF2           -  osu05_stdcells
[04/27 19:02:51    742s] *info: (buf) BUFX2             -  osu05_stdcells
[04/27 19:02:51    742s] *info: (buf) BUFX4             -  osu05_stdcells
[04/27 19:02:51    742s] *info: (buf) CLKBUF1           -  osu05_stdcells
[04/27 19:02:51    742s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:02:51    742s] ### Creating PhyDesignMc. totSessionCpu=0:12:22 mem=1527.0M
[04/27 19:02:51    742s] #spOpts: mergeVia=F 
[04/27 19:02:51    742s] Core basic site is core
[04/27 19:02:51    742s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:02:51    742s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:22 mem=1527.0M
[04/27 19:02:51    742s] GigaOpt Hold Optimizer is used
[04/27 19:02:51    742s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:12:23 mem=1521.0M ***
[04/27 19:02:51    742s] Effort level <high> specified for reg2reg path_group
[04/27 19:02:51    742s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 19:02:51    742s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 19:02:51    742s] #################################################################################
[04/27 19:02:51    742s] # Design Stage: PreRoute
[04/27 19:02:51    742s] # Design Name: Top_Level
[04/27 19:02:51    742s] # Design Mode: 90nm
[04/27 19:02:51    742s] # Analysis Mode: MMMC OCV 
[04/27 19:02:51    742s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:51    742s] # Signoff Settings: SI On 
[04/27 19:02:51    742s] #################################################################################
[04/27 19:02:51    742s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:51    742s] Calculate late delays in OCV mode...
[04/27 19:02:51    742s] Calculate early delays in OCV mode...
[04/27 19:02:51    742s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 19:02:51    742s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:02:51    742s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15208. 
[04/27 19:02:51    742s] Total number of fetched objects 15209
[04/27 19:02:51    742s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 19:02:51    742s] End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:05.0)
[04/27 19:02:51    742s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[04/27 19:02:51    742s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:18.4 mem=0.0M)
[04/27 19:02:51    742s] Done building cte hold timing graph (fixHold) cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:18.4 mem=0.0M ***
[04/27 19:02:51    742s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:00:19.0 mem=0.0M ***
[04/27 19:02:58    748s]  
_______________________________________________________________________
[04/27 19:02:58    748s] #################################################################################
[04/27 19:02:58    748s] # Design Stage: PreRoute
[04/27 19:02:58    748s] # Design Name: Top_Level
[04/27 19:02:58    748s] # Design Mode: 90nm
[04/27 19:02:58    748s] # Analysis Mode: MMMC OCV 
[04/27 19:02:58    748s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:02:58    748s] # Signoff Settings: SI On 
[04/27 19:02:58    748s] #################################################################################
[04/27 19:02:59    749s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:02:59    749s] Calculate early delays in OCV mode...
[04/27 19:02:59    749s] Calculate late delays in OCV mode...
[04/27 19:02:59    749s] Topological Sorting (CPU = 0:00:00.0, MEM = 1519.0M, InitMEM = 1519.0M)
[04/27 19:03:04    753s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:03:04    753s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 376. 
[04/27 19:03:04    753s] Total number of fetched objects 15209
[04/27 19:03:04    754s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:03:04    754s] End delay calculation. (MEM=1513.4 CPU=0:00:05.0 REAL=0:00:05.0)
[04/27 19:03:04    754s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1513.4M) ***
[04/27 19:03:04    754s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:12:35 mem=1513.4M)
[04/27 19:03:04    754s] Done building cte setup timing graph (fixHold) cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:12:35 mem=1513.4M ***
[04/27 19:03:05    755s] *info: category slack lower bound [L -486.0] default
[04/27 19:03:05    755s] *info: category slack lower bound [H -486.0] reg2reg 
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]          WNS    reg2regWNS
[04/27 19:03:05    755s]    -0.486 ns     -0.486 ns
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.612  |
|           TNS (ns):| -30.996 | -30.996 |  0.000  |
|    Violating Paths:|   216   |   216   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.495  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[04/27 19:03:05    755s] Identified SBFF number: 3
[04/27 19:03:05    755s] Identified MBFF number: 0
[04/27 19:03:05    755s] Not identified SBFF number: 0
[04/27 19:03:05    755s] Not identified MBFF number: 0
[04/27 19:03:05    755s] Number of sequential cells which are not FFs: 1
[04/27 19:03:05    755s] 
[04/27 19:03:05    755s] Summary for sequential cells idenfication: 
[04/27 19:03:05    755s] Identified SBFF number: 3
[04/27 19:03:05    755s] Identified MBFF number: 0
[04/27 19:03:05    755s] Not identified SBFF number: 0
[04/27 19:03:05    755s] Not identified MBFF number: 0
[04/27 19:03:05    755s] Number of sequential cells which are not FFs: 1
[04/27 19:03:05    755s] 
[04/27 19:03:05    755s] 
[04/27 19:03:05    755s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[04/27 19:03:05    755s] *Info: worst delay setup view: osu05
[04/27 19:03:05    755s] Footprint list for hold buffering (delay unit: ps)
[04/27 19:03:05    755s] =================================================================
[04/27 19:03:05    755s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/27 19:03:05    755s] ------------------------------------------------------------------
[04/27 19:03:05    755s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[04/27 19:03:05    755s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[04/27 19:03:05    755s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[04/27 19:03:05    755s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[04/27 19:03:05    755s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[04/27 19:03:05    755s] =================================================================
[04/27 19:03:05    755s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1442.9M, totSessionCpu=0:12:36 **
[04/27 19:03:05    755s] ### Creating LA Mngr. totSessionCpu=0:12:36 mem=1442.9M
[04/27 19:03:05    755s] ### Creating LA Mngr, finished. totSessionCpu=0:12:36 mem=1442.9M
[04/27 19:03:05    755s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[04/27 19:03:05    755s] *info: Run optDesign holdfix with 1 thread.
[04/27 19:03:05    755s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]    Hold Timing Summary  - Initial 
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]  Target slack: 0.000 ns
[04/27 19:03:05    755s] View: osu05 
[04/27 19:03:05    755s] 	WNS: 0.092 
[04/27 19:03:05    755s] 	TNS: 0.000 
[04/27 19:03:05    755s] 	VP: 0 
[04/27 19:03:05    755s] 	Worst hold path end point: AHB_DUT/I/greyscale_data_reg[10]/D 
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]    Setup Timing Summary  - Initial 
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s]  Target slack: 0.000 ns
[04/27 19:03:05    755s] View: osu05 
[04/27 19:03:05    755s] 	WNS: -0.486 
[04/27 19:03:05    755s] 	TNS: -30.996 
[04/27 19:03:05    755s] 	VP: 216 
[04/27 19:03:05    755s] 	Worst setup path end point:AHB_DUT/III/o_raddr_reg[30]/D 
[04/27 19:03:05    755s] --------------------------------------------------- 
[04/27 19:03:05    755s] *** Hold timing is met. Hold fixing is not needed 
[04/27 19:03:05    755s] Reported timing to dir ./timingReports
[04/27 19:03:05    755s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1442.9M, totSessionCpu=0:12:36 **
[04/27 19:03:06    755s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 19:03:06    755s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 19:03:06    755s] #################################################################################
[04/27 19:03:06    755s] # Design Stage: PreRoute
[04/27 19:03:06    755s] # Design Name: Top_Level
[04/27 19:03:06    755s] # Design Mode: 90nm
[04/27 19:03:06    755s] # Analysis Mode: MMMC OCV 
[04/27 19:03:06    755s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:03:06    755s] # Signoff Settings: SI On 
[04/27 19:03:06    755s] #################################################################################
[04/27 19:03:06    755s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:03:06    755s] Calculate late delays in OCV mode...
[04/27 19:03:06    755s] Calculate early delays in OCV mode...
[04/27 19:03:06    755s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 19:03:06    755s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:03:06    755s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15208. 
[04/27 19:03:06    755s] Total number of fetched objects 15209
[04/27 19:03:06    755s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/27 19:03:06    755s] End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:05.0)
[04/27 19:03:06    755s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[04/27 19:03:06    755s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:00:24.1 mem=0.0M)
[04/27 19:03:12    761s]  
_______________________________________________________________________
[04/27 19:03:13    762s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.612  |
|           TNS (ns):| -30.996 | -30.996 |  0.000  |
|    Violating Paths:|   216   |   216   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.495  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
Routing Overflow: 0.00% H and 0.91% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:07.1, REAL=0:00:08.0, MEM=1446.9M
[04/27 19:03:13    762s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1442.9M, totSessionCpu=0:12:43 **
[04/27 19:03:13    762s] *** Finished optDesign ***
[04/27 19:03:13    762s] 
[04/27 19:03:13    762s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:21.2 real=0:00:22.6)
[04/27 19:03:13    762s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:03:13    763s] <CMD> optDesign -postCTS -drv
[04/27 19:03:13    763s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:03:13    763s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 19:03:13    763s] Core basic site is core
[04/27 19:03:13    763s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:03:14    763s] #spOpts: mergeVia=F 
[04/27 19:03:14    763s] GigaOpt running with 1 threads.
[04/27 19:03:14    763s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:03:14    763s] #spOpts: mergeVia=F 
[04/27 19:03:14    763s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:03:14    763s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:03:14    763s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:03:14    763s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:03:14    763s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:03:14    763s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:03:14    763s] 	...
[04/27 19:03:14    763s] 	Reporting only the 20 first cells found...
[04/27 19:03:14    763s] 
[04/27 19:03:14    763s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1421.8M, totSessionCpu=0:12:44 **
[04/27 19:03:14    763s] *** optDesign -postCTS ***
[04/27 19:03:14    763s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 19:03:14    763s] Hold Target Slack: user slack 0
[04/27 19:03:14    763s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 19:03:14    763s] Multi-VT timing optimization disabled based on library information.
[04/27 19:03:14    763s] Summary for sequential cells idenfication: 
[04/27 19:03:14    763s] Identified SBFF number: 3
[04/27 19:03:14    763s] Identified MBFF number: 0
[04/27 19:03:14    763s] Not identified SBFF number: 0
[04/27 19:03:14    763s] Not identified MBFF number: 0
[04/27 19:03:14    763s] Number of sequential cells which are not FFs: 1
[04/27 19:03:14    763s] 
[04/27 19:03:14    763s] Start to check current routing status for nets...
[04/27 19:03:14    763s] Using hname+ instead name for net compare
[04/27 19:03:14    764s] All nets are already routed correctly.
[04/27 19:03:14    764s] End to check current routing status for nets (mem=1421.8M)
[04/27 19:03:14    764s] #################################################################################
[04/27 19:03:14    764s] # Design Stage: PreRoute
[04/27 19:03:14    764s] # Design Name: Top_Level
[04/27 19:03:14    764s] # Design Mode: 90nm
[04/27 19:03:14    764s] # Analysis Mode: MMMC OCV 
[04/27 19:03:14    764s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:03:14    764s] # Signoff Settings: SI Off 
[04/27 19:03:14    764s] #################################################################################
[04/27 19:03:14    764s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:03:14    764s] Calculate early delays in OCV mode...
[04/27 19:03:14    764s] Calculate late delays in OCV mode...
[04/27 19:03:14    764s] Topological Sorting (CPU = 0:00:00.0, MEM = 1422.1M, InitMEM = 1419.8M)
[04/27 19:03:19    769s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:03:19    769s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 376. 
[04/27 19:03:19    769s] Total number of fetched objects 15209
[04/27 19:03:19    769s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:03:19    769s] End delay calculation. (MEM=1467.69 CPU=0:00:04.9 REAL=0:00:05.0)
[04/27 19:03:19    769s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1467.7M) ***
[04/27 19:03:20    769s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:12:50 mem=1467.7M)
[04/27 19:03:20    770s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.486  |
|           TNS (ns):| -30.996 |
|    Violating Paths:|   216   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1402.2M, totSessionCpu=0:12:50 **
[04/27 19:03:20    770s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:03:20    770s] ### Creating PhyDesignMc. totSessionCpu=0:12:50 mem=1402.2M
[04/27 19:03:20    770s] #spOpts: mergeVia=F 
[04/27 19:03:20    770s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:50 mem=1402.2M
[04/27 19:03:20    770s] *** Starting optimizing excluded clock nets MEM= 1432.2M) ***
[04/27 19:03:20    770s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1432.2M) ***
[04/27 19:03:20    770s] *** Starting optimizing excluded clock nets MEM= 1432.2M) ***
[04/27 19:03:20    770s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1432.2M) ***
[04/27 19:03:20    770s] Effort level <high> specified for reg2reg path_group
[04/27 19:03:21    770s] Reported timing to dir ./timingReports
[04/27 19:03:21    770s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1438.2M, totSessionCpu=0:12:51 **
[04/27 19:03:22    772s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.486  | -0.486  |  0.612  |
|           TNS (ns):| -30.996 | -30.996 |  0.000  |
|    Violating Paths:|   216   |   216   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
Routing Overflow: 0.00% H and 0.91% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1436.2M, totSessionCpu=0:12:52 **
[04/27 19:03:22    772s] *** Finished optDesign ***
[04/27 19:03:22    772s] 
[04/27 19:03:22    772s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:08.4 real=0:00:08.4)
[04/27 19:03:22    772s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:03:22    772s] <CMD> all_hold_analysis_views
[04/27 19:03:22    772s] <CMD> all_setup_analysis_views
[04/27 19:03:22    772s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/27 19:03:22    772s] Checking spec file integrity...
[04/27 19:03:22    772s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[04/27 19:03:22    772s] a) clock tree synthesis is not yet run, or
[04/27 19:03:22    772s] b) clock specification file does not contain AutoCTSRootPin statement, or
[04/27 19:03:22    772s] c) clock specification file mis-spelled clock name
[04/27 19:03:22    772s] 
[04/27 19:03:22    772s] Please correct above error(s) before running CTS.
[04/27 19:03:22    772s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1413.8M) ***
[04/27 19:03:22    772s] <CMD> addFiller -cell FILL
[04/27 19:03:23    772s] Core basic site is core
[04/27 19:03:23    772s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:03:23    772s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/27 19:03:25    774s] *INFO: Adding fillers to top-module.
[04/27 19:03:25    774s] *INFO:   Added 172657 filler insts (cell FILL / prefix FILLER).
[04/27 19:03:25    774s] *INFO: Total 172657 filler insts added - prefix FILLER (CPU: 0:00:02.5).
[04/27 19:03:25    774s] For 172657 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/27 19:03:25    774s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[04/27 19:03:25    774s] <CMD> globalNetConnect vdd -type tiehi
[04/27 19:03:25    774s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[04/27 19:03:25    774s] <CMD> globalNetConnect gnd -type tielo
[04/27 19:03:25    774s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[04/27 19:03:25    774s] <CMD> sroute
[04/27 19:03:25    775s] #- Begin sroute (date=04/27 19:03:25, mem=1407.8M)
[04/27 19:03:26    775s] *** Begin SPECIAL ROUTE on Thu Apr 27 19:03:26 2017 ***
[04/27 19:03:26    775s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 19:03:26    775s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 19:03:26    775s] 
[04/27 19:03:26    775s] Begin option processing ...
[04/27 19:03:26    775s] srouteConnectPowerBump set to false
[04/27 19:03:26    775s] routeSpecial set to true
[04/27 19:03:26    775s] srouteConnectConverterPin set to false
[04/27 19:03:26    775s] srouteFollowCorePinEnd set to 3
[04/27 19:03:26    775s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 19:03:26    775s] sroutePadPinAllPorts set to true
[04/27 19:03:26    775s] sroutePreserveExistingRoutes set to true
[04/27 19:03:26    775s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 19:03:26    775s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2291.00 megs.
[04/27 19:03:26    775s] 
[04/27 19:03:26    775s] Reading DB technology information...
[04/27 19:03:26    775s] Finished reading DB technology information.
[04/27 19:03:26    775s] Reading floorplan and netlist information...
[04/27 19:03:26    776s] Finished reading floorplan and netlist information.
[04/27 19:03:27    776s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 19:03:27    776s] Read in 34 macros, 26 used
[04/27 19:03:27    776s] Read in 187511 components
[04/27 19:03:27    776s]   187511 core components: 0 unplaced, 187511 placed, 0 fixed
[04/27 19:03:27    776s] Read in 198 physical pins
[04/27 19:03:27    776s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 19:03:27    776s] Read in 198 nets
[04/27 19:03:27    776s] Read in 2 special nets, 2 routed
[04/27 19:03:27    776s] Read in 375220 terminals
[04/27 19:03:27    776s] Begin power routing ...
[04/27 19:03:27    776s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 19:03:27    776s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:03:27    776s] Type 'man IMPSR-1256' for more detail.
[04/27 19:03:27    776s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:03:27    776s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 19:03:27    776s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:03:27    776s] Type 'man IMPSR-1256' for more detail.
[04/27 19:03:27    776s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:03:40    789s] CPU time for FollowPin 12 seconds
[04/27 19:03:53    803s] CPU time for FollowPin 13 seconds
[04/27 19:03:54    803s]   Number of IO ports routed: 0
[04/27 19:03:54    803s]   Number of Block ports routed: 0
[04/27 19:03:54    803s]   Number of Stripe ports routed: 0
[04/27 19:03:54    803s]   Number of Core ports routed: 0
[04/27 19:03:54    803s]   Number of Pad ports routed: 0
[04/27 19:03:54    803s]   Number of Power Bump ports routed: 0
[04/27 19:03:54    803s] End power routing: cpu: 0:00:27, real: 0:00:27, peak: 2360.00 megs.
[04/27 19:03:54    803s] 
[04/27 19:03:54    803s] 
[04/27 19:03:54    803s] 
[04/27 19:03:54    803s]  Begin updating DB with routing results ...
[04/27 19:03:54    803s]  Updating DB with 5 via definition ...
[04/27 19:03:54    803s]  Updating DB with 198 io pins ...
[04/27 19:03:54    803s] sroute created 0 wire.
[04/27 19:03:54    803s] ViaGen created 0 via and deleted 0 via to avoid violation.
[04/27 19:03:54    803s] #- End sroute (date=04/27 19:03:54, total cpu=0:00:28.7, real=0:00:29.0, peak res=1477.5M, current mem=1477.5M)
[04/27 19:03:54    803s] <CMD> globalDetailRoute
[04/27 19:03:54    803s] 
[04/27 19:03:54    803s] globalDetailRoute
[04/27 19:03:54    803s] 
[04/27 19:03:54    803s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:03:54    803s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:03:54    803s] #Start globalDetailRoute on Thu Apr 27 19:03:54 2017
[04/27 19:03:54    803s] #
[04/27 19:03:54    804s] ### Net info: total nets: 15966
[04/27 19:03:54    804s] ### Net info: dirty nets: 9
[04/27 19:03:54    804s] ### Net info: marked as disconnected nets: 0
[04/27 19:03:54    804s] ### Net info: fully routed nets: 0
[04/27 19:03:54    804s] ### Net info: trivial (single pin) nets: 0
[04/27 19:03:54    804s] ### Net info: unrouted nets: 15966
[04/27 19:03:54    804s] ### Net info: re-extraction nets: 0
[04/27 19:03:54    804s] ### Net info: ignored nets: 0
[04/27 19:03:54    804s] ### Net info: skip routing nets: 0
[04/27 19:03:54    804s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:03:54    804s] #Start routing data preparation.
[04/27 19:03:55    804s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:03:55    804s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:03:55    804s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:03:55    804s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:03:55    804s] #Voltage range [0.000 - 5.000] has 15964 nets.
[04/27 19:03:55    804s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:03:55    804s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:03:55    804s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:03:55    805s] #Regenerating Ggrids automatically.
[04/27 19:03:55    805s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:03:55    805s] #Using automatically generated G-grids.
[04/27 19:03:55    805s] #Done routing data preparation.
[04/27 19:03:55    805s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1129.20 (MB), peak = 1166.08 (MB)
[04/27 19:03:55    805s] #Merging special wires...
[04/27 19:03:55    805s] #
[04/27 19:03:55    805s] #Connectivity extraction summary:
[04/27 19:03:55    805s] #15210 (95.26%) nets are without wires.
[04/27 19:03:55    805s] #756 nets are fixed|skipped|trivial (not extracted).
[04/27 19:03:55    805s] #Total number of nets = 15966.
[04/27 19:03:55    805s] #
[04/27 19:03:55    805s] #Number of eco nets is 0
[04/27 19:03:55    805s] #
[04/27 19:03:55    805s] #Start data preparation...
[04/27 19:03:55    805s] #
[04/27 19:03:55    805s] #Data preparation is done on Thu Apr 27 19:03:55 2017
[04/27 19:03:55    805s] #
[04/27 19:03:55    805s] #Analyzing routing resource...
[04/27 19:03:56    805s] #Routing resource analysis is done on Thu Apr 27 19:03:56 2017
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #  Resource Analysis:
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 19:03:56    805s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 19:03:56    805s] #  --------------------------------------------------------------
[04/27 19:03:56    805s] #  Metal 1        H        1494           0        8742    61.92%
[04/27 19:03:56    805s] #  Metal 2        V        1876           0        8742     0.00%
[04/27 19:03:56    805s] #  Metal 3        H        1494           0        8742     0.00%
[04/27 19:03:56    805s] #  --------------------------------------------------------------
[04/27 19:03:56    805s] #  Total                   4864       0.00%       26226    20.64%
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1130.43 (MB), peak = 1166.08 (MB)
[04/27 19:03:56    805s] #
[04/27 19:03:56    805s] #start global routing iteration 1...
[04/27 19:03:57    806s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.11 (MB), peak = 1166.08 (MB)
[04/27 19:03:57    806s] #
[04/27 19:03:57    806s] #start global routing iteration 2...
[04/27 19:03:57    807s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.88 (MB), peak = 1173.88 (MB)
[04/27 19:03:57    807s] #
[04/27 19:03:57    807s] #start global routing iteration 3...
[04/27 19:03:58    808s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1178.55 (MB), peak = 1178.55 (MB)
[04/27 19:03:58    808s] #
[04/27 19:03:58    808s] #start global routing iteration 4...
[04/27 19:03:59    809s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1178.80 (MB), peak = 1178.80 (MB)
[04/27 19:03:59    809s] #
[04/27 19:03:59    809s] #start global routing iteration 5...
[04/27 19:04:00    810s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1179.00 (MB), peak = 1179.01 (MB)
[04/27 19:04:00    810s] #
[04/27 19:04:00    810s] #
[04/27 19:04:00    810s] #Total number of trivial nets (e.g. < 2 pins) = 756 (skipped).
[04/27 19:04:00    810s] #Total number of routable nets = 15210.
[04/27 19:04:00    810s] #Total number of nets in the design = 15966.
[04/27 19:04:00    810s] #
[04/27 19:04:00    810s] #15210 routable nets have only global wires.
[04/27 19:04:00    810s] #
[04/27 19:04:00    810s] #Routed nets constraints summary:
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #        Rules   Unconstrained  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #      Default           15210  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #        Total           15210  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #
[04/27 19:04:00    810s] #Routing constraints summary of the whole design:
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #        Rules   Unconstrained  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #      Default           15210  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #        Total           15210  
[04/27 19:04:00    810s] #-----------------------------
[04/27 19:04:00    810s] #
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #                 OverCon       OverCon       OverCon          
[04/27 19:04:01    810s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/27 19:04:01    810s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[04/27 19:04:01    810s] #  ------------------------------------------------------------
[04/27 19:04:01    810s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/27 19:04:01    810s] #   Metal 2     64(0.73%)     20(0.23%)      5(0.06%)   (1.02%)
[04/27 19:04:01    810s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/27 19:04:01    810s] #  ------------------------------------------------------------
[04/27 19:04:01    810s] #     Total     64(0.26%)     20(0.08%)      5(0.02%)   (0.36%)
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[04/27 19:04:01    810s] #  Overflow after GR: 0.00% H + 1.02% V
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #Complete Global Routing.
[04/27 19:04:01    810s] #Total wire length = 3134919 um.
[04/27 19:04:01    810s] #Total half perimeter of net bounding box = 2616392 um.
[04/27 19:04:01    810s] #Total wire length on LAYER metal1 = 235 um.
[04/27 19:04:01    810s] #Total wire length on LAYER metal2 = 1713195 um.
[04/27 19:04:01    810s] #Total wire length on LAYER metal3 = 1421489 um.
[04/27 19:04:01    810s] #Total number of vias = 75693
[04/27 19:04:01    810s] #Up-Via Summary (total 75693):
[04/27 19:04:01    810s] #           
[04/27 19:04:01    810s] #-----------------------
[04/27 19:04:01    810s] #  Metal 1        47121
[04/27 19:04:01    810s] #  Metal 2        28572
[04/27 19:04:01    810s] #-----------------------
[04/27 19:04:01    810s] #                 75693 
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #Max overcon = 5 tracks.
[04/27 19:04:01    810s] #Total overcon = 0.36%.
[04/27 19:04:01    810s] #Worst layer Gcell overcon rate = 0.00%.
[04/27 19:04:01    810s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1179.00 (MB), peak = 1179.01 (MB)
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #Connectivity extraction summary:
[04/27 19:04:01    810s] #Total number of nets = 0.
[04/27 19:04:01    810s] #
[04/27 19:04:01    810s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.26 (MB), peak = 1179.01 (MB)
[04/27 19:04:01    810s] #Start Track Assignment.
[04/27 19:04:04    813s] #Done with 18887 horizontal wires in 1 hboxes and 22216 vertical wires in 1 hboxes.
[04/27 19:04:06    816s] #Done with 5225 horizontal wires in 1 hboxes and 6395 vertical wires in 1 hboxes.
[04/27 19:04:07    817s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #Track assignment summary:
[04/27 19:04:07    817s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 19:04:07    817s] #----------------------------------------------------
[04/27 19:04:07    817s] #M1 	    220.50 	 91.43%  	  0.00%
[04/27 19:04:07    817s] #M2 	1683905.18 	  0.24%  	  0.00%
[04/27 19:04:07    817s] #M3 	1372960.72 	  0.16%  	  0.00%
[04/27 19:04:07    817s] #----------------------------------------------------
[04/27 19:04:07    817s] #All 	3057086.40  	  0.21% 	  0.00%
[04/27 19:04:07    817s] #Complete Track Assignment.
[04/27 19:04:07    817s] #Total wire length = 3308728 um.
[04/27 19:04:07    817s] #Total half perimeter of net bounding box = 2616392 um.
[04/27 19:04:07    817s] #Total wire length on LAYER metal1 = 160888 um.
[04/27 19:04:07    817s] #Total wire length on LAYER metal2 = 1695916 um.
[04/27 19:04:07    817s] #Total wire length on LAYER metal3 = 1451925 um.
[04/27 19:04:07    817s] #Total number of vias = 75693
[04/27 19:04:07    817s] #Up-Via Summary (total 75693):
[04/27 19:04:07    817s] #           
[04/27 19:04:07    817s] #-----------------------
[04/27 19:04:07    817s] #  Metal 1        47121
[04/27 19:04:07    817s] #  Metal 2        28572
[04/27 19:04:07    817s] #-----------------------
[04/27 19:04:07    817s] #                 75693 
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1179.19 (MB), peak = 1179.19 (MB)
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #Cpu time = 00:00:13
[04/27 19:04:07    817s] #Elapsed time = 00:00:13
[04/27 19:04:07    817s] #Increased memory = 55.89 (MB)
[04/27 19:04:07    817s] #Total memory = 1179.19 (MB)
[04/27 19:04:07    817s] #Peak memory = 1179.19 (MB)
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #Connectivity extraction summary:
[04/27 19:04:07    817s] #Total number of nets = 0.
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #
[04/27 19:04:07    817s] #Start Detail Routing..
[04/27 19:04:07    817s] #start initial detail routing ...
[04/27 19:04:44    854s] #    number of violations = 0
[04/27 19:04:44    854s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1178.20 (MB), peak = 1179.19 (MB)
[04/27 19:04:44    854s] #start 1st optimization iteration ...
[04/27 19:04:44    854s] #    number of violations = 0
[04/27 19:04:44    854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.23 (MB), peak = 1179.19 (MB)
[04/27 19:04:44    854s] #Complete Detail Routing.
[04/27 19:04:44    854s] #Total wire length = 3187426 um.
[04/27 19:04:44    854s] #Total half perimeter of net bounding box = 2616392 um.
[04/27 19:04:44    854s] #Total wire length on LAYER metal1 = 402558 um.
[04/27 19:04:44    854s] #Total wire length on LAYER metal2 = 1710482 um.
[04/27 19:04:44    854s] #Total wire length on LAYER metal3 = 1074386 um.
[04/27 19:04:44    854s] #Total number of vias = 80891
[04/27 19:04:44    854s] #Up-Via Summary (total 80891):
[04/27 19:04:44    854s] #           
[04/27 19:04:44    854s] #-----------------------
[04/27 19:04:44    854s] #  Metal 1        50804
[04/27 19:04:44    854s] #  Metal 2        30087
[04/27 19:04:44    854s] #-----------------------
[04/27 19:04:44    854s] #                 80891 
[04/27 19:04:44    854s] #
[04/27 19:04:44    854s] #Total number of DRC violations = 0
[04/27 19:04:44    854s] #Cpu time = 00:00:37
[04/27 19:04:44    854s] #Elapsed time = 00:00:37
[04/27 19:04:44    854s] #Increased memory = -34.80 (MB)
[04/27 19:04:44    854s] #Total memory = 1144.39 (MB)
[04/27 19:04:44    854s] #Peak memory = 1179.19 (MB)
[04/27 19:04:44    854s] #
[04/27 19:04:44    854s] #Connectivity extraction summary:
[04/27 19:04:44    854s] #Total number of nets = 0.
[04/27 19:04:44    854s] #
[04/27 19:04:44    854s] #
[04/27 19:04:44    854s] #Start Detail Routing..
[04/27 19:04:44    854s] #start initial detail routing ...
[04/27 19:04:45    854s] #    number of violations = 0
[04/27 19:04:45    854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.16 (MB), peak = 1179.19 (MB)
[04/27 19:04:45    854s] #start 1st optimization iteration ...
[04/27 19:04:45    854s] #    number of violations = 0
[04/27 19:04:45    854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.16 (MB), peak = 1179.19 (MB)
[04/27 19:04:45    854s] #Complete Detail Routing.
[04/27 19:04:45    854s] #Total wire length = 3187426 um.
[04/27 19:04:45    854s] #Total half perimeter of net bounding box = 2616392 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal1 = 402558 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal2 = 1710482 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal3 = 1074386 um.
[04/27 19:04:45    854s] #Total number of vias = 80891
[04/27 19:04:45    854s] #Up-Via Summary (total 80891):
[04/27 19:04:45    854s] #           
[04/27 19:04:45    854s] #-----------------------
[04/27 19:04:45    854s] #  Metal 1        50804
[04/27 19:04:45    854s] #  Metal 2        30087
[04/27 19:04:45    854s] #-----------------------
[04/27 19:04:45    854s] #                 80891 
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #Total number of DRC violations = 0
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #start routing for process antenna violation fix ...
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #Connectivity extraction summary:
[04/27 19:04:45    854s] #Total number of nets = 0.
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.39 (MB), peak = 1179.19 (MB)
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #Total wire length = 3187426 um.
[04/27 19:04:45    854s] #Total half perimeter of net bounding box = 2616392 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal1 = 402558 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal2 = 1710482 um.
[04/27 19:04:45    854s] #Total wire length on LAYER metal3 = 1074386 um.
[04/27 19:04:45    854s] #Total number of vias = 80891
[04/27 19:04:45    854s] #Up-Via Summary (total 80891):
[04/27 19:04:45    854s] #           
[04/27 19:04:45    854s] #-----------------------
[04/27 19:04:45    854s] #  Metal 1        50804
[04/27 19:04:45    854s] #  Metal 2        30087
[04/27 19:04:45    854s] #-----------------------
[04/27 19:04:45    854s] #                 80891 
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #Total number of DRC violations = 0
[04/27 19:04:45    854s] #
[04/27 19:04:45    854s] #detailRoute Statistics:
[04/27 19:04:45    854s] #Cpu time = 00:00:38
[04/27 19:04:45    854s] #Elapsed time = 00:00:38
[04/27 19:04:45    854s] #Increased memory = -34.38 (MB)
[04/27 19:04:45    854s] #Total memory = 1144.81 (MB)
[04/27 19:04:45    854s] #Peak memory = 1179.19 (MB)
[04/27 19:04:45    855s] #
[04/27 19:04:45    855s] #globalDetailRoute statistics:
[04/27 19:04:45    855s] #Cpu time = 00:00:52
[04/27 19:04:45    855s] #Elapsed time = 00:00:52
[04/27 19:04:45    855s] #Increased memory = -80.25 (MB)
[04/27 19:04:45    855s] #Total memory = 1080.32 (MB)
[04/27 19:04:45    855s] #Peak memory = 1179.19 (MB)
[04/27 19:04:45    855s] #Number of warnings = 1
[04/27 19:04:45    855s] #Total number of warnings = 25
[04/27 19:04:45    855s] #Number of fails = 0
[04/27 19:04:45    855s] #Total number of fails = 0
[04/27 19:04:45    855s] #Complete globalDetailRoute on Thu Apr 27 19:04:45 2017
[04/27 19:04:45    855s] #
[04/27 19:04:45    855s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[04/27 19:04:45    855s] <CMD> extractRC
[04/27 19:04:45    855s] Extraction called for design 'Top_Level' of instances=187511 and nets=15966 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:04:45    855s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:04:45    855s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:04:45    855s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:04:45    855s] RC Extraction called in multi-corner(1) mode.
[04/27 19:04:45    855s] Process corner(s) are loaded.
[04/27 19:04:45    855s]  Corner: osu05
[04/27 19:04:45    855s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:04:45    855s] Assumed metal fill uses the following parameters:
[04/27 19:04:45    855s]               Active Spacing      Min. Width
[04/27 19:04:45    855s]                 [microns]         [microns]
[04/27 19:04:45    855s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:04:45    855s]   Layer M1        0.600             0.400 
[04/27 19:04:45    855s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:04:45    855s]   Layer M2        0.600             0.400 
[04/27 19:04:45    855s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:04:45    855s]   Layer M3        0.600             0.400 
[04/27 19:04:45    855s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:04:45    855s]       RC Corner Indexes            0   
[04/27 19:04:45    855s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:04:45    855s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:04:45    855s] Resistance Scaling Factor    : 1.00000 
[04/27 19:04:45    855s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:04:45    855s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:04:45    855s] Shrink Factor                : 1.00000
[04/27 19:04:45    855s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:04:45    855s] Initializing multi-corner capacitance tables ... 
[04/27 19:04:45    855s] Initializing multi-corner resistance tables ...
[04/27 19:04:45    855s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1482.2M)
[04/27 19:04:46    855s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:04:46    855s] Extracted 10.0012% (CPU Time= 0:00:00.4  MEM= 1534.2M)
[04/27 19:04:46    855s] Extracted 20.0014% (CPU Time= 0:00:00.6  MEM= 1534.2M)
[04/27 19:04:46    856s] Extracted 30.0016% (CPU Time= 0:00:00.9  MEM= 1534.2M)
[04/27 19:04:46    856s] Extracted 40.0018% (CPU Time= 0:00:01.1  MEM= 1534.2M)
[04/27 19:04:47    856s] Extracted 50.002% (CPU Time= 0:00:01.2  MEM= 1534.2M)
[04/27 19:04:47    856s] Extracted 60.0012% (CPU Time= 0:00:01.4  MEM= 1534.2M)
[04/27 19:04:47    856s] Extracted 70.0014% (CPU Time= 0:00:01.6  MEM= 1534.2M)
[04/27 19:04:47    857s] Extracted 80.0016% (CPU Time= 0:00:01.7  MEM= 1538.2M)
[04/27 19:04:47    857s] Extracted 90.0018% (CPU Time= 0:00:01.9  MEM= 1538.2M)
[04/27 19:04:47    857s] Extracted 100% (CPU Time= 0:00:02.0  MEM= 1538.2M)
[04/27 19:04:47    857s] Number of Extracted Resistors     : 181925
[04/27 19:04:47    857s] Number of Extracted Ground Cap.   : 197132
[04/27 19:04:47    857s] Number of Extracted Coupling Cap. : 193436
[04/27 19:04:47    857s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:47    857s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:04:47    857s]  Corner: osu05
[04/27 19:04:47    857s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1506.2M)
[04/27 19:04:47    857s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:04:48    857s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15209 times net's RC data read were performed.
[04/27 19:04:48    857s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1510.176M)
[04/27 19:04:48    857s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:48    857s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1510.176M)
[04/27 19:04:48    857s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1510.176M)
[04/27 19:04:48    857s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/27 19:04:48    857s] <CMD> setOptMode -yieldEffort none
[04/27 19:04:48    857s] <CMD> setOptMode -effort high
[04/27 19:04:48    857s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:04:48    857s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:04:48    857s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:04:48    857s] <CMD> setOptMode -simplifyNetlist false
[04/27 19:04:48    857s] <CMD> setOptMode -usefulSkew false
[04/27 19:04:48    857s] <CMD> optDesign -postRoute -incr
[04/27 19:04:48    857s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:04:48    857s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/27 19:04:48    857s] #spOpts: mergeVia=F 
[04/27 19:04:48    857s] Core basic site is core
[04/27 19:04:48    857s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:04:48    858s] Summary for sequential cells idenfication: 
[04/27 19:04:48    858s] Identified SBFF number: 3
[04/27 19:04:48    858s] Identified MBFF number: 0
[04/27 19:04:48    858s] Not identified SBFF number: 0
[04/27 19:04:48    858s] Not identified MBFF number: 0
[04/27 19:04:48    858s] Number of sequential cells which are not FFs: 1
[04/27 19:04:48    858s] 
[04/27 19:04:48    858s] #spOpts: mergeVia=F 
[04/27 19:04:48    858s] GigaOpt running with 1 threads.
[04/27 19:04:48    858s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:04:48    858s] #spOpts: mergeVia=F 
[04/27 19:04:49    858s] Initializing multi-corner capacitance tables ... 
[04/27 19:04:49    858s] Initializing multi-corner resistance tables ...
[04/27 19:04:49    858s] Effort level <high> specified for reg2reg path_group
[04/27 19:04:49    859s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:04:49    859s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:04:49    859s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:04:49    859s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:04:49    859s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:04:49    859s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:04:49    859s] 	...
[04/27 19:04:49    859s] 	Reporting only the 20 first cells found...
[04/27 19:04:49    859s] 
[04/27 19:04:49    859s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1496.2M, totSessionCpu=0:14:19 **
[04/27 19:04:49    859s] **INFO: DRVs not fixed with -incr option
[04/27 19:04:49    859s] #Created 41 library cell signatures
[04/27 19:04:49    859s] #Created 15966 NETS and 0 SPECIALNETS signatures
[04/27 19:04:49    859s] #Created 187511 instance signatures
[04/27 19:04:49    859s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.42 (MB), peak = 1179.19 (MB)
[04/27 19:04:49    859s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.43 (MB), peak = 1179.19 (MB)
[04/27 19:04:49    859s] Begin checking placement ... (start mem=1499.9M, init mem=1499.9M)
[04/27 19:04:50    860s] *info: Placed = 187511        
[04/27 19:04:50    860s] *info: Unplaced = 0           
[04/27 19:04:50    860s] Placement Density:100.00%(19279008/19279008)
[04/27 19:04:50    860s] Placement Density (including fixed std cells):100.00%(19279008/19279008)
[04/27 19:04:50    860s] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.4; mem=1499.9M)
[04/27 19:04:50    860s]  Initial DC engine is -> aae
[04/27 19:04:50    860s]  
[04/27 19:04:50    860s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/27 19:04:50    860s]  
[04/27 19:04:50    860s]  
[04/27 19:04:50    860s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/27 19:04:50    860s]  
[04/27 19:04:50    860s] Reset EOS DB
[04/27 19:04:50    860s] Ignoring AAE DB Resetting ...
[04/27 19:04:50    860s]  Set Options for AAE Based Opt flow 
[04/27 19:04:50    860s] *** optDesign -postRoute ***
[04/27 19:04:50    860s] DRC Margin: user margin 0.0; extra margin 0
[04/27 19:04:50    860s] Setup Target Slack: user slack 0
[04/27 19:04:50    860s] Hold Target Slack: user slack 0
[04/27 19:04:50    860s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[04/27 19:04:50    860s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:50    860s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1499.9M)
[04/27 19:04:50    860s] Multi-VT timing optimization disabled based on library information.
[04/27 19:04:50    860s] Summary for sequential cells idenfication: 
[04/27 19:04:50    860s] Identified SBFF number: 3
[04/27 19:04:50    860s] Identified MBFF number: 0
[04/27 19:04:50    860s] Not identified SBFF number: 0
[04/27 19:04:50    860s] Not identified MBFF number: 0
[04/27 19:04:50    860s] Number of sequential cells which are not FFs: 1
[04/27 19:04:50    860s] 
[04/27 19:04:50    860s] ** INFO : this run is activating 'postRoute' automaton
[04/27 19:04:50    860s] Extraction called for design 'Top_Level' of instances=187511 and nets=15966 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:04:50    860s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:04:50    860s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:04:50    860s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:04:50    860s] RC Extraction called in multi-corner(1) mode.
[04/27 19:04:50    860s] Process corner(s) are loaded.
[04/27 19:04:50    860s]  Corner: osu05
[04/27 19:04:50    860s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:04:50    860s] Assumed metal fill uses the following parameters:
[04/27 19:04:50    860s]               Active Spacing      Min. Width
[04/27 19:04:50    860s]                 [microns]         [microns]
[04/27 19:04:50    860s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:04:50    860s]   Layer M1        0.600             0.400 
[04/27 19:04:50    860s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:04:50    860s]   Layer M2        0.600             0.400 
[04/27 19:04:50    860s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:04:50    860s]   Layer M3        0.600             0.400 
[04/27 19:04:50    860s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:04:50    860s]       RC Corner Indexes            0   
[04/27 19:04:50    860s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:04:50    860s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:04:50    860s] Resistance Scaling Factor    : 1.00000 
[04/27 19:04:50    860s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:04:50    860s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:04:50    860s] Shrink Factor                : 1.00000
[04/27 19:04:50    860s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:04:50    860s] Initializing multi-corner capacitance tables ... 
[04/27 19:04:50    860s] Initializing multi-corner resistance tables ...
[04/27 19:04:50    860s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1490.2M)
[04/27 19:04:50    860s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:04:50    860s] Extracted 10.0012% (CPU Time= 0:00:00.4  MEM= 1542.2M)
[04/27 19:04:51    860s] Extracted 20.0014% (CPU Time= 0:00:00.5  MEM= 1542.2M)
[04/27 19:04:51    861s] Extracted 30.0016% (CPU Time= 0:00:00.7  MEM= 1542.2M)
[04/27 19:04:51    861s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1542.2M)
[04/27 19:04:51    861s] Extracted 50.002% (CPU Time= 0:00:01.0  MEM= 1542.2M)
[04/27 19:04:51    861s] Extracted 60.0012% (CPU Time= 0:00:01.2  MEM= 1542.2M)
[04/27 19:04:51    861s] Extracted 70.0014% (CPU Time= 0:00:01.4  MEM= 1542.2M)
[04/27 19:04:52    861s] Extracted 80.0016% (CPU Time= 0:00:01.5  MEM= 1546.2M)
[04/27 19:04:52    862s] Extracted 90.0018% (CPU Time= 0:00:01.6  MEM= 1546.2M)
[04/27 19:04:52    862s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1546.2M)
[04/27 19:04:52    862s] Number of Extracted Resistors     : 181925
[04/27 19:04:52    862s] Number of Extracted Ground Cap.   : 197132
[04/27 19:04:52    862s] Number of Extracted Coupling Cap. : 193436
[04/27 19:04:52    862s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:52    862s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:04:52    862s]  Corner: osu05
[04/27 19:04:52    862s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1508.2M)
[04/27 19:04:52    862s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:04:52    862s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15209 times net's RC data read were performed.
[04/27 19:04:52    862s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1516.160M)
[04/27 19:04:52    862s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:52    862s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1516.160M)
[04/27 19:04:52    862s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 1516.160M)
[04/27 19:04:52    862s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:04:52    862s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1516.2M)
[04/27 19:04:52    862s] Initializing multi-corner capacitance tables ... 
[04/27 19:04:52    862s] Initializing multi-corner resistance tables ...
[04/27 19:04:52    862s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:04:53    862s] #################################################################################
[04/27 19:04:53    862s] # Design Stage: PostRoute
[04/27 19:04:53    862s] # Design Name: Top_Level
[04/27 19:04:53    862s] # Design Mode: 90nm
[04/27 19:04:53    862s] # Analysis Mode: MMMC OCV 
[04/27 19:04:53    862s] # Parasitics Mode: SPEF/RCDB
[04/27 19:04:53    862s] # Signoff Settings: SI On 
[04/27 19:04:53    862s] #################################################################################
[04/27 19:04:53    863s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:04:53    863s] Setting infinite Tws ...
[04/27 19:04:53    863s] First Iteration Infinite Tw... 
[04/27 19:04:53    863s] Calculate early delays in OCV mode...
[04/27 19:04:53    863s] Calculate late delays in OCV mode...
[04/27 19:04:53    863s] Topological Sorting (CPU = 0:00:00.0, MEM = 1514.2M, InitMEM = 1514.2M)
[04/27 19:05:01    871s] Total number of fetched objects 15209
[04/27 19:05:01    871s] AAE_INFO-618: Total number of nets in the design is 15966,  95.3 percent of the nets selected for SI analysis
[04/27 19:05:01    871s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:05:01    871s] End delay calculation. (MEM=1567.28 CPU=0:00:07.8 REAL=0:00:08.0)
[04/27 19:05:01    871s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:05:01    871s] *** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1567.3M) ***
[04/27 19:05:02    872s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1567.3M)
[04/27 19:05:02    872s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:05:02    872s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1567.3M)
[04/27 19:05:02    872s] 
[04/27 19:05:02    872s] Executing IPO callback for view pruning ..
[04/27 19:05:02    872s] Starting SI iteration 2
[04/27 19:05:02    872s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:05:02    872s] Calculate early delays in OCV mode...
[04/27 19:05:02    872s] Calculate late delays in OCV mode...
[04/27 19:05:02    872s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:05:02    872s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15209. 
[04/27 19:05:02    872s] Total number of fetched objects 15209
[04/27 19:05:02    872s] AAE_INFO-618: Total number of nets in the design is 15966,  0.2 percent of the nets selected for SI analysis
[04/27 19:05:02    872s] End delay calculation. (MEM=1575.32 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:05:02    872s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1575.3M) ***
[04/27 19:05:03    873s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:14:34 mem=1575.3M)
[04/27 19:05:04    874s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.282  |  0.936  |
|           TNS (ns):| -7.918  | -7.918  |  0.000  |
|    Violating Paths:|   62    |   62    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.519%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1476.6M, totSessionCpu=0:14:34 **
[04/27 19:05:04    874s] Setting latch borrow mode to budget during optimization.
[04/27 19:05:04    874s] *** Timing NOT met, worst failing slack is -0.282
[04/27 19:05:04    874s] *** Check timing (0:00:00.0)
[04/27 19:05:04    874s] Begin: GigaOpt Optimization in WNS mode
[04/27 19:05:04    874s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:05:04    874s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:05:04    874s] ### Creating PhyDesignMc. totSessionCpu=0:14:35 mem=1476.6M
[04/27 19:05:04    874s] #spOpts: mergeVia=F 
[04/27 19:05:05    874s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:35 mem=1476.6M
[04/27 19:05:05    874s] ### Creating LA Mngr. totSessionCpu=0:14:35 mem=1476.6M
[04/27 19:05:05    875s] ### Creating LA Mngr, finished. totSessionCpu=0:14:35 mem=1498.6M
[04/27 19:05:05    875s] ### Creating LA Mngr. totSessionCpu=0:14:35 mem=1548.6M
[04/27 19:05:05    875s] ### Creating LA Mngr, finished. totSessionCpu=0:14:35 mem=1548.6M
[04/27 19:05:06    875s] *info: 1 clock net excluded
[04/27 19:05:06    875s] *info: 2 special nets excluded.
[04/27 19:05:06    876s] *info: 719 no-driver nets excluded.
[04/27 19:05:06    876s] ** GigaOpt Optimizer WNS Slack -0.282 TNS Slack -7.918 Density 100.00
[04/27 19:05:06    876s] Optimizer WNS Pass 0
[04/27 19:05:06    876s] Active Path Group: reg2reg  
[04/27 19:05:06    876s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:06    876s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:05:06    876s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:06    876s] |  -0.282|   -0.282|  -7.918|   -7.918|   100.00%|   0:00:00.0| 1679.0M|     osu05|  reg2reg| AHB_DUT/III/o_raddr_reg[30]/D            |
[04/27 19:05:07    877s] |  -0.256|   -0.256|  -7.762|   -7.762|   100.00%|   0:00:01.0| 1698.1M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:05:07    877s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:07    877s] 
[04/27 19:05:07    877s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1698.1M) ***
[04/27 19:05:07    877s] 
[04/27 19:05:07    877s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=1698.1M) ***
[04/27 19:05:07    877s] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -7.762 Density 100.00
[04/27 19:05:07    877s] Update Timing Windows (Threshold 0.066) ...
[04/27 19:05:07    877s] Re Calculate Delays on 0 Nets
[04/27 19:05:07    877s] 
[04/27 19:05:07    877s] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1698.1M) ***
[04/27 19:05:07    877s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 19:05:07    877s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 19:05:07    877s] *** Starting refinePlace (0:14:38 mem=1677.0M) ***
[04/27 19:05:07    877s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:05:08    877s] Starting refinePlace ...
[04/27 19:05:08    878s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 19:05:08    878s] Type 'man IMPSP-2002' for more detail.
[04/27 19:05:08    878s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:05:08    878s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1677.0MB
[04/27 19:05:08    878s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1677.0MB) @(0:14:38 - 0:14:38).
[04/27 19:05:08    878s] *** Finished refinePlace (0:14:38 mem=1677.0M) ***
[04/27 19:05:08    878s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 19:05:08    878s] End: GigaOpt Optimization in WNS mode
[04/27 19:05:08    878s] Begin: GigaOpt Optimization in TNS mode
[04/27 19:05:08    878s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:05:08    878s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:05:08    878s] ### Creating PhyDesignMc. totSessionCpu=0:14:38 mem=1531.3M
[04/27 19:05:08    878s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:38 mem=1531.3M
[04/27 19:05:08    878s] ### Creating LA Mngr. totSessionCpu=0:14:38 mem=1531.3M
[04/27 19:05:08    878s] ### Creating LA Mngr, finished. totSessionCpu=0:14:38 mem=1531.3M
[04/27 19:05:09    879s] *info: 1 clock net excluded
[04/27 19:05:09    879s] *info: 2 special nets excluded.
[04/27 19:05:09    879s] *info: 719 no-driver nets excluded.
[04/27 19:05:09    879s] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -7.762 Density 100.00
[04/27 19:05:09    879s] Optimizer TNS Opt
[04/27 19:05:10    879s] Active Path Group: reg2reg  
[04/27 19:05:10    880s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:10    880s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:05:10    880s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:10    880s] |  -0.256|   -0.256|  -7.762|   -7.762|   100.00%|   0:00:00.0| 1688.9M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:05:10    880s] |  -0.256|   -0.256|  -7.703|   -7.703|   100.00%|   0:00:00.0| 1688.9M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:05:10    880s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:10    880s] 
[04/27 19:05:10    880s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1688.9M) ***
[04/27 19:05:10    880s] 
[04/27 19:05:10    880s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=1688.9M) ***
[04/27 19:05:10    880s] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -7.703 Density 100.00
[04/27 19:05:10    880s] Update Timing Windows (Threshold 0.066) ...
[04/27 19:05:10    880s] Re Calculate Delays on 0 Nets
[04/27 19:05:10    880s] 
[04/27 19:05:10    880s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1688.9M) ***
[04/27 19:05:10    880s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 19:05:10    880s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 19:05:11    881s] *** Starting refinePlace (0:14:41 mem=1647.8M) ***
[04/27 19:05:11    881s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:05:11    881s] Starting refinePlace ...
[04/27 19:05:11    881s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 19:05:11    881s] Type 'man IMPSP-2002' for more detail.
[04/27 19:05:11    881s] Total net bbox length = 2.571e+06 (1.135e+06 1.436e+06) (ext = 7.718e+04)
[04/27 19:05:11    881s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.8MB
[04/27 19:05:11    881s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1647.8MB) @(0:14:41 - 0:14:41).
[04/27 19:05:11    881s] *** Finished refinePlace (0:14:41 mem=1647.8M) ***
[04/27 19:05:11    881s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 19:05:11    881s] End: GigaOpt Optimization in TNS mode
[04/27 19:05:11    881s]   Timing/DRV Snapshot: (REF)
[04/27 19:05:11    881s]      Weighted WNS: -0.256
[04/27 19:05:11    881s]       All  PG WNS: -0.256
[04/27 19:05:11    881s]       High PG WNS: -0.256
[04/27 19:05:11    881s]       All  PG TNS: -7.703
[04/27 19:05:11    881s]       High PG TNS: -7.703
[04/27 19:05:11    881s]          Tran DRV: 0
[04/27 19:05:11    881s]           Cap DRV: 0
[04/27 19:05:11    881s]        Fanout DRV: 0
[04/27 19:05:11    881s]            Glitch: 0
[04/27 19:05:11    881s]    Category Slack: { [L, -0.256] [H, -0.256] }
[04/27 19:05:11    881s] 
[04/27 19:05:11    881s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 19:05:11    881s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 19:05:12    882s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.256  | -0.256  |  0.936  |
|           TNS (ns):| -7.703  | -7.703  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.517%
       (99.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1531.3M, totSessionCpu=0:14:43 **
[04/27 19:05:12    882s] -routeWithEco false                      # bool, default=false
[04/27 19:05:12    882s] -routeWithEco true                       # bool, default=false, user setting
[04/27 19:05:12    882s] -routeSelectedNetOnly false              # bool, default=false
[04/27 19:05:12    882s] -routeWithTimingDriven false             # bool, default=false
[04/27 19:05:12    882s] -routeWithSiDriven false                 # bool, default=false
[04/27 19:05:12    882s] 
[04/27 19:05:12    882s] globalDetailRoute
[04/27 19:05:12    882s] 
[04/27 19:05:12    882s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:05:12    882s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:05:12    882s] #setNanoRouteMode -routeWithEco true
[04/27 19:05:12    882s] #Start globalDetailRoute on Thu Apr 27 19:05:12 2017
[04/27 19:05:12    882s] #
[04/27 19:05:12    882s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15671 times net's RC data read were performed.
[04/27 19:05:13    883s] ### Net info: total nets: 15965
[04/27 19:05:13    883s] ### Net info: dirty nets: 3
[04/27 19:05:13    883s] ### Net info: marked as disconnected nets: 0
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST AHB_DUT/III/FE_RC_274_0 connects to NET AHB_DUT/III/FE_RN_194_0 at location ( 3841.200 1033.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET AHB_DUT/III/FE_RN_194_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST AHB_DUT/III/FE_RC_274_0 connects to NET AHB_DUT/III/FE_RN_193_0 at location ( 3843.600 1030.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET AHB_DUT/III/FE_RN_193_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST AHB_DUT/III/FE_RC_260_0 connects to NET AHB_DUT/III/FE_RN_188_0 at location ( 4434.000 868.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET AHB_DUT/III/FE_RN_188_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST AHB_DUT/III/FE_RC_260_0 connects to NET AHB_DUT/III/FE_RN_187_0 at location ( 4436.400 871.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET AHB_DUT/III/FE_RN_187_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN Y of INST B1_DUT/FE_RC_177_0 connects to NET B1_DUT/FE_RN_131_0 at location ( 2300.400 2230.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET B1_DUT/FE_RN_131_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST B1_DUT/FE_RC_177_0 connects to NET B1_DUT/n218 at location ( 2302.800 2233.500 ) on LAYER metal1. The location is not inside the pin geometry extraction.
[04/27 19:05:13    883s] #WARNING (NRIG-44) Imported NET B1_DUT/n218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[04/27 19:05:13    883s] ### Net info: fully routed nets: 15200
[04/27 19:05:13    883s] ### Net info: trivial (single pin) nets: 0
[04/27 19:05:13    883s] ### Net info: unrouted nets: 756
[04/27 19:05:13    883s] ### Net info: re-extraction nets: 9
[04/27 19:05:13    883s] ### Net info: ignored nets: 0
[04/27 19:05:13    883s] ### Net info: skip routing nets: 0
[04/27 19:05:13    883s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:05:13    883s] #Loading the last recorded routing design signature
[04/27 19:05:14    884s] #Created 19 NETS and 0 SPECIALNETS new signatures
[04/27 19:05:14    885s] #Summary of the placement changes since last routing:
[04/27 19:05:14    885s] #  Number of instances deleted (including moved) = 1
[04/27 19:05:14    885s] #  Number of instances resized = 3
[04/27 19:05:14    885s] #  Number of instances with pin swaps = 2
[04/27 19:05:14    885s] #  Total number of placement changes (moved instances are counted twice) = 4
[04/27 19:05:14    885s] #Start routing data preparation.
[04/27 19:05:14    885s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:05:14    885s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:05:14    885s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:05:14    885s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:05:14    885s] #Voltage range [0.000 - 5.000] has 15963 nets.
[04/27 19:05:14    885s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:05:14    885s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:05:14    885s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:05:15    885s] #Regenerating Ggrids automatically.
[04/27 19:05:15    885s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:05:15    885s] #Using automatically generated G-grids.
[04/27 19:05:15    886s] #Done routing data preparation.
[04/27 19:05:15    886s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1204.17 (MB), peak = 1210.53 (MB)
[04/27 19:05:15    886s] #Merging special wires...
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2302.800 2230.500 ) on metal1 for NET B1_DUT/n218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 2300.400 2227.500 ) on metal1 for NET B1_DUT/FE_RN_131_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 4436.400 874.500 ) on metal1 for NET AHB_DUT/III/FE_RN_187_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 3841.200 1030.500 ) on metal1 for NET AHB_DUT/III/FE_RN_194_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 3843.600 1027.500 ) on metal1 for NET AHB_DUT/III/FE_RN_193_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 3913.200 2524.500 ) on metal1 for NET AHB_DUT/III/n765. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 3908.400 2530.500 ) on metal1 for NET AHB_DUT/III/n15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4434.000 871.500 ) on metal1 for NET AHB_DUT/III/FE_RN_188_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:05:15    886s] #
[04/27 19:05:15    886s] #Connectivity extraction summary:
[04/27 19:05:15    886s] #10 routed nets are extracted.
[04/27 19:05:15    886s] #    9 (0.06%) extracted nets are partially routed.
[04/27 19:05:15    886s] #15199 routed net(s) are imported.
[04/27 19:05:15    886s] #756 nets are fixed|skipped|trivial (not extracted).
[04/27 19:05:15    886s] #Total number of nets = 15965.
[04/27 19:05:15    886s] #
[04/27 19:05:15    886s] #Found 0 nets for post-route si or timing fixing.
[04/27 19:05:15    886s] #Number of eco nets is 9
[04/27 19:05:15    886s] #
[04/27 19:05:15    886s] #Start data preparation...
[04/27 19:05:15    886s] #
[04/27 19:05:15    886s] #Data preparation is done on Thu Apr 27 19:05:15 2017
[04/27 19:05:15    886s] #
[04/27 19:05:15    886s] #Analyzing routing resource...
[04/27 19:05:16    887s] #Routing resource analysis is done on Thu Apr 27 19:05:16 2017
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #  Resource Analysis:
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 19:05:16    887s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 19:05:16    887s] #  --------------------------------------------------------------
[04/27 19:05:16    887s] #  Metal 1        H        1494           0        8742    61.92%
[04/27 19:05:16    887s] #  Metal 2        V        1876           0        8742     0.00%
[04/27 19:05:16    887s] #  Metal 3        H        1494           0        8742     0.00%
[04/27 19:05:16    887s] #  --------------------------------------------------------------
[04/27 19:05:16    887s] #  Total                   4864       0.00%       26226    20.64%
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1204.52 (MB), peak = 1210.53 (MB)
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #start global routing iteration 1...
[04/27 19:05:16    887s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.68 (MB), peak = 1210.53 (MB)
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #Total number of trivial nets (e.g. < 2 pins) = 756 (skipped).
[04/27 19:05:16    887s] #Total number of routable nets = 15209.
[04/27 19:05:16    887s] #Total number of nets in the design = 15965.
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #9 routable nets have only global wires.
[04/27 19:05:16    887s] #15200 routable nets have only detail routed wires.
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #Routed nets constraints summary:
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #        Rules   Unconstrained  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #      Default               9  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #        Total               9  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #Routing constraints summary of the whole design:
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #        Rules   Unconstrained  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #      Default           15209  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #        Total           15209  
[04/27 19:05:16    887s] #-----------------------------
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #                 OverCon          
[04/27 19:05:16    887s] #                  #Gcell    %Gcell
[04/27 19:05:16    887s] #     Layer           (1)   OverCon
[04/27 19:05:16    887s] #  --------------------------------
[04/27 19:05:16    887s] #   Metal 1      0(0.00%)   (0.00%)
[04/27 19:05:16    887s] #   Metal 2      0(0.00%)   (0.00%)
[04/27 19:05:16    887s] #   Metal 3      0(0.00%)   (0.00%)
[04/27 19:05:16    887s] #  --------------------------------
[04/27 19:05:16    887s] #     Total      0(0.00%)   (0.00%)
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/27 19:05:16    887s] #  Overflow after GR: 0.00% H + 0.00% V
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #Complete Global Routing.
[04/27 19:05:16    887s] #Total wire length = 3187353 um.
[04/27 19:05:16    887s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:16    887s] #Total wire length on LAYER metal1 = 402485 um.
[04/27 19:05:16    887s] #Total wire length on LAYER metal2 = 1710482 um.
[04/27 19:05:16    887s] #Total wire length on LAYER metal3 = 1074386 um.
[04/27 19:05:16    887s] #Total number of vias = 80891
[04/27 19:05:16    887s] #Up-Via Summary (total 80891):
[04/27 19:05:16    887s] #           
[04/27 19:05:16    887s] #-----------------------
[04/27 19:05:16    887s] #  Metal 1        50804
[04/27 19:05:16    887s] #  Metal 2        30087
[04/27 19:05:16    887s] #-----------------------
[04/27 19:05:16    887s] #                 80891 
[04/27 19:05:16    887s] #
[04/27 19:05:16    887s] #Max overcon = 0 track.
[04/27 19:05:16    887s] #Total overcon = 0.00%.
[04/27 19:05:16    887s] #Worst layer Gcell overcon rate = 0.00%.
[04/27 19:05:16    887s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1210.10 (MB), peak = 1210.53 (MB)
[04/27 19:05:16    887s] #
[04/27 19:05:17    887s] #
[04/27 19:05:17    887s] #Connectivity extraction summary:
[04/27 19:05:17    887s] #Total number of nets = 0.
[04/27 19:05:17    887s] #
[04/27 19:05:17    887s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.79 (MB), peak = 1210.53 (MB)
[04/27 19:05:17    887s] #Start Track Assignment.
[04/27 19:05:17    887s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 19:05:17    888s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 19:05:17    888s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 19:05:17    888s] #
[04/27 19:05:17    888s] #Track assignment summary:
[04/27 19:05:17    888s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 19:05:17    888s] #----------------------------------------------------
[04/27 19:05:17    888s] #M1 	      0.00 	  0.00%  	  0.00%
[04/27 19:05:17    888s] #M2 	      0.00 	  0.00%  	  0.00%
[04/27 19:05:17    888s] #M3 	      0.00 	  0.00%  	  0.00%
[04/27 19:05:17    888s] #----------------------------------------------------
[04/27 19:05:17    888s] #All 	      0.00  	  0.00% 	  0.00%
[04/27 19:05:17    888s] #Complete Track Assignment.
[04/27 19:05:17    888s] #Total wire length = 3187353 um.
[04/27 19:05:17    888s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:17    888s] #Total wire length on LAYER metal1 = 402485 um.
[04/27 19:05:17    888s] #Total wire length on LAYER metal2 = 1710482 um.
[04/27 19:05:17    888s] #Total wire length on LAYER metal3 = 1074386 um.
[04/27 19:05:17    888s] #Total number of vias = 80891
[04/27 19:05:17    888s] #Up-Via Summary (total 80891):
[04/27 19:05:17    888s] #           
[04/27 19:05:17    888s] #-----------------------
[04/27 19:05:17    888s] #  Metal 1        50804
[04/27 19:05:17    888s] #  Metal 2        30087
[04/27 19:05:17    888s] #-----------------------
[04/27 19:05:17    888s] #                 80891 
[04/27 19:05:17    888s] #
[04/27 19:05:17    888s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1206.88 (MB), peak = 1210.53 (MB)
[04/27 19:05:17    888s] #
[04/27 19:05:17    888s] #Cpu time = 00:00:03
[04/27 19:05:17    888s] #Elapsed time = 00:00:03
[04/27 19:05:17    888s] #Increased memory = -0.37 (MB)
[04/27 19:05:17    888s] #Total memory = 1206.88 (MB)
[04/27 19:05:17    888s] #Peak memory = 1210.53 (MB)
[04/27 19:05:18    888s] #
[04/27 19:05:18    888s] #Connectivity extraction summary:
[04/27 19:05:18    888s] #Total number of nets = 0.
[04/27 19:05:18    888s] #
[04/27 19:05:18    888s] #
[04/27 19:05:18    888s] #Start Detail Routing..
[04/27 19:05:18    888s] #start initial detail routing ...
[04/27 19:05:18    888s] # ECO: 0.0% of the total area was rechecked for DRC, and 2.1% required routing.
[04/27 19:05:18    889s] #    number of violations = 0
[04/27 19:05:18    889s] #3 out of 187510 instances need to be verified(marked ipoed).
[04/27 19:05:18    889s] #0.4% of the total area is being checked for drcs
[04/27 19:05:18    889s] #0.4% of the total area was checked
[04/27 19:05:18    889s] #    number of violations = 1
[04/27 19:05:18    889s] #
[04/27 19:05:18    889s] #    By Layer and Type :
[04/27 19:05:18    889s] #	          Short   Totals
[04/27 19:05:18    889s] #	metal1        1        1
[04/27 19:05:18    889s] #	Totals        1        1
[04/27 19:05:18    889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.90 (MB), peak = 1228.91 (MB)
[04/27 19:05:18    889s] #start 1st optimization iteration ...
[04/27 19:05:18    889s] #    number of violations = 0
[04/27 19:05:18    889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.94 (MB), peak = 1229.94 (MB)
[04/27 19:05:18    889s] #Complete Detail Routing.
[04/27 19:05:18    889s] #Total wire length = 3187437 um.
[04/27 19:05:18    889s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:18    889s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:18    889s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:18    889s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:18    889s] #Total number of vias = 80890
[04/27 19:05:18    889s] #Up-Via Summary (total 80890):
[04/27 19:05:18    889s] #           
[04/27 19:05:18    889s] #-----------------------
[04/27 19:05:18    889s] #  Metal 1        50801
[04/27 19:05:18    889s] #  Metal 2        30089
[04/27 19:05:18    889s] #-----------------------
[04/27 19:05:18    889s] #                 80890 
[04/27 19:05:18    889s] #
[04/27 19:05:18    889s] #Total number of DRC violations = 0
[04/27 19:05:18    889s] #Cpu time = 00:00:01
[04/27 19:05:18    889s] #Elapsed time = 00:00:01
[04/27 19:05:18    889s] #Increased memory = 0.98 (MB)
[04/27 19:05:18    889s] #Total memory = 1207.86 (MB)
[04/27 19:05:18    889s] #Peak memory = 1230.36 (MB)
[04/27 19:05:18    889s] #
[04/27 19:05:18    889s] #Connectivity extraction summary:
[04/27 19:05:18    889s] #Total number of nets = 0.
[04/27 19:05:18    889s] #
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #Start Detail Routing..
[04/27 19:05:19    889s] #start initial detail routing ...
[04/27 19:05:19    889s] #    number of violations = 0
[04/27 19:05:19    889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.64 (MB), peak = 1230.36 (MB)
[04/27 19:05:19    889s] #start 1st optimization iteration ...
[04/27 19:05:19    889s] #    number of violations = 0
[04/27 19:05:19    889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.64 (MB), peak = 1230.36 (MB)
[04/27 19:05:19    889s] #Complete Detail Routing.
[04/27 19:05:19    889s] #Total wire length = 3187437 um.
[04/27 19:05:19    889s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:19    889s] #Total number of vias = 80890
[04/27 19:05:19    889s] #Up-Via Summary (total 80890):
[04/27 19:05:19    889s] #           
[04/27 19:05:19    889s] #-----------------------
[04/27 19:05:19    889s] #  Metal 1        50801
[04/27 19:05:19    889s] #  Metal 2        30089
[04/27 19:05:19    889s] #-----------------------
[04/27 19:05:19    889s] #                 80890 
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #Total number of DRC violations = 0
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #start routing for process antenna violation fix ...
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #Connectivity extraction summary:
[04/27 19:05:19    889s] #Total number of nets = 0.
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.86 (MB), peak = 1230.36 (MB)
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #Total wire length = 3187437 um.
[04/27 19:05:19    889s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:19    889s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:19    889s] #Total number of vias = 80890
[04/27 19:05:19    889s] #Up-Via Summary (total 80890):
[04/27 19:05:19    889s] #           
[04/27 19:05:19    889s] #-----------------------
[04/27 19:05:19    889s] #  Metal 1        50801
[04/27 19:05:19    889s] #  Metal 2        30089
[04/27 19:05:19    889s] #-----------------------
[04/27 19:05:19    889s] #                 80890 
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #Total number of DRC violations = 0
[04/27 19:05:19    889s] #
[04/27 19:05:19    889s] #detailRoute Statistics:
[04/27 19:05:19    889s] #Cpu time = 00:00:01
[04/27 19:05:19    889s] #Elapsed time = 00:00:01
[04/27 19:05:19    889s] #Increased memory = 1.41 (MB)
[04/27 19:05:19    889s] #Total memory = 1208.29 (MB)
[04/27 19:05:19    889s] #Peak memory = 1230.36 (MB)
[04/27 19:05:19    889s] #Updating routing design signature
[04/27 19:05:19    889s] #Created 41 library cell signatures
[04/27 19:05:19    889s] #Created 15965 NETS and 0 SPECIALNETS signatures
[04/27 19:05:19    890s] #Created 187510 instance signatures
[04/27 19:05:19    890s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.82 (MB), peak = 1230.36 (MB)
[04/27 19:05:19    890s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1212.86 (MB), peak = 1230.36 (MB)
[04/27 19:05:20    891s] #
[04/27 19:05:20    891s] #globalDetailRoute statistics:
[04/27 19:05:20    891s] #Cpu time = 00:00:09
[04/27 19:05:20    891s] #Elapsed time = 00:00:08
[04/27 19:05:20    891s] #Increased memory = -17.40 (MB)
[04/27 19:05:20    891s] #Total memory = 1135.45 (MB)
[04/27 19:05:20    891s] #Peak memory = 1230.36 (MB)
[04/27 19:05:20    891s] #Number of warnings = 21
[04/27 19:05:20    891s] #Total number of warnings = 46
[04/27 19:05:20    891s] #Number of fails = 0
[04/27 19:05:20    891s] #Total number of fails = 0
[04/27 19:05:20    891s] #Complete globalDetailRoute on Thu Apr 27 19:05:20 2017
[04/27 19:05:20    891s] #
[04/27 19:05:20    891s] **optDesign ... cpu = 0:00:33, real = 0:00:31, mem = 1505.1M, totSessionCpu=0:14:52 **
[04/27 19:05:20    891s] -routeWithEco false                      # bool, default=false
[04/27 19:05:20    891s] -routeSelectedNetOnly false              # bool, default=false
[04/27 19:05:20    891s] -routeWithTimingDriven false             # bool, default=false
[04/27 19:05:20    891s] -routeWithSiDriven false                 # bool, default=false
[04/27 19:05:20    891s] Extraction called for design 'Top_Level' of instances=187510 and nets=15965 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:05:20    891s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:05:20    891s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:05:20    891s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:05:20    891s] RC Extraction called in multi-corner(1) mode.
[04/27 19:05:20    891s] Process corner(s) are loaded.
[04/27 19:05:20    891s]  Corner: osu05
[04/27 19:05:20    891s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:05:20    891s] Assumed metal fill uses the following parameters:
[04/27 19:05:20    891s]               Active Spacing      Min. Width
[04/27 19:05:20    891s]                 [microns]         [microns]
[04/27 19:05:20    891s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:05:20    891s]   Layer M1        0.600             0.400 
[04/27 19:05:20    891s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:05:20    891s]   Layer M2        0.600             0.400 
[04/27 19:05:20    891s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:05:20    891s]   Layer M3        0.600             0.400 
[04/27 19:05:20    891s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:05:20    891s]       RC Corner Indexes            0   
[04/27 19:05:20    891s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:05:20    891s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:05:20    891s] Resistance Scaling Factor    : 1.00000 
[04/27 19:05:20    891s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:05:20    891s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:05:20    891s] Shrink Factor                : 1.00000
[04/27 19:05:20    891s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:05:20    891s] Initializing multi-corner capacitance tables ... 
[04/27 19:05:20    891s] Initializing multi-corner resistance tables ...
[04/27 19:05:21    891s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1505.1M)
[04/27 19:05:21    891s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:05:21    892s] Extracted 10.0012% (CPU Time= 0:00:00.5  MEM= 1557.1M)
[04/27 19:05:21    892s] Extracted 20.0014% (CPU Time= 0:00:00.8  MEM= 1557.1M)
[04/27 19:05:21    892s] Extracted 30.0016% (CPU Time= 0:00:01.0  MEM= 1557.1M)
[04/27 19:05:22    892s] Extracted 40.0018% (CPU Time= 0:00:01.1  MEM= 1557.1M)
[04/27 19:05:22    893s] Extracted 50.002% (CPU Time= 0:00:01.3  MEM= 1557.1M)
[04/27 19:05:22    893s] Extracted 60.0012% (CPU Time= 0:00:01.4  MEM= 1557.1M)
[04/27 19:05:22    893s] Extracted 70.0014% (CPU Time= 0:00:01.6  MEM= 1557.1M)
[04/27 19:05:22    893s] Extracted 80.0016% (CPU Time= 0:00:01.8  MEM= 1561.1M)
[04/27 19:05:22    893s] Extracted 90.0018% (CPU Time= 0:00:01.9  MEM= 1561.1M)
[04/27 19:05:23    893s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 1561.1M)
[04/27 19:05:23    893s] Number of Extracted Resistors     : 181924
[04/27 19:05:23    893s] Number of Extracted Ground Cap.   : 197130
[04/27 19:05:23    893s] Number of Extracted Coupling Cap. : 193440
[04/27 19:05:23    893s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:05:23    893s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:05:23    893s]  Corner: osu05
[04/27 19:05:23    893s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1529.1M)
[04/27 19:05:23    893s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:05:23    894s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15208 times net's RC data read were performed.
[04/27 19:05:23    894s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1533.082M)
[04/27 19:05:23    894s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:05:23    894s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1533.082M)
[04/27 19:05:23    894s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1533.082M)
[04/27 19:05:23    894s] **optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1503.1M, totSessionCpu=0:14:54 **
[04/27 19:05:23    894s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:05:23    894s] Begin IPO call back ...
[04/27 19:05:23    894s] End IPO call back ...
[04/27 19:05:23    894s] #################################################################################
[04/27 19:05:23    894s] # Design Stage: PostRoute
[04/27 19:05:23    894s] # Design Name: Top_Level
[04/27 19:05:23    894s] # Design Mode: 90nm
[04/27 19:05:23    894s] # Analysis Mode: MMMC OCV 
[04/27 19:05:23    894s] # Parasitics Mode: SPEF/RCDB
[04/27 19:05:23    894s] # Signoff Settings: SI On 
[04/27 19:05:23    894s] #################################################################################
[04/27 19:05:24    895s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:05:24    895s] Setting infinite Tws ...
[04/27 19:05:24    895s] First Iteration Infinite Tw... 
[04/27 19:05:24    895s] Calculate early delays in OCV mode...
[04/27 19:05:24    895s] Calculate late delays in OCV mode...
[04/27 19:05:24    895s] Topological Sorting (CPU = 0:00:00.0, MEM = 1505.4M, InitMEM = 1503.1M)
[04/27 19:05:24    895s] Initializing multi-corner capacitance tables ... 
[04/27 19:05:24    895s] Initializing multi-corner resistance tables ...
[04/27 19:05:24    895s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:05:24    895s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1521.7M)
[04/27 19:05:24    895s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:05:32    903s] Total number of fetched objects 15208
[04/27 19:05:32    903s] AAE_INFO-618: Total number of nets in the design is 15965,  95.3 percent of the nets selected for SI analysis
[04/27 19:05:32    903s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:05:32    903s] End delay calculation. (MEM=1564.22 CPU=0:00:07.7 REAL=0:00:08.0)
[04/27 19:05:32    903s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:05:32    903s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1564.2M) ***
[04/27 19:05:33    904s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1564.2M)
[04/27 19:05:33    904s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:05:33    904s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1564.2M)
[04/27 19:05:33    904s] Starting SI iteration 2
[04/27 19:05:33    904s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:05:33    904s] Calculate early delays in OCV mode...
[04/27 19:05:33    904s] Calculate late delays in OCV mode...
[04/27 19:05:33    904s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:05:33    904s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15208. 
[04/27 19:05:33    904s] Total number of fetched objects 15208
[04/27 19:05:33    904s] AAE_INFO-618: Total number of nets in the design is 15965,  0.2 percent of the nets selected for SI analysis
[04/27 19:05:33    904s] End delay calculation. (MEM=1572.27 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:05:33    904s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1572.3M) ***
[04/27 19:05:34    905s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=0:15:06 mem=1572.3M)
[04/27 19:05:34    905s] **optDesign ... cpu = 0:00:47, real = 0:00:45, mem = 1501.8M, totSessionCpu=0:15:06 **
[04/27 19:05:34    905s] *** Timing NOT met, worst failing slack is -0.256
[04/27 19:05:34    905s] *** Check timing (0:00:00.0)
[04/27 19:05:34    905s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/27 19:05:35    905s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:05:35    905s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:05:35    905s] ### Creating PhyDesignMc. totSessionCpu=0:15:06 mem=1501.8M
[04/27 19:05:35    905s] #spOpts: mergeVia=F 
[04/27 19:05:35    906s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:06 mem=1501.8M
[04/27 19:05:35    906s] ### Creating LA Mngr. totSessionCpu=0:15:06 mem=1501.8M
[04/27 19:05:35    906s] ### Creating LA Mngr, finished. totSessionCpu=0:15:06 mem=1501.8M
[04/27 19:05:36    907s] *info: 1 clock net excluded
[04/27 19:05:36    907s] *info: 2 special nets excluded.
[04/27 19:05:36    907s] *info: 719 no-driver nets excluded.
[04/27 19:05:36    907s] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -7.702 Density 100.00
[04/27 19:05:37    907s] Optimizer TNS Opt
[04/27 19:05:37    908s] Active Path Group: reg2reg  
[04/27 19:05:37    908s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:37    908s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:05:37    908s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:37    908s] |  -0.256|   -0.256|  -7.702|   -7.702|   100.00%|   0:00:00.0| 1668.6M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:05:37    908s] |  -0.256|   -0.256|  -7.702|   -7.702|   100.00%|   0:00:00.0| 1668.6M|     osu05|  reg2reg| AHB_DUT/III/o_waddr_reg[24]/D            |
[04/27 19:05:37    908s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1668.6M) ***
[04/27 19:05:37    908s]   Timing Snapshot: (TGT)
[04/27 19:05:37    908s]      Weighted WNS: -0.256
[04/27 19:05:37    908s]       All  PG WNS: -0.256
[04/27 19:05:37    908s]       High PG WNS: -0.256
[04/27 19:05:37    908s]       All  PG TNS: -7.702
[04/27 19:05:37    908s]       High PG TNS: -7.702
[04/27 19:05:37    908s]    Category Slack: { [L, -0.256] [H, -0.256] }
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Checking setup slack degradation ...
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Recovery Manager:
[04/27 19:05:37    908s]   Low  Effort WNS Jump: 0.000 (REF: -0.256, TGT: -0.256, Threshold: 0.150) - Skip
[04/27 19:05:37    908s]   High Effort WNS Jump: 0.000 (REF: -0.256, TGT: -0.256, Threshold: 0.075) - Skip
[04/27 19:05:37    908s]   Low  Effort TNS Jump: 0.000 (REF: -7.703, TGT: -7.702, Threshold: 25.000) - Disabled
[04/27 19:05:37    908s]   High Effort TNS Jump: 0.000 (REF: -7.703, TGT: -7.702, Threshold: 25.000) - Disabled
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1668.6M) ***
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] *** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1668.6M) ***
[04/27 19:05:37    908s] End: GigaOpt Optimization in post-eco TNS mode
[04/27 19:05:37    908s] Running postRoute recovery in postEcoRoute mode
[04/27 19:05:37    908s] **optDesign ... cpu = 0:00:50, real = 0:00:48, mem = 1531.7M, totSessionCpu=0:15:09 **
[04/27 19:05:37    908s]   Timing/DRV Snapshot: (TGT)
[04/27 19:05:37    908s]      Weighted WNS: -0.256
[04/27 19:05:37    908s]       All  PG WNS: -0.256
[04/27 19:05:37    908s]       High PG WNS: -0.256
[04/27 19:05:37    908s]       All  PG TNS: -7.702
[04/27 19:05:37    908s]       High PG TNS: -7.702
[04/27 19:05:37    908s]          Tran DRV: 0
[04/27 19:05:37    908s]           Cap DRV: 0
[04/27 19:05:37    908s]        Fanout DRV: 0
[04/27 19:05:37    908s]            Glitch: 0
[04/27 19:05:37    908s]    Category Slack: { [L, -0.256] [H, -0.256] }
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Checking setup slack degradation ...
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Recovery Manager:
[04/27 19:05:37    908s]   Low  Effort WNS Jump: 0.000 (REF: -0.256, TGT: -0.256, Threshold: 0.150) - Skip
[04/27 19:05:37    908s]   High Effort WNS Jump: 0.000 (REF: -0.256, TGT: -0.256, Threshold: 0.075) - Skip
[04/27 19:05:37    908s]   Low  Effort TNS Jump: 0.000 (REF: -7.703, TGT: -7.702, Threshold: 25.000) - Disabled
[04/27 19:05:37    908s]   High Effort TNS Jump: 0.000 (REF: -7.703, TGT: -7.702, Threshold: 25.000) - Disabled
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Checking DRV degradation...
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] Recovery Manager:
[04/27 19:05:37    908s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:05:37    908s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:05:37    908s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:05:37    908s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:05:37    908s] 
[04/27 19:05:37    908s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/27 19:05:37    908s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1531.71M, totSessionCpu=0:15:09).
[04/27 19:05:37    908s] **optDesign ... cpu = 0:00:50, real = 0:00:48, mem = 1531.7M, totSessionCpu=0:15:09 **
[04/27 19:05:37    908s] 
[04/27 19:05:38    908s] Latch borrow mode reset to max_borrow
[04/27 19:05:38    909s] Reported timing to dir ./timingReports
[04/27 19:05:38    909s] **optDesign ... cpu = 0:00:51, real = 0:00:49, mem = 1531.7M, totSessionCpu=0:15:10 **
[04/27 19:05:38    909s] Begin: glitch net info
[04/27 19:05:38    909s] glitch slack range: number of glitch nets
[04/27 19:05:38    909s] glitch slack < -0.32 : 0
[04/27 19:05:38    909s] -0.32 < glitch slack < -0.28 : 0
[04/27 19:05:38    909s] -0.28 < glitch slack < -0.24 : 0
[04/27 19:05:38    909s] -0.24 < glitch slack < -0.2 : 0
[04/27 19:05:38    909s] -0.2 < glitch slack < -0.16 : 0
[04/27 19:05:38    909s] -0.16 < glitch slack < -0.12 : 0
[04/27 19:05:38    909s] -0.12 < glitch slack < -0.08 : 0
[04/27 19:05:38    909s] -0.08 < glitch slack < -0.04 : 0
[04/27 19:05:38    909s] -0.04 < glitch slack : 0
[04/27 19:05:38    909s] End: glitch net info
[04/27 19:05:39    910s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.256  | -0.256  |  0.936  |
|           TNS (ns):| -7.702  | -7.702  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.517%
       (99.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:50, mem = 1531.7M, totSessionCpu=0:15:11 **
[04/27 19:05:39    910s]  ReSet Options after AAE Based Opt flow 
[04/27 19:05:39    910s] *** Finished optDesign ***
[04/27 19:05:39    910s] 
[04/27 19:05:39    910s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:53.5 real=0:00:51.9)
[04/27 19:05:39    910s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 19:05:39    910s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.7 real=0:00:04.6)
[04/27 19:05:39    910s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.4 real=0:00:19.2)
[04/27 19:05:39    910s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/27 19:05:39    910s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:09.1 real=0:00:08.3)
[04/27 19:05:39    910s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.7 real=0:00:11.7)
[04/27 19:05:39    910s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.7 real=0:00:02.6)
[04/27 19:05:39    910s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[04/27 19:05:39    910s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 19:05:39    910s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:05:39    910s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:05:39    910s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15207 times net's RC data read were performed.
[04/27 19:05:39    910s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1531.7M)
[04/27 19:05:39    910s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[04/27 19:05:39    910s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[04/27 19:05:39    910s] Type 'man IMPSP-5217' for more detail.
[04/27 19:05:40    910s] Core basic site is core
[04/27 19:05:40    910s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:05:40    911s]   Signal wire search tree: 182253 elements. (cpu=0:00:00.1, mem=0.0M)
[04/27 19:05:40    911s] *INFO: Adding fillers to top-module.
[04/27 19:05:40    911s] *INFO:   Added 4 filler insts (cell FILL / prefix FIL).
[04/27 19:05:40    911s] *INFO: Total 4 filler insts added - prefix FIL (CPU: 0:00:00.8).
[04/27 19:05:40    911s] For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/27 19:05:40    911s] <CMD> ecoRoute
[04/27 19:05:40    911s] 
[04/27 19:05:40    911s] globalDetailRoute
[04/27 19:05:40    911s] 
[04/27 19:05:40    911s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:05:40    911s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:05:40    911s] #setNanoRouteMode -routeWithEco true
[04/27 19:05:40    911s] #Start globalDetailRoute on Thu Apr 27 19:05:40 2017
[04/27 19:05:40    911s] #
[04/27 19:05:41    912s] ### Net info: total nets: 15965
[04/27 19:05:41    912s] ### Net info: dirty nets: 0
[04/27 19:05:41    912s] ### Net info: marked as disconnected nets: 0
[04/27 19:05:42    912s] ### Net info: fully routed nets: 15209
[04/27 19:05:42    912s] ### Net info: trivial (single pin) nets: 0
[04/27 19:05:42    912s] ### Net info: unrouted nets: 756
[04/27 19:05:42    912s] ### Net info: re-extraction nets: 0
[04/27 19:05:42    912s] ### Net info: ignored nets: 0
[04/27 19:05:42    912s] ### Net info: skip routing nets: 0
[04/27 19:05:42    913s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:05:42    913s] #Start routing data preparation.
[04/27 19:05:42    913s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:05:42    913s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:05:42    913s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:05:42    913s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:05:42    913s] #Voltage range [0.000 - 5.000] has 15963 nets.
[04/27 19:05:42    913s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:05:42    913s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:05:42    913s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:05:43    914s] #Regenerating Ggrids automatically.
[04/27 19:05:43    914s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:05:43    914s] #Using automatically generated G-grids.
[04/27 19:05:43    914s] #Done routing data preparation.
[04/27 19:05:43    914s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.41 (MB), peak = 1230.36 (MB)
[04/27 19:05:43    914s] #Merging special wires...
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Connectivity extraction summary:
[04/27 19:05:43    914s] #Total number of nets = 0.
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #WARNING (NRGR-22) Design is already detail routed.
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Connectivity extraction summary:
[04/27 19:05:43    914s] #Total number of nets = 0.
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Cpu time = 00:00:01
[04/27 19:05:43    914s] #Elapsed time = 00:00:01
[04/27 19:05:43    914s] #Increased memory = 6.54 (MB)
[04/27 19:05:43    914s] #Total memory = 1174.15 (MB)
[04/27 19:05:43    914s] #Peak memory = 1230.36 (MB)
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Connectivity extraction summary:
[04/27 19:05:43    914s] #Total number of nets = 0.
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Start Detail Routing..
[04/27 19:05:43    914s] #start initial detail routing ...
[04/27 19:05:43    914s] #    number of violations = 0
[04/27 19:05:43    914s] #4 out of 187514 instances need to be verified(marked ipoed).
[04/27 19:05:43    914s] #0.0% of the total area is being checked for drcs
[04/27 19:05:43    914s] #0.0% of the total area was checked
[04/27 19:05:43    914s] #    number of violations = 0
[04/27 19:05:43    914s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.70 (MB), peak = 1230.36 (MB)
[04/27 19:05:43    914s] #start 1st optimization iteration ...
[04/27 19:05:43    914s] #    number of violations = 0
[04/27 19:05:43    914s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.79 (MB), peak = 1230.36 (MB)
[04/27 19:05:43    914s] #Complete Detail Routing.
[04/27 19:05:43    914s] #Total wire length = 3187437 um.
[04/27 19:05:43    914s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:43    914s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:43    914s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:43    914s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:43    914s] #Total number of vias = 80890
[04/27 19:05:43    914s] #Up-Via Summary (total 80890):
[04/27 19:05:43    914s] #           
[04/27 19:05:43    914s] #-----------------------
[04/27 19:05:43    914s] #  Metal 1        50801
[04/27 19:05:43    914s] #  Metal 2        30089
[04/27 19:05:43    914s] #-----------------------
[04/27 19:05:43    914s] #                 80890 
[04/27 19:05:43    914s] #
[04/27 19:05:43    914s] #Total number of DRC violations = 0
[04/27 19:05:43    914s] #Cpu time = 00:00:00
[04/27 19:05:43    914s] #Elapsed time = 00:00:00
[04/27 19:05:43    914s] #Increased memory = 2.30 (MB)
[04/27 19:05:43    914s] #Total memory = 1176.45 (MB)
[04/27 19:05:43    914s] #Peak memory = 1230.36 (MB)
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Connectivity extraction summary:
[04/27 19:05:44    915s] #Total number of nets = 0.
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Start Detail Routing..
[04/27 19:05:44    915s] #start initial detail routing ...
[04/27 19:05:44    915s] #    number of violations = 0
[04/27 19:05:44    915s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.23 (MB), peak = 1230.36 (MB)
[04/27 19:05:44    915s] #start 1st optimization iteration ...
[04/27 19:05:44    915s] #    number of violations = 0
[04/27 19:05:44    915s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.23 (MB), peak = 1230.36 (MB)
[04/27 19:05:44    915s] #Complete Detail Routing.
[04/27 19:05:44    915s] #Total wire length = 3187437 um.
[04/27 19:05:44    915s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:44    915s] #Total number of vias = 80890
[04/27 19:05:44    915s] #Up-Via Summary (total 80890):
[04/27 19:05:44    915s] #           
[04/27 19:05:44    915s] #-----------------------
[04/27 19:05:44    915s] #  Metal 1        50801
[04/27 19:05:44    915s] #  Metal 2        30089
[04/27 19:05:44    915s] #-----------------------
[04/27 19:05:44    915s] #                 80890 
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Total number of DRC violations = 0
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #start routing for process antenna violation fix ...
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Connectivity extraction summary:
[04/27 19:05:44    915s] #Total number of nets = 0.
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.46 (MB), peak = 1230.36 (MB)
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Total wire length = 3187437 um.
[04/27 19:05:44    915s] #Total half perimeter of net bounding box = 2616390 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal1 = 402539 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal2 = 1710476 um.
[04/27 19:05:44    915s] #Total wire length on LAYER metal3 = 1074422 um.
[04/27 19:05:44    915s] #Total number of vias = 80890
[04/27 19:05:44    915s] #Up-Via Summary (total 80890):
[04/27 19:05:44    915s] #           
[04/27 19:05:44    915s] #-----------------------
[04/27 19:05:44    915s] #  Metal 1        50801
[04/27 19:05:44    915s] #  Metal 2        30089
[04/27 19:05:44    915s] #-----------------------
[04/27 19:05:44    915s] #                 80890 
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #Total number of DRC violations = 0
[04/27 19:05:44    915s] #
[04/27 19:05:44    915s] #detailRoute Statistics:
[04/27 19:05:44    915s] #Cpu time = 00:00:01
[04/27 19:05:44    915s] #Elapsed time = 00:00:01
[04/27 19:05:44    915s] #Increased memory = 2.73 (MB)
[04/27 19:05:44    915s] #Total memory = 1176.88 (MB)
[04/27 19:05:44    915s] #Peak memory = 1230.36 (MB)
[04/27 19:05:45    915s] #
[04/27 19:05:45    915s] #globalDetailRoute statistics:
[04/27 19:05:45    915s] #Cpu time = 00:00:04
[04/27 19:05:45    915s] #Elapsed time = 00:00:04
[04/27 19:05:45    915s] #Increased memory = -21.22 (MB)
[04/27 19:05:45    915s] #Total memory = 1142.80 (MB)
[04/27 19:05:45    915s] #Peak memory = 1230.36 (MB)
[04/27 19:05:45    915s] #Number of warnings = 2
[04/27 19:05:45    915s] #Total number of warnings = 48
[04/27 19:05:45    915s] #Number of fails = 0
[04/27 19:05:45    915s] #Total number of fails = 0
[04/27 19:05:45    915s] #Complete globalDetailRoute on Thu Apr 27 19:05:45 2017
[04/27 19:05:45    915s] #
[04/27 19:05:45    916s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/27 19:05:45    916s] VERIFY_CONNECTIVITY use new engine.
[04/27 19:05:45    916s] 
[04/27 19:05:45    916s] ******** Start: VERIFY CONNECTIVITY ********
[04/27 19:05:45    916s] Start Time: Thu Apr 27 19:05:45 2017
[04/27 19:05:45    916s] 
[04/27 19:05:45    916s] Design Name: Top_Level
[04/27 19:05:45    916s] Database Units: 1000
[04/27 19:05:45    916s] Design Boundary: (0.0000, 0.0000) (4502.4000, 4482.0000)
[04/27 19:05:45    916s] Error Limit = 1000; Warning Limit = 50
[04/27 19:05:45    916s] Check all nets
[04/27 19:05:45    916s] **** 19:05:45 **** Processed 5000 nets.
[04/27 19:05:45    916s] **** 19:05:45 **** Processed 10000 nets.
[04/27 19:05:45    916s] **** 19:05:45 **** Processed 15000 nets.
[04/27 19:05:46    917s] 
[04/27 19:05:46    917s] Begin Summary 
[04/27 19:05:46    917s]   Found no problems or warnings.
[04/27 19:05:46    917s] End Summary
[04/27 19:05:46    917s] 
[04/27 19:05:46    917s] End Time: Thu Apr 27 19:05:46 2017
[04/27 19:05:46    917s] Time Elapsed: 0:00:01.0
[04/27 19:05:46    917s] 
[04/27 19:05:46    917s] ******** End: VERIFY CONNECTIVITY ********
[04/27 19:05:46    917s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/27 19:05:46    917s]   (CPU Time: 0:00:01.3  MEM: -0.953M)
[04/27 19:05:46    917s] 
[04/27 19:05:46    917s] <CMD> verify_drc
[04/27 19:05:46    917s]  *** Starting Verify DRC (MEM: 1509.0) ***
[04/27 19:05:46    917s] 
[04/27 19:05:46    917s]   VERIFY DRC ...... Starting Verification
[04/27 19:05:46    917s]   VERIFY DRC ...... Initializing
[04/27 19:05:46    917s]   VERIFY DRC ...... Deleting Existing Violations
[04/27 19:05:46    917s]   VERIFY DRC ...... Creating Sub-Areas
[04/27 19:05:46    917s]   VERIFY DRC ...... Using new threading
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 1 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 2 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 3 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 4 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 5 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 6 of 64
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/27 19:05:46    917s]   VERIFY DRC ...... Sub-Area : 7 of 64
[04/27 19:05:47    917s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/27 19:05:47    917s]   VERIFY DRC ...... Sub-Area : 8 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 9 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 10 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 11 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 12 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 13 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 14 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 15 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 16 of 64
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/27 19:05:47    918s]   VERIFY DRC ...... Sub-Area : 17 of 64
[04/27 19:05:48    918s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/27 19:05:48    918s]   VERIFY DRC ...... Sub-Area : 18 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 19 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 20 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 21 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 22 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 23 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 24 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 25 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 26 of 64
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/27 19:05:48    919s]   VERIFY DRC ...... Sub-Area : 27 of 64
[04/27 19:05:49    919s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/27 19:05:49    919s]   VERIFY DRC ...... Sub-Area : 28 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 29 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 30 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 31 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 32 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 33 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 34 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 35 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 36 of 64
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/27 19:05:49    920s]   VERIFY DRC ...... Sub-Area : 37 of 64
[04/27 19:05:50    920s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/27 19:05:50    920s]   VERIFY DRC ...... Sub-Area : 38 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 39 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 40 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 41 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 42 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 43 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 44 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 45 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 46 of 64
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/27 19:05:50    921s]   VERIFY DRC ...... Sub-Area : 47 of 64
[04/27 19:05:51    921s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 48 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 49 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 50 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 51 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 52 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 53 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 54 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 55 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 56 of 64
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/27 19:05:51    922s]   VERIFY DRC ...... Sub-Area : 57 of 64
[04/27 19:05:52    922s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/27 19:05:52    922s]   VERIFY DRC ...... Sub-Area : 58 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 59 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 60 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 61 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 62 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 63 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 64 of 64
[04/27 19:05:52    923s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/27 19:05:52    923s] 
[04/27 19:05:52    923s]   Verification Complete : 0 Viols.
[04/27 19:05:52    923s] 
[04/27 19:05:52    923s]  *** End Verify DRC (CPU: 0:00:06.4  ELAPSED TIME: 6.00  MEM: 48.7M) ***
[04/27 19:05:52    923s] 
[04/27 19:05:52    923s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[04/27 19:05:52    923s] Parse map file...
[04/27 19:05:52    923s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[04/27 19:05:52    923s] Type 'man IMPOGDS-399' for more detail.
[04/27 19:05:52    923s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[04/27 19:05:52    923s] Type 'man IMPOGDS-399' for more detail.
[04/27 19:05:52    923s] Writing GDSII file ...
[04/27 19:05:52    923s] 	****** db unit per micron = 1000 ******
[04/27 19:05:52    923s] 	****** output gds2 file unit per micron = 1000 ******
[04/27 19:05:52    923s] 	****** unit scaling factor = 1 ******
[04/27 19:05:52    923s] Output for instance
[04/27 19:05:52    923s] Output for bump
[04/27 19:05:52    923s] Output for physical terminals
[04/27 19:05:52    923s] Output for logical terminals
[04/27 19:05:52    923s] Output for regular nets
[04/27 19:05:53    924s] Output for special nets and metal fills
[04/27 19:05:53    924s] Output for via structure generation
[04/27 19:05:53    924s] Statistics for GDS generated (version 3)
[04/27 19:05:53    924s] ----------------------------------------
[04/27 19:05:53    924s] Stream Out Layer Mapping Information:
[04/27 19:05:53    924s] GDS Layer Number          GDS Layer Name
[04/27 19:05:53    924s] ----------------------------------------
[04/27 19:05:53    924s]     49                            metal1
[04/27 19:05:53    924s]     50                               via
[04/27 19:05:53    924s]     51                            metal2
[04/27 19:05:53    924s]     61                              via2
[04/27 19:05:53    924s]     62                            metal3
[04/27 19:05:53    924s]     49                            metal1
[04/27 19:05:53    924s]     51                            metal2
[04/27 19:05:53    924s]     62                            metal3
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Stream Out Information Processed for GDS version 3:
[04/27 19:05:53    924s] Units: 1000 DBU
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Object                             Count
[04/27 19:05:53    924s] ----------------------------------------
[04/27 19:05:53    924s] Instances                         187514
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Ports/Pins                           196
[04/27 19:05:53    924s]     metal layer metal2                69
[04/27 19:05:53    924s]     metal layer metal3               127
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Nets                              101360
[04/27 19:05:53    924s]     metal layer metal1             30677
[04/27 19:05:53    924s]     metal layer metal2             52820
[04/27 19:05:53    924s]     metal layer metal3             17863
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s]     Via Instances                  80890
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Special Nets                         447
[04/27 19:05:53    924s]     metal layer metal1               444
[04/27 19:05:53    924s]     metal layer metal2                 3
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s]     Via Instances                    302
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Metal Fills                            0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s]     Via Instances                      0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Metal FillOPCs                         0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s]     Via Instances                      0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Text                                 197
[04/27 19:05:53    924s]     metal layer metal1                 1
[04/27 19:05:53    924s]     metal layer metal2                69
[04/27 19:05:53    924s]     metal layer metal3               127
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Blockages                              0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Custom Text                            0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Custom Box                             0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Trim Metal                             0
[04/27 19:05:53    924s] 
[04/27 19:05:53    924s] Output for cells
[04/27 19:05:53    924s] **WARN: (IMPOGDS-1176):	There are 52 empty cells. Check innovus.log# for the details.
[04/27 19:05:53    924s]   It is probably because your mapping file does not contain corresponding rules.
[04/27 19:05:53    924s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[04/27 19:05:53    924s] ######Streamout is finished!
[04/27 19:05:53    924s] <CMD> saveNetlist -excludeLeafCell final.v
[04/27 19:05:53    924s] Writing Netlist "final.v" ...
[04/27 19:05:53    924s] <CMD> rcOut -spf final.dspf
[04/27 19:05:53    924s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[04/27 19:05:53    924s] Type 'man IMPDC-495' for more detail.
[04/27 19:05:53    924s] 
[04/27 19:11:42    965s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/27 19:11:42    965s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_Level_postRoute -outDir timingReports
[04/27 19:11:42    965s]  Reset EOS DB
[04/27 19:11:42    965s] Ignoring AAE DB Resetting ...
[04/27 19:11:42    965s] Extraction called for design 'Top_Level' of instances=187514 and nets=15965 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:11:42    965s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:11:42    965s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:11:42    965s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:11:42    965s] RC Extraction called in multi-corner(1) mode.
[04/27 19:11:42    965s] Process corner(s) are loaded.
[04/27 19:11:42    965s]  Corner: osu05
[04/27 19:11:42    965s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:11:42    965s] Assumed metal fill uses the following parameters:
[04/27 19:11:42    965s]               Active Spacing      Min. Width
[04/27 19:11:42    965s]                 [microns]         [microns]
[04/27 19:11:42    965s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:11:42    965s]   Layer M1        0.600             0.400 
[04/27 19:11:42    965s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:11:42    965s]   Layer M2        0.600             0.400 
[04/27 19:11:42    965s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:11:42    965s]   Layer M3        0.600             0.400 
[04/27 19:11:42    965s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:11:42    965s]       RC Corner Indexes            0   
[04/27 19:11:42    965s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:11:42    965s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:11:42    965s] Resistance Scaling Factor    : 1.00000 
[04/27 19:11:42    965s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:11:42    965s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:11:42    965s] Shrink Factor                : 1.00000
[04/27 19:11:42    965s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:11:42    965s] Initializing multi-corner capacitance tables ... 
[04/27 19:11:42    965s] Initializing multi-corner resistance tables ...
[04/27 19:11:43    965s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1556.7M)
[04/27 19:11:43    965s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:11:43    966s] Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 1596.7M)
[04/27 19:11:43    966s] Extracted 20.0014% (CPU Time= 0:00:00.9  MEM= 1596.7M)
[04/27 19:11:43    966s] Extracted 30.0016% (CPU Time= 0:00:01.0  MEM= 1596.7M)
[04/27 19:11:44    966s] Extracted 40.0018% (CPU Time= 0:00:01.2  MEM= 1596.7M)
[04/27 19:11:44    967s] Extracted 50.002% (CPU Time= 0:00:01.4  MEM= 1596.7M)
[04/27 19:11:44    967s] Extracted 60.0012% (CPU Time= 0:00:01.5  MEM= 1596.7M)
[04/27 19:11:44    967s] Extracted 70.0014% (CPU Time= 0:00:01.7  MEM= 1596.7M)
[04/27 19:11:44    967s] Extracted 80.0016% (CPU Time= 0:00:01.9  MEM= 1596.7M)
[04/27 19:11:44    967s] Extracted 90.0018% (CPU Time= 0:00:02.2  MEM= 1596.7M)
[04/27 19:11:45    968s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 1596.7M)
[04/27 19:11:45    968s] Number of Extracted Resistors     : 181924
[04/27 19:11:45    968s] Number of Extracted Ground Cap.   : 197130
[04/27 19:11:45    968s] Number of Extracted Coupling Cap. : 193440
[04/27 19:11:45    968s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:11:45    968s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:11:45    968s]  Corner: osu05
[04/27 19:11:45    968s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1536.6M)
[04/27 19:11:45    968s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:11:45    968s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15208 times net's RC data read were performed.
[04/27 19:11:45    968s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1544.648M)
[04/27 19:11:45    968s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:11:45    968s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1544.648M)
[04/27 19:11:45    968s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 1544.648M)
[04/27 19:11:46    969s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:11:46    969s] Begin IPO call back ...
[04/27 19:11:46    969s] End IPO call back ...
[04/27 19:11:46    969s] #################################################################################
[04/27 19:11:46    969s] # Design Stage: PostRoute
[04/27 19:11:46    969s] # Design Name: Top_Level
[04/27 19:11:46    969s] # Design Mode: 90nm
[04/27 19:11:46    969s] # Analysis Mode: MMMC OCV 
[04/27 19:11:46    969s] # Parasitics Mode: SPEF/RCDB
[04/27 19:11:46    969s] # Signoff Settings: SI On 
[04/27 19:11:46    969s] #################################################################################
[04/27 19:11:46    969s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:11:46    969s] Setting infinite Tws ...
[04/27 19:11:46    969s] First Iteration Infinite Tw... 
[04/27 19:11:46    969s] Calculate early delays in OCV mode...
[04/27 19:11:46    969s] Calculate late delays in OCV mode...
[04/27 19:11:46    969s] Topological Sorting (CPU = 0:00:00.0, MEM = 1520.2M, InitMEM = 1520.2M)
[04/27 19:11:46    969s] Initializing multi-corner capacitance tables ... 
[04/27 19:11:46    969s] Initializing multi-corner resistance tables ...
[04/27 19:11:46    969s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:11:46    969s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1536.6M)
[04/27 19:11:46    969s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:11:54    977s] Total number of fetched objects 15208
[04/27 19:11:54    977s] AAE_INFO-618: Total number of nets in the design is 15965,  95.3 percent of the nets selected for SI analysis
[04/27 19:11:54    977s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:11:54    977s] End delay calculation. (MEM=1573.36 CPU=0:00:07.7 REAL=0:00:07.0)
[04/27 19:11:54    977s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:11:54    977s] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1573.4M) ***
[04/27 19:11:55    978s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1573.4M)
[04/27 19:11:55    978s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:11:55    978s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1573.4M)
[04/27 19:11:55    978s] Starting SI iteration 2
[04/27 19:11:55    978s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:11:55    978s] Calculate early delays in OCV mode...
[04/27 19:11:55    978s] Calculate late delays in OCV mode...
[04/27 19:11:55    978s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:11:55    978s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15208. 
[04/27 19:11:55    978s] Total number of fetched objects 15208
[04/27 19:11:55    978s] AAE_INFO-618: Total number of nets in the design is 15965,  0.2 percent of the nets selected for SI analysis
[04/27 19:11:55    978s] End delay calculation. (MEM=1581.41 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:11:55    978s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1581.4M) ***
[04/27 19:11:56    979s] Effort level <high> specified for reg2reg path_group
[04/27 19:11:56    979s] Begin: glitch net info
[04/27 19:11:56    979s] glitch slack range: number of glitch nets
[04/27 19:11:56    979s] glitch slack < -0.32 : 0
[04/27 19:11:56    979s] -0.32 < glitch slack < -0.28 : 0
[04/27 19:11:56    979s] -0.28 < glitch slack < -0.24 : 0
[04/27 19:11:56    979s] -0.24 < glitch slack < -0.2 : 0
[04/27 19:11:56    979s] -0.2 < glitch slack < -0.16 : 0
[04/27 19:11:56    979s] -0.16 < glitch slack < -0.12 : 0
[04/27 19:11:56    979s] -0.12 < glitch slack < -0.08 : 0
[04/27 19:11:56    979s] -0.08 < glitch slack < -0.04 : 0
[04/27 19:11:56    979s] -0.04 < glitch slack : 0
[04/27 19:11:56    979s] End: glitch net info
[04/27 19:11:58    981s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.256  | -0.256  |  0.936  |
|           TNS (ns):| -7.702  | -7.702  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.517%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[04/27 19:11:58    981s] Total CPU time: 15.89 sec
[04/27 19:11:58    981s] Total Real time: 16.0 sec
[04/27 19:11:58    981s] Total Memory Usage: 1482.636719 Mbytes
[04/27 19:11:58    981s] Reset AAE Options
[04/27 19:19:30   1032s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/27 19:19:30   1032s] <CMD> suppressMessage ENCEXT-2799
[04/27 19:19:30   1032s] <CMD> getDrawView
[04/27 19:19:30   1032s] <CMD> loadWorkspace -name Physical
[04/27 19:19:30   1032s] <CMD> win
[04/27 19:19:30   1033s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/27 19:19:30   1033s] <CMD> set conf_qxconf_file NULL
[04/27 19:19:30   1033s] <CMD> set conf_qxlib_file NULL
[04/27 19:19:30   1033s] <CMD> set defHierChar /
[04/27 19:19:30   1033s] Set Default Input Pin Transition as 0.1 ps.
[04/27 19:19:30   1033s] <CMD> set delaycal_input_transition_delay 0.1ps
[04/27 19:19:30   1033s] <CMD> set distributed_client_message_echo 1
[04/27 19:19:30   1033s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/27 19:19:30   1033s] <CMD> set floorplan_default_site core
[04/27 19:19:30   1033s] <CMD> set fpIsMaxIoHeight 0
[04/27 19:19:30   1033s] <CMD> set init_gnd_net gnd
[04/27 19:19:30   1033s] <CMD> set init_io_file innovus_pins.io
[04/27 19:19:30   1033s] <CMD> set init_lef_file osu05_stdcells.lef
[04/27 19:19:30   1033s] <CMD> set init_mmmc_file osu05_MMMC.view
[04/27 19:19:30   1033s] <CMD> set init_oa_search_lib {}
[04/27 19:19:30   1033s] <CMD> set init_pwr_net vdd
[04/27 19:19:30   1033s] <CMD> set init_verilog mapped/Top_Level.v
[04/27 19:19:30   1033s] <CMD> set latch_time_borrow_mode max_borrow
[04/27 19:19:30   1033s] <CMD> set pegDefaultResScaleFactor 1
[04/27 19:19:30   1033s] <CMD> set pegDetailResScaleFactor 1
[04/27 19:19:30   1033s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/27 19:19:30   1033s] <CMD> set timing_library_ccs_noise_vin_clip_points {}
[04/27 19:19:30   1033s] <CMD> set timing_library_ccs_noise_vout_clip_points {}
[04/27 19:19:30   1033s] <CMD> set timing_library_load_pin_cap_indices {}
[04/27 19:19:30   1033s] <CMD> set timing_library_write_library_to_directory {}
[04/27 19:19:30   1033s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/27 19:19:30   1033s] <CMD> init_design
[04/27 19:19:30   1033s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[04/27 19:19:30   1033s] 
[04/27 19:19:30   1033s] *** Summary of all messages that are not suppressed in this session:
[04/27 19:19:30   1033s] Severity  ID               Count  Summary                                  
[04/27 19:19:30   1033s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[04/27 19:19:30   1033s] *** Message Summary: 1 warning(s), 0 error(s)
[04/27 19:19:30   1033s] 
[04/27 19:19:30   1033s] <CMD> floorPlan -r 1.0 0.6 50 50 50 50
[04/27 19:19:31   1033s] Snap core to left to manufacture grid: 49.9500.
[04/27 19:19:31   1033s] Snap core to bottom to manufacture grid: 49.9500.
[04/27 19:19:31   1033s] Snap core to right to manufacture grid: 49.9500.
[04/27 19:19:31   1033s] Snap core to top to manufacture grid: 49.9500.
[04/27 19:19:31   1034s] Horizontal Layer M1 offset = 1500 (derived)
[04/27 19:19:31   1034s] Vertical Layer M2 offset = 1200 (derived)
[04/27 19:19:31   1034s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/27 19:19:31   1034s] <CMD> unfixAllIos
[04/27 19:19:31   1034s] <CMD> legalizePin
[04/27 19:19:31   1034s] #- Begin legalizePin (date=04/27 19:19:31, mem=1490.2M)
[04/27 19:19:31   1034s] 
[04/27 19:19:31   1034s] Start pin legalization for the partition [Top_Level]:
[04/27 19:19:31   1034s] Moving Pin [clk] to LEGAL location (  13.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [n_rst] to LEGAL location ( 171.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[30]] to LEGAL location (   0.000   91.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[29]] to LEGAL location (   0.000  181.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[28]] to LEGAL location (   0.000  274.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[26]] to LEGAL location (   0.000  454.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[25]] to LEGAL location (   0.000  547.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[24]] to LEGAL location (   0.000  637.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[23]] to LEGAL location (   0.000  730.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[22]] to LEGAL location (   0.000  820.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[21]] to LEGAL location (   0.000  910.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[20]] to LEGAL location (   0.000 1003.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[19]] to LEGAL location (   0.000 1093.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[18]] to LEGAL location (   0.000 1183.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[17]] to LEGAL location (   0.000 1276.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[16]] to LEGAL location (   0.000 1366.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[15]] to LEGAL location (   0.000 1459.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[14]] to LEGAL location (   0.000 1549.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[13]] to LEGAL location (   0.000 1639.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[12]] to LEGAL location (   0.000 1732.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[11]] to LEGAL location (   0.000 1822.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[10]] to LEGAL location (   0.000 1915.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[9]] to LEGAL location (   0.000 2005.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[8]] to LEGAL location (   0.000 2095.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[7]] to LEGAL location (   0.000 2188.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[5]] to LEGAL location (   0.000 2368.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[4]] to LEGAL location (   0.000 2461.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[3]] to LEGAL location (   0.000 2551.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[2]] to LEGAL location (   0.000 2644.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[1]] to LEGAL location (   0.000 2734.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_haddr[0]] to LEGAL location (   0.000 2824.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[31]] to LEGAL location (5785.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[30]] to LEGAL location (5798.400   91.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[29]] to LEGAL location (5798.400  181.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[28]] to LEGAL location (5798.400  274.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[26]] to LEGAL location (5798.400  454.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[25]] to LEGAL location (5798.400  547.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[24]] to LEGAL location (5798.400  637.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[23]] to LEGAL location (5798.400  730.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[22]] to LEGAL location (5798.400  820.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[21]] to LEGAL location (5798.400  910.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[20]] to LEGAL location (5798.400 1003.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[19]] to LEGAL location (5798.400 1093.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[18]] to LEGAL location (5798.400 1183.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[17]] to LEGAL location (5798.400 1276.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[16]] to LEGAL location (5798.400 1366.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[15]] to LEGAL location (5798.400 1459.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[14]] to LEGAL location (5798.400 1549.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[13]] to LEGAL location (5798.400 1639.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[12]] to LEGAL location (5798.400 1732.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[11]] to LEGAL location (5798.400 1822.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[10]] to LEGAL location (5798.400 1915.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[9]] to LEGAL location (5798.400 2005.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[8]] to LEGAL location (5798.400 2095.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[7]] to LEGAL location (5798.400 2188.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[5]] to LEGAL location (5798.400 2368.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[4]] to LEGAL location (5798.400 2461.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[3]] to LEGAL location (5798.400 2551.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[2]] to LEGAL location (5798.400 2644.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[1]] to LEGAL location (5798.400 2734.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_haddr[0]] to LEGAL location (5798.400 2824.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[31]] to LEGAL location ( 526.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[30]] to LEGAL location ( 522.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[29]] to LEGAL location ( 702.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[28]] to LEGAL location ( 879.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[27]] to LEGAL location (1054.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[26]] to LEGAL location (1230.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[25]] to LEGAL location (1405.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[24]] to LEGAL location (1580.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[23]] to LEGAL location (1758.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[22]] to LEGAL location (1933.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[21]] to LEGAL location (2108.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[20]] to LEGAL location (2283.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[19]] to LEGAL location (2461.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[18]] to LEGAL location (2636.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[17]] to LEGAL location (2811.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[16]] to LEGAL location (2986.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[15]] to LEGAL location (3162.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[14]] to LEGAL location (3339.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[13]] to LEGAL location (3514.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[12]] to LEGAL location (3690.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[11]] to LEGAL location (3865.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[10]] to LEGAL location (4040.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[9]] to LEGAL location (4218.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[8]] to LEGAL location (4393.200    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[7]] to LEGAL location (4568.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[6]] to LEGAL location (4743.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[5]] to LEGAL location (4918.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[4]] to LEGAL location (5096.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[3]] to LEGAL location (5271.600    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[2]] to LEGAL location (5446.800    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[1]] to LEGAL location (5622.000    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hrdata[0]] to LEGAL location (5798.400   16.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[31]] to LEGAL location ( 512.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[30]] to LEGAL location ( 682.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[29]] to LEGAL location ( 853.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[28]] to LEGAL location (1023.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[27]] to LEGAL location (1194.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[26]] to LEGAL location (1364.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[25]] to LEGAL location (1534.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[24]] to LEGAL location (1705.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[23]] to LEGAL location (1875.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[22]] to LEGAL location (2046.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[21]] to LEGAL location (2216.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[20]] to LEGAL location (2386.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[19]] to LEGAL location (2557.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[18]] to LEGAL location (2727.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[17]] to LEGAL location (2900.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[16]] to LEGAL location (3070.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[15]] to LEGAL location (3241.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[14]] to LEGAL location (3411.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[13]] to LEGAL location (3582.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[12]] to LEGAL location (3752.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[11]] to LEGAL location (3922.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[10]] to LEGAL location (4093.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[9]] to LEGAL location (4263.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[8]] to LEGAL location (4434.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[7]] to LEGAL location (4604.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[6]] to LEGAL location (4774.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[5]] to LEGAL location (4945.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[4]] to LEGAL location (5115.600 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[3]] to LEGAL location (5286.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[2]] to LEGAL location (5456.400 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[1]] to LEGAL location (5626.800 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hrdata[0]] to LEGAL location (5798.400 5725.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[31]] to LEGAL location (   0.000 2917.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[30]] to LEGAL location (   0.000 3007.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[29]] to LEGAL location (   0.000 3097.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[28]] to LEGAL location (   0.000 3190.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[27]] to LEGAL location (   0.000 3280.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[26]] to LEGAL location (   0.000 3373.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[25]] to LEGAL location (   0.000 3463.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[24]] to LEGAL location (   0.000 3553.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[23]] to LEGAL location (   0.000 3646.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[22]] to LEGAL location (   0.000 3736.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[21]] to LEGAL location (   0.000 3829.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[20]] to LEGAL location (   0.000 3919.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[19]] to LEGAL location (   0.000 4009.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[18]] to LEGAL location (   0.000 4102.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[16]] to LEGAL location (   0.000 4282.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[15]] to LEGAL location (   0.000 4375.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[14]] to LEGAL location (   0.000 4465.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[13]] to LEGAL location (   0.000 4558.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[12]] to LEGAL location (   0.000 4648.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[11]] to LEGAL location (   0.000 4738.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[10]] to LEGAL location (   0.000 4831.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[9]] to LEGAL location (   0.000 4921.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[8]] to LEGAL location (   0.000 5011.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[7]] to LEGAL location (   0.000 5104.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[6]] to LEGAL location (   0.000 5194.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[5]] to LEGAL location (   0.000 5287.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[4]] to LEGAL location (   0.000 5377.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[3]] to LEGAL location (   0.000 5467.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[2]] to LEGAL location (   0.000 5560.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[1]] to LEGAL location (   0.000 5650.500 3 )
[04/27 19:19:31   1034s] Moving Pin [m_hwdata[0]] to LEGAL location (   0.000 5725.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[31]] to LEGAL location (5798.400 2917.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[30]] to LEGAL location (5798.400 3007.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[29]] to LEGAL location (5798.400 3097.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[28]] to LEGAL location (5798.400 3190.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[27]] to LEGAL location (5798.400 3280.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[26]] to LEGAL location (5798.400 3373.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[25]] to LEGAL location (5798.400 3463.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[24]] to LEGAL location (5798.400 3553.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[23]] to LEGAL location (5798.400 3646.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[22]] to LEGAL location (5798.400 3736.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[21]] to LEGAL location (5798.400 3829.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[20]] to LEGAL location (5798.400 3919.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[19]] to LEGAL location (5798.400 4009.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[18]] to LEGAL location (5798.400 4102.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[16]] to LEGAL location (5798.400 4282.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[15]] to LEGAL location (5798.400 4375.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[14]] to LEGAL location (5798.400 4465.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[13]] to LEGAL location (5798.400 4558.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[12]] to LEGAL location (5798.400 4648.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[11]] to LEGAL location (5798.400 4738.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[10]] to LEGAL location (5798.400 4831.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[9]] to LEGAL location (5798.400 4921.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[8]] to LEGAL location (5798.400 5011.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[7]] to LEGAL location (5798.400 5104.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[6]] to LEGAL location (5798.400 5194.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[5]] to LEGAL location (5798.400 5287.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[4]] to LEGAL location (5798.400 5377.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[3]] to LEGAL location (5798.400 5467.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[2]] to LEGAL location (5798.400 5560.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[1]] to LEGAL location (5798.400 5650.500 3 )
[04/27 19:19:31   1034s] Moving Pin [s_hwdata[0]] to LEGAL location (5785.200 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hwrite] to LEGAL location ( 176.400    0.000 2 )
[04/27 19:19:31   1034s] Moving Pin [s_hready] to LEGAL location ( 342.000 5742.000 2 )
[04/27 19:19:31   1034s] Moving Pin [m_hready] to LEGAL location ( 351.600    0.000 2 )
[04/27 19:19:31   1034s] Summary report for top level: [Top_Level] 
[04/27 19:19:31   1034s] 	Total Pads                         : 0
[04/27 19:19:31   1034s] 	Total Pins                         : 198
[04/27 19:19:31   1034s] 	Legally Assigned Pins              : 198
[04/27 19:19:31   1034s] 	Illegally Assigned Pins            : 0
[04/27 19:19:31   1034s] 	Unplaced Pins                      : 0
[04/27 19:19:31   1034s] 	Constant/Spl Net Pins              : 0
[04/27 19:19:31   1034s] 	Internal Pins                      : 0
[04/27 19:19:31   1034s] 	Legally Assigned Feedthrough Pins  : 0
[04/27 19:19:31   1034s] 	Illegally Assigned Feedthrough Pins: 0
[04/27 19:19:31   1034s] End of Summary report
[04/27 19:19:31   1034s] 190 pin(s) of the Partition Top_Level were legalized.
[04/27 19:19:31   1034s] End pin legalization for the partition [Top_Level].
[04/27 19:19:31   1034s] 
[04/27 19:19:31   1034s] #- End legalizePin (date=04/27 19:19:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1490.2M, current mem=1490.2M)
[04/27 19:19:31   1034s] <CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
[04/27 19:19:31   1034s] #- Begin addRing (date=04/27 19:19:31, mem=1490.2M)
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 19:19:31   1034s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[04/27 19:19:31   1034s] 
[04/27 19:19:32   1034s] Ring generation is complete; vias are now being generated.
[04/27 19:19:32   1034s] addRing created 8 wires.
[04/27 19:19:32   1034s] ViaGen created 8 vias and deleted 0 via to avoid violation.
[04/27 19:19:32   1034s] +--------+----------------+----------------+
[04/27 19:19:32   1034s] |  Layer |     Created    |     Deleted    |
[04/27 19:19:32   1034s] +--------+----------------+----------------+
[04/27 19:19:32   1034s] | metal1 |        4       |       NA       |
[04/27 19:19:32   1034s] |   via  |        8       |        0       |
[04/27 19:19:32   1034s] | metal2 |        4       |       NA       |
[04/27 19:19:32   1034s] +--------+----------------+----------------+
[04/27 19:19:32   1034s] #- End addRing (date=04/27 19:19:32, total cpu=0:00:00.3, real=0:00:01.0, peak res=1502.3M, current mem=1502.3M)
[04/27 19:19:32   1034s] <CMD> setPlaceMode -congEffort medium
[04/27 19:19:32   1034s] <CMD> placeDesign -inPlaceOpt
[04/27 19:19:32   1034s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 19:19:32   1035s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[04/27 19:19:32   1035s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15207 times net's RC data read were performed.
[04/27 19:19:32   1035s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 19:19:32   1035s] Type 'man IMPEXT-3493' for more detail.
[04/27 19:19:32   1035s] *** Starting placeDesign concurrent flow ***
[04/27 19:19:32   1035s] **INFO: Enable pre-place timing setting for timing analysis
[04/27 19:19:32   1035s] Set Using Default Delay Limit as 101.
[04/27 19:19:32   1035s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/27 19:19:32   1035s] Set Default Net Delay as 0 ps.
[04/27 19:19:32   1035s] Set Default Net Load as 0 pF. 
[04/27 19:19:32   1035s] **INFO: Analyzing IO path groups for slack adjustment
[04/27 19:19:33   1035s] Effort level <high> specified for reg2reg_tmp.14487 path_group
[04/27 19:19:33   1035s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:19:33   1035s] #################################################################################
[04/27 19:19:33   1035s] # Design Stage: PostRoute
[04/27 19:19:33   1035s] # Design Name: Top_Level
[04/27 19:19:33   1035s] # Design Mode: 90nm
[04/27 19:19:33   1035s] # Analysis Mode: MMMC OCV 
[04/27 19:19:33   1035s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:19:33   1035s] # Signoff Settings: SI On 
[04/27 19:19:33   1035s] #################################################################################
[04/27 19:19:33   1035s] Setting infinite Tws ...
[04/27 19:19:33   1035s] First Iteration Infinite Tw... 
[04/27 19:19:33   1035s] Calculate early delays in OCV mode...
[04/27 19:19:33   1035s] Calculate late delays in OCV mode...
[04/27 19:19:33   1035s] Topological Sorting (CPU = 0:00:00.0, MEM = 1500.3M, InitMEM = 1500.3M)
[04/27 19:19:33   1035s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/27 19:19:36   1039s] Total number of fetched objects 15208
[04/27 19:19:36   1039s] AAE_INFO-618: Total number of nets in the design is 15965,  95.3 percent of the nets selected for SI analysis
[04/27 19:19:37   1039s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/27 19:19:37   1039s] End delay calculation. (MEM=1553.46 CPU=0:00:03.2 REAL=0:00:04.0)
[04/27 19:19:37   1039s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:19:37   1039s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1553.5M) ***
[04/27 19:19:37   1040s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1553.5M)
[04/27 19:19:37   1040s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:19:38   1040s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1553.5M)
[04/27 19:19:38   1040s] Starting SI iteration 2
[04/27 19:19:38   1040s] Calculate early delays in OCV mode...
[04/27 19:19:38   1040s] Calculate late delays in OCV mode...
[04/27 19:19:38   1040s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/27 19:19:38   1040s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:19:38   1040s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15208. 
[04/27 19:19:38   1040s] Total number of fetched objects 15208
[04/27 19:19:38   1040s] AAE_INFO-618: Total number of nets in the design is 15965,  0.0 percent of the nets selected for SI analysis
[04/27 19:19:38   1040s] End delay calculation. (MEM=1561.51 CPU=0:00:00.2 REAL=0:00:00.0)
[04/27 19:19:38   1040s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1561.5M) ***
[04/27 19:19:38   1041s] **INFO: Disable pre-place timing setting for timing analysis
[04/27 19:19:38   1041s] Set Using Default Delay Limit as 1000.
[04/27 19:19:38   1041s] Set Default Net Delay as 1000 ps.
[04/27 19:19:38   1041s] Set Default Net Load as 0.5 pF. 
[04/27 19:19:38   1041s] *** Start deleteBufferTree ***
[04/27 19:19:39   1041s] Info: Detect buffers to remove automatically.
[04/27 19:19:39   1041s] Analyzing netlist ...
[04/27 19:19:39   1041s] Updating netlist
[04/27 19:19:39   1042s] 
[04/27 19:19:39   1042s] *summary: 870 instances (buffers/inverters) removed
[04/27 19:19:39   1042s] *** Finish deleteBufferTree (0:00:00.8) ***
[04/27 19:19:39   1042s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 19:19:39   1042s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 19:19:39   1042s] Deleted 172661 physical insts (cell - / prefix -).
[04/27 19:19:40   1042s] *** Starting "NanoPlace(TM) placement v#1 (mem=1539.1M)" ...
[04/27 19:19:40   1042s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 19:19:40   1042s] #std cell=13998 (0 fixed + 13998 movable) #block=0 (0 floating + 0 preplaced)
[04/27 19:19:40   1042s] #ioInst=0 #net=14353 #term=45290 #term/net=3.16, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=160
[04/27 19:19:40   1042s] stdCell: 13998 single + 0 double + 0 multi
[04/27 19:19:40   1042s] Total standard cell length = 222.0048 (mm), area = 6.6601 (mm^2)
[04/27 19:19:40   1042s] Core basic site is core
[04/27 19:19:40   1042s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:19:40   1042s] Apply auto density screen in pre-place stage.
[04/27 19:19:40   1042s] Auto density screen increases utilization from 0.207 to 0.208
[04/27 19:19:40   1042s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1539.1M
[04/27 19:19:40   1042s] Average module density = 0.208.
[04/27 19:19:40   1042s] Density for the design = 0.208.
[04/27 19:19:40   1042s]        = stdcell_area 92502 sites (6660144 um^2) / alloc_area 444948 sites (32036227 um^2).
[04/27 19:19:40   1042s] Pin Density = 0.1015.
[04/27 19:19:40   1042s]             = total # of pins 45290 / total area 446312.
[04/27 19:19:40   1042s] Initial padding reaches pin density 0.370 for top
[04/27 19:19:40   1042s] Initial padding increases density from 0.208 to 0.410 for top
[04/27 19:19:40   1042s] === lastAutoLevel = 9 
[04/27 19:19:40   1042s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 19:19:40   1042s] Iteration  1: Total net bbox = 1.140e+06 (5.87e+05 5.53e+05)
[04/27 19:19:40   1042s]               Est.  stn bbox = 1.214e+06 (6.22e+05 5.92e+05)
[04/27 19:19:40   1042s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1539.1M
[04/27 19:19:40   1042s] Iteration  2: Total net bbox = 1.140e+06 (5.87e+05 5.53e+05)
[04/27 19:19:40   1042s]               Est.  stn bbox = 1.214e+06 (6.22e+05 5.92e+05)
[04/27 19:19:40   1042s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1539.1M
[04/27 19:19:43   1045s] Iteration  3: Total net bbox = 7.483e+05 (3.12e+05 4.36e+05)
[04/27 19:19:43   1045s]               Est.  stn bbox = 9.538e+05 (4.15e+05 5.39e+05)
[04/27 19:19:43   1045s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1555.1M
[04/27 19:19:45   1047s] Iteration  4: Total net bbox = 1.459e+06 (8.09e+05 6.51e+05)
[04/27 19:19:45   1047s]               Est.  stn bbox = 1.734e+06 (9.64e+05 7.70e+05)
[04/27 19:19:45   1047s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1555.1M
[04/27 19:19:50   1053s] Iteration  5: Total net bbox = 1.939e+06 (9.50e+05 9.89e+05)
[04/27 19:19:50   1053s]               Est.  stn bbox = 2.301e+06 (1.12e+06 1.18e+06)
[04/27 19:19:50   1053s]               cpu = 0:00:05.0 real = 0:00:05.0 mem = 1555.1M
[04/27 19:19:56   1059s] Iteration  6: Total net bbox = 1.971e+06 (9.54e+05 1.02e+06)
[04/27 19:19:56   1059s]               Est.  stn bbox = 2.346e+06 (1.13e+06 1.21e+06)
[04/27 19:19:56   1059s]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 1585.1M
[04/27 19:19:56   1059s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:19:56   1059s] Congestion driven padding in post-place stage.
[04/27 19:19:56   1059s] Congestion driven padding increases utilization from 0.410 to 0.410
[04/27 19:19:57   1059s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1569.1M
[04/27 19:19:58   1060s] Iteration  7: Total net bbox = 1.999e+06 (9.78e+05 1.02e+06)
[04/27 19:19:58   1060s]               Est.  stn bbox = 2.375e+06 (1.16e+06 1.22e+06)
[04/27 19:19:58   1060s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1569.1M
[04/27 19:19:58   1060s] Iteration  8: Total net bbox = 1.999e+06 (9.78e+05 1.02e+06)
[04/27 19:19:58   1060s]               Est.  stn bbox = 2.375e+06 (1.16e+06 1.22e+06)
[04/27 19:19:58   1060s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:03   1065s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:20:03   1066s] Congestion driven padding in post-place stage.
[04/27 19:20:03   1066s] Congestion driven padding increases utilization from 0.410 to 0.410
[04/27 19:20:03   1066s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:06   1069s] Iteration  9: Total net bbox = 2.005e+06 (9.95e+05 1.01e+06)
[04/27 19:20:06   1069s]               Est.  stn bbox = 2.411e+06 (1.19e+06 1.22e+06)
[04/27 19:20:06   1069s]               cpu = 0:00:08.9 real = 0:00:08.0 mem = 1569.1M
[04/27 19:20:06   1069s] Iteration 10: Total net bbox = 2.005e+06 (9.95e+05 1.01e+06)
[04/27 19:20:06   1069s]               Est.  stn bbox = 2.411e+06 (1.19e+06 1.22e+06)
[04/27 19:20:06   1069s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:13   1075s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:20:13   1075s] Congestion driven padding in post-place stage.
[04/27 19:20:13   1075s] Congestion driven padding increases utilization from 0.410 to 0.437
[04/27 19:20:13   1075s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:17   1079s] Iteration 11: Total net bbox = 2.106e+06 (1.05e+06 1.06e+06)
[04/27 19:20:17   1079s]               Est.  stn bbox = 2.543e+06 (1.25e+06 1.29e+06)
[04/27 19:20:17   1079s]               cpu = 0:00:10.4 real = 0:00:11.0 mem = 1569.1M
[04/27 19:20:17   1079s] Iteration 12: Total net bbox = 2.106e+06 (1.05e+06 1.06e+06)
[04/27 19:20:17   1079s]               Est.  stn bbox = 2.543e+06 (1.25e+06 1.29e+06)
[04/27 19:20:17   1079s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:41   1103s] Iteration 13: Total net bbox = 2.408e+06 (1.20e+06 1.21e+06)
[04/27 19:20:41   1103s]               Est.  stn bbox = 2.854e+06 (1.41e+06 1.45e+06)
[04/27 19:20:41   1103s]               cpu = 0:00:23.9 real = 0:00:24.0 mem = 1569.1M
[04/27 19:20:41   1103s] Iteration 14: Total net bbox = 2.408e+06 (1.20e+06 1.21e+06)
[04/27 19:20:41   1103s]               Est.  stn bbox = 2.854e+06 (1.41e+06 1.45e+06)
[04/27 19:20:41   1103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:41   1103s] Iteration 15: Total net bbox = 2.408e+06 (1.20e+06 1.21e+06)
[04/27 19:20:41   1103s]               Est.  stn bbox = 2.854e+06 (1.41e+06 1.45e+06)
[04/27 19:20:41   1103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.1M
[04/27 19:20:41   1103s] *** cost = 2.408e+06 (1.20e+06 1.21e+06) (cpu for global=0:01:01) real=0:01:01***
[04/27 19:20:41   1103s] Core Placement runtime cpu: 0:00:59.7 real: 0:00:59.0
[04/27 19:20:41   1103s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 19:20:41   1103s] Type 'man IMPSP-9025' for more detail.
[04/27 19:20:41   1103s] #spOpts: mergeVia=F 
[04/27 19:20:41   1103s] Core basic site is core
[04/27 19:20:41   1103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:20:41   1103s] *** Starting refinePlace (0:18:24 mem=1569.1M) ***
[04/27 19:20:41   1103s] Total net bbox length = 2.408e+06 (1.195e+06 1.212e+06) (ext = 1.149e+05)
[04/27 19:20:41   1103s] Starting refinePlace ...
[04/27 19:20:41   1103s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:20:41   1103s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:20:41   1103s] Density distribution unevenness ratio = 38.275%
[04/27 19:20:41   1104s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:20:41   1104s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=1569.1MB) @(0:18:24 - 0:18:25).
[04/27 19:20:41   1104s] Move report: preRPlace moves 13998 insts, mean move: 8.10 um, max move: 21.68 um
[04/27 19:20:41   1104s] 	Max move on inst (EDC_DUT/E9/B1_reg[4]): (2537.67, 1291.55) --> (2548.80, 1281.00)
[04/27 19:20:41   1104s] 	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
[04/27 19:20:41   1104s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:20:41   1104s] Placement tweakage begins.
[04/27 19:20:41   1104s] wire length = 3.027e+06
[04/27 19:20:43   1106s] wire length = 2.920e+06
[04/27 19:20:43   1106s] Placement tweakage ends.
[04/27 19:20:43   1106s] Move report: tweak moves 2041 insts, mean move: 41.34 um, max move: 440.40 um
[04/27 19:20:43   1106s] 	Max move on inst (B2_DUT/U543): (909.60, 4371.00) --> (859.20, 3981.00)
[04/27 19:20:43   1106s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=1569.1MB) @(0:18:25 - 0:18:26).
[04/27 19:20:43   1106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:20:43   1106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1569.1MB) @(0:18:26 - 0:18:26).
[04/27 19:20:43   1106s] Move report: Detail placement moves 13998 insts, mean move: 13.62 um, max move: 449.47 um
[04/27 19:20:43   1106s] 	Max move on inst (B2_DUT/U543): (909.39, 4380.28) --> (859.20, 3981.00)
[04/27 19:20:43   1106s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1569.1MB
[04/27 19:20:43   1106s] Statistics of distance of Instance movement in refine placement:
[04/27 19:20:43   1106s]   maximum (X+Y) =       449.47 um
[04/27 19:20:43   1106s]   inst (B2_DUT/U543) with max move: (909.386, 4380.28) -> (859.2, 3981)
[04/27 19:20:43   1106s]   mean    (X+Y) =        13.62 um
[04/27 19:20:43   1106s] Total instances flipped for WireLenOpt: 694
[04/27 19:20:43   1106s] Summary Report:
[04/27 19:20:43   1106s] Instances move: 13998 (out of 13998 movable)
[04/27 19:20:43   1106s] Instances flipped: 0
[04/27 19:20:43   1106s] Mean displacement: 13.62 um
[04/27 19:20:43   1106s] Max displacement: 449.47 um (Instance: B2_DUT/U543) (909.386, 4380.28) -> (859.2, 3981)
[04/27 19:20:43   1106s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
[04/27 19:20:43   1106s] Total instances moved : 13998
[04/27 19:20:43   1106s] Total net bbox length = 2.340e+06 (1.120e+06 1.220e+06) (ext = 1.137e+05)
[04/27 19:20:43   1106s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1569.1MB
[04/27 19:20:43   1106s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=1569.1MB) @(0:18:24 - 0:18:26).
[04/27 19:20:43   1106s] *** Finished refinePlace (0:18:26 mem=1569.1M) ***
[04/27 19:20:43   1106s] *** End of Placement (cpu=0:01:04, real=0:01:03, mem=1569.1M) ***
[04/27 19:20:43   1106s] #spOpts: mergeVia=F 
[04/27 19:20:43   1106s] Core basic site is core
[04/27 19:20:43   1106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:20:43   1106s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:20:43   1106s] Density distribution unevenness ratio = 38.281%
[04/27 19:20:43   1106s] setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType onChipVariation -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
[04/27 19:20:43   1106s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:20:43   1106s] Core basic site is core
[04/27 19:20:43   1106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:20:43   1106s] #spOpts: mergeVia=F 
[04/27 19:20:43   1106s] GigaOpt running with 1 threads.
[04/27 19:20:43   1106s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:20:43   1106s] #spOpts: mergeVia=F 
[04/27 19:20:43   1106s] Summary for sequential cells idenfication: 
[04/27 19:20:43   1106s] Identified SBFF number: 3
[04/27 19:20:43   1106s] Identified MBFF number: 0
[04/27 19:20:43   1106s] Not identified SBFF number: 0
[04/27 19:20:43   1106s] Not identified MBFF number: 0
[04/27 19:20:43   1106s] Number of sequential cells which are not FFs: 1
[04/27 19:20:43   1106s] 
[04/27 19:20:43   1106s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:20:43   1106s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:20:43   1106s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:20:43   1106s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:20:43   1106s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:20:43   1106s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:20:43   1106s] 	...
[04/27 19:20:43   1106s] 	Reporting only the 20 first cells found...
[04/27 19:20:43   1106s] 
[04/27 19:20:43   1106s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1494.5M, totSessionCpu=0:18:26 **
[04/27 19:20:43   1106s] *** optDesign -preCTS ***
[04/27 19:20:43   1106s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 19:20:43   1106s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 19:20:43   1106s] Hold Target Slack: user slack 0
[04/27 19:20:43   1106s] Summary for sequential cells idenfication: 
[04/27 19:20:43   1106s] Identified SBFF number: 3
[04/27 19:20:43   1106s] Identified MBFF number: 0
[04/27 19:20:43   1106s] Not identified SBFF number: 0
[04/27 19:20:43   1106s] Not identified MBFF number: 0
[04/27 19:20:43   1106s] Number of sequential cells which are not FFs: 1
[04/27 19:20:43   1106s] 
[04/27 19:20:43   1106s] Start to check current routing status for nets...
[04/27 19:20:43   1106s] Using hname+ instead name for net compare
[04/27 19:20:43   1106s] All nets will be re-routed.
[04/27 19:20:43   1106s] End to check current routing status for nets (mem=1494.5M)
[04/27 19:20:43   1106s] ### Creating LA Mngr. totSessionCpu=0:18:27 mem=1494.5M
[04/27 19:20:44   1106s] ### Creating LA Mngr, finished. totSessionCpu=0:18:27 mem=1494.5M
[04/27 19:20:44   1106s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:20:44   1106s] [PSP] Started earlyGlobalRoute kernel
[04/27 19:20:44   1106s] [PSP] Initial Peak syMemory usage = 1494.5 MB
[04/27 19:20:44   1106s] (I)       Reading DB...
[04/27 19:20:44   1106s] (I)       congestionReportName   : 
[04/27 19:20:44   1106s] (I)       layerRangeFor2DCongestion : 
[04/27 19:20:44   1106s] (I)       buildTerm2TermWires    : 1
[04/27 19:20:44   1106s] (I)       doTrackAssignment      : 1
[04/27 19:20:44   1106s] (I)       dumpBookshelfFiles     : 0
[04/27 19:20:44   1106s] (I)       numThreads             : 1
[04/27 19:20:44   1106s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:20:44   1106s] (I)       honorPin               : false
[04/27 19:20:44   1106s] (I)       honorPinGuide          : true
[04/27 19:20:44   1106s] (I)       honorPartition         : false
[04/27 19:20:44   1106s] (I)       allowPartitionCrossover: false
[04/27 19:20:44   1106s] (I)       honorSingleEntry       : true
[04/27 19:20:44   1106s] (I)       honorSingleEntryStrong : true
[04/27 19:20:44   1106s] (I)       handleViaSpacingRule   : false
[04/27 19:20:44   1106s] (I)       handleEolSpacingRule   : false
[04/27 19:20:44   1106s] (I)       PDConstraint           : none
[04/27 19:20:44   1106s] (I)       expBetterNDRHandling   : false
[04/27 19:20:44   1106s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:20:44   1106s] (I)       routingEffortLevel     : 3
[04/27 19:20:44   1106s] (I)       effortLevel            : standard
[04/27 19:20:44   1106s] [NR-eGR] minRouteLayer          : 2
[04/27 19:20:44   1106s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:20:44   1106s] (I)       numRowsPerGCell        : 1
[04/27 19:20:44   1106s] (I)       speedUpLargeDesign     : 0
[04/27 19:20:44   1106s] (I)       speedUpBlkViolationClean: 1
[04/27 19:20:44   1106s] (I)       multiThreadingTA       : 1
[04/27 19:20:44   1106s] (I)       blockedPinEscape       : 1
[04/27 19:20:44   1106s] (I)       blkAwareLayerSwitching : 1
[04/27 19:20:44   1106s] (I)       betterClockWireModeling: 1
[04/27 19:20:44   1106s] (I)       congestionCleanMode    : 0
[04/27 19:20:44   1106s] (I)       optimizationMode       : false
[04/27 19:20:44   1106s] (I)       routeSecondPG          : false
[04/27 19:20:44   1106s] (I)       punchThroughDistance   : 500.00
[04/27 19:20:44   1106s] (I)       scenicBound            : 1.15
[04/27 19:20:44   1106s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:20:44   1106s] (I)       source-to-sink ratio   : 0.00
[04/27 19:20:44   1106s] (I)       targetCongestionRatioH : 1.00
[04/27 19:20:44   1106s] (I)       targetCongestionRatioV : 1.00
[04/27 19:20:44   1106s] (I)       layerCongestionRatio   : 0.70
[04/27 19:20:44   1106s] (I)       m1CongestionRatio      : 0.10
[04/27 19:20:44   1106s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:20:44   1106s] (I)       localRouteEffort       : 1.00
[04/27 19:20:44   1106s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:20:44   1106s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:20:44   1106s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:20:44   1106s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:20:44   1106s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:20:44   1106s] (I)       blockTrack             : 
[04/27 19:20:44   1106s] (I)       routeVias              : 
[04/27 19:20:44   1106s] (I)       readTROption           : true
[04/27 19:20:44   1106s] (I)       extraSpacingFactor     : 1.00
[04/27 19:20:44   1106s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:20:44   1106s] (I)       routeSelectedNetsOnly  : false
[04/27 19:20:44   1106s] (I)       before initializing RouteDB syMemory usage = 1500.0 MB
[04/27 19:20:44   1106s] (I)       starting read tracks
[04/27 19:20:44   1106s] (I)       build grid graph
[04/27 19:20:44   1106s] (I)       build grid graph start
[04/27 19:20:44   1106s] [NR-eGR] Layer1 has no routable track
[04/27 19:20:44   1106s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:20:44   1106s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:20:44   1106s] (I)       build grid graph end
[04/27 19:20:44   1106s] (I)       numViaLayers=2
[04/27 19:20:44   1106s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:20:44   1106s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:20:44   1106s] (I)       end build via table
[04/27 19:20:44   1106s] [NR-eGR] numRoutingBlks=0 numInstBlks=3372 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:20:44   1106s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:20:44   1106s] (I)       readDataFromPlaceDB
[04/27 19:20:44   1106s] (I)       Read net information..
[04/27 19:20:44   1106s] [NR-eGR] Read numTotalNets=14353  numIgnoredNets=0
[04/27 19:20:44   1106s] (I)       Read testcase time = 0.010 seconds
[04/27 19:20:44   1106s] 
[04/27 19:20:44   1106s] (I)       build grid graph start
[04/27 19:20:44   1106s] (I)       build grid graph end
[04/27 19:20:44   1106s] (I)       Model blockage into capacity
[04/27 19:20:44   1106s] (I)       Read numBlocks=31448  numPreroutedWires=0  numCapScreens=0
[04/27 19:20:44   1106s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:20:44   1106s] (I)       blocked area on Layer2 : 6274086300000  (18.84%)
[04/27 19:20:44   1106s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:20:44   1106s] (I)       Modeling time = 0.000 seconds
[04/27 19:20:44   1106s] 
[04/27 19:20:44   1106s] (I)       totalPins=45290  totalGlobalPin=44233 (97.67%)
[04/27 19:20:44   1106s] (I)       Number of ignored nets = 0
[04/27 19:20:44   1106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:20:44   1106s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:20:44   1106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:20:44   1106s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 19:20:44   1106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:20:44   1106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1502.3 MB
[04/27 19:20:44   1106s] (I)       Layer1  viaCost=200.00
[04/27 19:20:44   1106s] (I)       Layer2  viaCost=100.00
[04/27 19:20:44   1106s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:20:44   1106s] (I)       routing area        :  (0, 0) - (5798400, 5742000)
[04/27 19:20:44   1106s] (I)       core area           :  (50400, 51000) - (5748000, 5691000)
[04/27 19:20:44   1106s] (I)       Site Width          :  2400  (dbu)
[04/27 19:20:44   1106s] (I)       Row Height          : 30000  (dbu)
[04/27 19:20:44   1106s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:20:44   1106s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:20:44   1106s] (I)       grid                :   193   191     3
[04/27 19:20:44   1106s] (I)       vertical capacity   :     0 30000     0
[04/27 19:20:44   1106s] (I)       horizontal capacity :     0     0 30000
[04/27 19:20:44   1106s] (I)       Default wire width  :   900   900  1500
[04/27 19:20:44   1106s] (I)       Default wire space  :   900   900   900
[04/27 19:20:44   1106s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:20:44   1106s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:20:44   1106s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:20:44   1106s] (I)       Total num of tracks :     0  2416  1914
[04/27 19:20:44   1106s] (I)       Num of masks        :     1     1     1
[04/27 19:20:44   1106s] (I)       Num of trim masks   :     0     0     0
[04/27 19:20:44   1106s] (I)       --------------------------------------------------------
[04/27 19:20:44   1106s] 
[04/27 19:20:44   1106s] [NR-eGR] ============ Routing rule table ============
[04/27 19:20:44   1106s] [NR-eGR] Rule id 0. Nets 14353 
[04/27 19:20:44   1106s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:20:44   1106s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:20:44   1106s] [NR-eGR] ========================================
[04/27 19:20:44   1106s] [NR-eGR] 
[04/27 19:20:44   1106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1502.3 MB
[04/27 19:20:44   1106s] (I)       Loading and dumping file time : 0.07 seconds
[04/27 19:20:44   1106s] (I)       free getNanoCongMap()->getMpool()
[04/27 19:20:44   1106s] (I)       ============= Initialization =============
[04/27 19:20:44   1106s] (I)       total 2D Cap : 782137 = (369402 H, 412735 V)
[04/27 19:20:44   1106s] [NR-eGR] Layer group 1: route 14353 net(s) in layer range [2, 3]
[04/27 19:20:44   1106s] (I)       ============  Phase 1a Route ============
[04/27 19:20:44   1106s] (I)       Phase 1a runs 0.01 seconds
[04/27 19:20:44   1106s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=6
[04/27 19:20:44   1106s] (I)       Usage: 94182 = (45970 H, 48212 V) = (12.44% H, 11.68% V) = (1.379e+06um H, 1.446e+06um V)
[04/27 19:20:44   1106s] (I)       
[04/27 19:20:44   1106s] (I)       ============  Phase 1b Route ============
[04/27 19:20:44   1106s] (I)       Phase 1b runs 0.00 seconds
[04/27 19:20:44   1106s] (I)       Usage: 94198 = (45979 H, 48219 V) = (12.45% H, 11.68% V) = (1.379e+06um H, 1.447e+06um V)
[04/27 19:20:44   1106s] (I)       
[04/27 19:20:44   1106s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 2.825940e+06um
[04/27 19:20:44   1106s] (I)       ============  Phase 1c Route ============
[04/27 19:20:44   1106s] (I)       Level2 Grid: 39 x 39
[04/27 19:20:44   1106s] (I)       Phase 1c runs 0.01 seconds
[04/27 19:20:44   1106s] (I)       Usage: 94200 = (45981 H, 48219 V) = (12.45% H, 11.68% V) = (1.379e+06um H, 1.447e+06um V)
[04/27 19:20:44   1106s] (I)       
[04/27 19:20:44   1106s] (I)       ============  Phase 1d Route ============
[04/27 19:20:44   1106s] (I)       Phase 1d runs 0.00 seconds
[04/27 19:20:44   1106s] (I)       Usage: 94201 = (45982 H, 48219 V) = (12.45% H, 11.68% V) = (1.379e+06um H, 1.447e+06um V)
[04/27 19:20:44   1106s] (I)       
[04/27 19:20:44   1106s] (I)       ============  Phase 1e Route ============
[04/27 19:20:44   1106s] (I)       Phase 1e runs 0.00 seconds
[04/27 19:20:44   1106s] (I)       Usage: 94201 = (45982 H, 48219 V) = (12.45% H, 11.68% V) = (1.379e+06um H, 1.447e+06um V)
[04/27 19:20:44   1106s] (I)       
[04/27 19:20:44   1106s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 2.826030e+06um
[04/27 19:20:44   1106s] [NR-eGR] 
[04/27 19:20:44   1106s] (I)       ============  Phase 1l Route ============
[04/27 19:20:44   1106s] (I)       Phase 1l runs 0.02 seconds
[04/27 19:20:44   1106s] (I)       Total Global Routing Runtime: 0.08 seconds
[04/27 19:20:44   1106s] (I)       total 2D Cap : 786663 = (369402 H, 417261 V)
[04/27 19:20:44   1106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.23% V
[04/27 19:20:44   1106s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.25% V
[04/27 19:20:44   1106s] (I)       ============= track Assignment ============
[04/27 19:20:44   1106s] (I)       extract Global 3D Wires
[04/27 19:20:44   1106s] (I)       Extract Global WL : time=0.00
[04/27 19:20:44   1106s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:20:44   1106s] (I)       Initialization real time=0.00 seconds
[04/27 19:20:44   1107s] (I)       Kernel real time=0.25 seconds
[04/27 19:20:44   1107s] (I)       End Greedy Track Assignment
[04/27 19:20:44   1107s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 45130
[04/27 19:20:44   1107s] [NR-eGR] Layer2(metal2)(V) length: 1.515042e+06um, number of vias: 71621
[04/27 19:20:44   1107s] [NR-eGR] Layer3(metal3)(H) length: 1.459663e+06um, number of vias: 0
[04/27 19:20:44   1107s] [NR-eGR] Total length: 2.974705e+06um, number of vias: 116751
[04/27 19:20:44   1107s] [NR-eGR] End Peak syMemory usage = 1486.8 MB
[04/27 19:20:44   1107s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.55 seconds
[04/27 19:20:44   1107s] ### Creating LA Mngr. totSessionCpu=0:18:27 mem=1484.5M
[04/27 19:20:44   1107s] Updating RC grid for preRoute extraction ...
[04/27 19:20:44   1107s] Initializing multi-corner capacitance tables ... 
[04/27 19:20:44   1107s] Initializing multi-corner resistance tables ...
[04/27 19:20:44   1107s] ### Creating LA Mngr, finished. totSessionCpu=0:18:27 mem=1490.5M
[04/27 19:20:44   1107s] Extraction called for design 'Top_Level' of instances=13998 and nets=15127 using extraction engine 'preRoute' .
[04/27 19:20:44   1107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:20:44   1107s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:20:44   1107s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:20:44   1107s] RC Extraction called in multi-corner(1) mode.
[04/27 19:20:44   1107s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:20:44   1107s]       RC Corner Indexes            0   
[04/27 19:20:44   1107s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:20:44   1107s] Resistance Scaling Factor    : 1.00000 
[04/27 19:20:44   1107s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:20:44   1107s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:20:44   1107s] Shrink Factor                : 1.00000
[04/27 19:20:44   1107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:20:44   1107s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:20:44   1107s] Using capacitance table file ...
[04/27 19:20:44   1107s] Updating RC grid for preRoute extraction ...
[04/27 19:20:44   1107s] Initializing multi-corner capacitance tables ... 
[04/27 19:20:44   1107s] Initializing multi-corner resistance tables ...
[04/27 19:20:44   1107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1490.480M)
[04/27 19:20:44   1107s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/27 19:20:44   1107s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:20:44   1107s] ### Creating PhyDesignMc. totSessionCpu=0:18:28 mem=1490.5M
[04/27 19:20:44   1107s] #spOpts: mergeVia=F 
[04/27 19:20:44   1107s] Core basic site is core
[04/27 19:20:44   1107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:20:44   1107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:28 mem=1490.5M
[04/27 19:20:44   1107s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:20:44   1107s] ### Creating PhyDesignMc. totSessionCpu=0:18:28 mem=1484.5M
[04/27 19:20:44   1107s] #spOpts: mergeVia=F 
[04/27 19:20:44   1107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:28 mem=1484.5M
[04/27 19:20:44   1107s] *** Starting optimizing excluded clock nets MEM= 1484.5M) ***
[04/27 19:20:45   1108s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.7  MEM= 1486.5M) ***
[04/27 19:20:45   1108s] #################################################################################
[04/27 19:20:45   1108s] # Design Stage: PreRoute
[04/27 19:20:45   1108s] # Design Name: Top_Level
[04/27 19:20:45   1108s] # Design Mode: 90nm
[04/27 19:20:45   1108s] # Analysis Mode: MMMC OCV 
[04/27 19:20:45   1108s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:20:45   1108s] # Signoff Settings: SI Off 
[04/27 19:20:45   1108s] #################################################################################
[04/27 19:20:45   1108s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:20:45   1108s] Calculate early delays in OCV mode...
[04/27 19:20:45   1108s] Calculate late delays in OCV mode...
[04/27 19:20:45   1108s] Topological Sorting (CPU = 0:00:00.0, MEM = 1486.6M, InitMEM = 1484.5M)
[04/27 19:20:55   1118s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:20:55   1118s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 205. 
[04/27 19:20:55   1118s] Total number of fetched objects 14353
[04/27 19:20:56   1118s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[04/27 19:20:56   1118s] End delay calculation. (MEM=1538.26 CPU=0:00:10.3 REAL=0:00:11.0)
[04/27 19:20:56   1118s] *** CDM Built up (cpu=0:00:10.5  real=0:00:11.0  mem= 1538.3M) ***
[04/27 19:20:56   1119s] The useful skew maximum allowed delay is: 0.3
[04/27 19:20:57   1120s] Begin: GigaOpt high fanout net optimization
[04/27 19:20:57   1120s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:20:57   1120s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:20:57   1120s] ### Creating PhyDesignMc. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:57   1120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:57   1120s] ### Creating LA Mngr. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:57   1120s] ### Creating LA Mngr, finished. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:57   1120s] ### Creating LA Mngr. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:57   1120s] ### Creating LA Mngr, finished. totSessionCpu=0:18:40 mem=1554.3M
[04/27 19:20:58   1121s] +----------+---------+--------+---------+------------+--------+
[04/27 19:20:58   1121s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/27 19:20:58   1121s] +----------+---------+--------+---------+------------+--------+
[04/27 19:20:58   1121s] |    20.73%|        -| -24.068|-4831.440|   0:00:00.0| 1668.7M|
[04/27 19:20:58   1121s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/27 19:21:02   1125s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/27 19:21:02   1125s] |    20.89%|      172| -24.068|-4970.463|   0:00:04.0| 1668.7M|
[04/27 19:21:02   1125s] +----------+---------+--------+---------+------------+--------+
[04/27 19:21:02   1125s] 
[04/27 19:21:02   1125s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=1668.7M) ***
[04/27 19:21:02   1125s] 
[04/27 19:21:02   1125s] ###############################################################################
[04/27 19:21:02   1125s] #
[04/27 19:21:02   1125s] #  Large fanout net report:  
[04/27 19:21:02   1125s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[04/27 19:21:02   1125s] #     - current density: 20.89
[04/27 19:21:02   1125s] #
[04/27 19:21:02   1125s] #  List of high fanout nets:
[04/27 19:21:02   1125s] #        Net(1):  FE_DBTN699_FE_OFN401_n_rst: (fanouts = 151)
[04/27 19:21:02   1125s] #
[04/27 19:21:02   1125s] ###############################################################################
[04/27 19:21:02   1125s] 
[04/27 19:21:02   1125s] 
[04/27 19:21:02   1125s] =======================================================================
[04/27 19:21:02   1125s]                 Reasons for remaining drv violations
[04/27 19:21:02   1125s] =======================================================================
[04/27 19:21:02   1125s] *info: Total 1 net(s) have violations which never been worked on.
[04/27 19:21:02   1125s] 
[04/27 19:21:02   1125s] End: GigaOpt high fanout net optimization
[04/27 19:21:02   1125s] Begin: GigaOpt DRV Optimization
[04/27 19:21:02   1125s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 19:21:02   1125s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:21:02   1125s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:21:02   1125s] ### Creating PhyDesignMc. totSessionCpu=0:18:46 mem=1663.7M
[04/27 19:21:02   1125s] #spOpts: mergeVia=F 
[04/27 19:21:02   1125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:46 mem=1663.7M
[04/27 19:21:02   1125s] ### Creating LA Mngr. totSessionCpu=0:18:46 mem=1663.7M
[04/27 19:21:02   1125s] ### Creating LA Mngr, finished. totSessionCpu=0:18:46 mem=1663.7M
[04/27 19:21:03   1125s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:21:03   1125s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:21:03   1125s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:21:03   1125s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:21:03   1125s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:21:03   1126s] Info: violation cost 322.880646 (cap = 321.880646, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/27 19:21:03   1126s] |     0   |     0   |   297   |    297  |     0   |     0   |     0   |     0   | -24.07 |          0|          0|          0|  20.89  |            |           |
[04/27 19:21:08   1131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:21:08   1131s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.40 |        301|         18|          7|  21.12  |   0:00:05.0|    1698.0M|
[04/27 19:21:08   1131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:21:08   1131s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.40 |          0|          0|          0|  21.12  |   0:00:00.0|    1698.0M|
[04/27 19:21:08   1131s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:21:08   1131s] 
[04/27 19:21:08   1131s] *** Finish DRV Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=1698.0M) ***
[04/27 19:21:08   1131s] 
[04/27 19:21:08   1131s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=$3
[04/27 19:21:08   1131s] End: GigaOpt DRV Optimization
[04/27 19:21:08   1131s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1533.8M, totSessionCpu=0:18:51 **
[04/27 19:21:08   1131s] Begin: GigaOpt Global Optimization
[04/27 19:21:08   1131s] *info: use new DP (enabled)
[04/27 19:21:08   1131s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
[04/27 19:21:08   1131s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:21:08   1131s] PhyDesignGrid: maxLocalDensity 1.20
[04/27 19:21:08   1131s] ### Creating PhyDesignMc. totSessionCpu=0:18:51 mem=1533.8M
[04/27 19:21:08   1131s] #spOpts: mergeVia=F 
[04/27 19:21:08   1131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:51 mem=1533.8M
[04/27 19:21:08   1131s] ### Creating LA Mngr. totSessionCpu=0:18:52 mem=1539.8M
[04/27 19:21:08   1131s] ### Creating LA Mngr, finished. totSessionCpu=0:18:52 mem=1539.8M
[04/27 19:21:09   1132s] *info: 1 clock net excluded
[04/27 19:21:09   1132s] *info: 2 special nets excluded.
[04/27 19:21:09   1132s] *info: 731 no-driver nets excluded.
[04/27 19:21:11   1133s] ** GigaOpt Global Opt WNS Slack -3.397  TNS Slack -533.128 
[04/27 19:21:11   1133s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:11   1133s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:21:11   1133s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:11   1133s] |  -3.397|-533.128|    21.12%|   0:00:00.0| 1689.4M|     osu05|  default| EDC_DUT/E6/temp_sum_reg[7]/R             |
[04/27 19:21:17   1140s] |  -1.407| -92.453|    21.23%|   0:00:06.0| 1748.3M|     osu05|  default| AHB_DUT/I/raddr_ready_ff_reg/D           |
[04/27 19:21:18   1141s] |  -0.948| -71.282|    21.24%|   0:00:01.0| 1748.3M|     osu05|  default| AHB_DUT/I/raddr_ready_ff_reg/D           |
[04/27 19:21:18   1141s] |  -0.948| -71.282|    21.24%|   0:00:00.0| 1748.3M|     osu05|  default| AHB_DUT/I/raddr_ready_ff_reg/D           |
[04/27 19:21:19   1141s] |  -0.827| -58.989|    21.24%|   0:00:01.0| 1748.3M|     osu05|  default| AHB_DUT/I/greyscale_data_reg[23]/D       |
[04/27 19:21:20   1143s] |  -0.715| -29.804|    21.26%|   0:00:01.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:20   1143s] |  -0.715| -22.464|    21.26%|   0:00:00.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:21   1143s] |  -0.715| -22.464|    21.26%|   0:00:01.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:21   1143s] |  -0.715| -22.359|    21.26%|   0:00:00.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:22   1144s] |  -0.715| -18.618|    21.27%|   0:00:01.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:22   1144s] |  -0.715| -18.270|    21.27%|   0:00:00.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:22   1144s] |  -0.715| -18.270|    21.27%|   0:00:00.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:22   1145s] |  -0.715| -18.245|    21.27%|   0:00:00.0| 1748.3M|     osu05|  default| B1_DUT/o_full_reg/D                      |
[04/27 19:21:22   1145s] +--------+--------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:22   1145s] 
[04/27 19:21:22   1145s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:11.2 real=0:00:11.0 mem=1748.3M) ***
[04/27 19:21:22   1145s] 
[04/27 19:21:22   1145s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.2 real=0:00:11.0 mem=1748.3M) ***
[04/27 19:21:22   1145s] ** GigaOpt Global Opt End WNS Slack -0.715  TNS Slack -18.245 
[04/27 19:21:22   1145s] Global Opt: restore maxLocalDensity to 3.0
[04/27 19:21:22   1145s] End: GigaOpt Global Optimization
[04/27 19:21:22   1145s] 
[04/27 19:21:22   1145s] Active setup views:
[04/27 19:21:22   1145s]  osu05
[04/27 19:21:22   1145s]   Dominating endpoints: 0
[04/27 19:21:22   1145s]   Dominating TNS: -0.000
[04/27 19:21:22   1145s] 
[04/27 19:21:22   1145s] *** Timing NOT met, worst failing slack is -0.715
[04/27 19:21:22   1145s] *** Check timing (0:00:00.0)
[04/27 19:21:22   1145s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:21:22   1145s] ### Creating LA Mngr. totSessionCpu=0:19:05 mem=1533.5M
[04/27 19:21:22   1145s] ### Creating LA Mngr, finished. totSessionCpu=0:19:05 mem=1533.5M
[04/27 19:21:22   1145s] Begin: Area Reclaim Optimization
[04/27 19:21:22   1145s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:21:22   1145s] ### Creating PhyDesignMc. totSessionCpu=0:19:06 mem=1690.4M
[04/27 19:21:22   1145s] #spOpts: mergeVia=F 
[04/27 19:21:22   1145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:06 mem=1690.4M
[04/27 19:21:22   1145s] ### Creating LA Mngr. totSessionCpu=0:19:06 mem=1690.4M
[04/27 19:21:22   1145s] ### Creating LA Mngr, finished. totSessionCpu=0:19:06 mem=1690.4M
[04/27 19:21:22   1145s] Reclaim Optimization WNS Slack -0.715  TNS Slack -18.245 Density 21.27
[04/27 19:21:22   1145s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:22   1145s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:21:22   1145s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:22   1145s] |    21.27%|        -|  -0.715| -18.245|   0:00:00.0| 1690.4M|
[04/27 19:21:24   1147s] |    21.27%|        1|  -0.715| -18.070|   0:00:02.0| 1690.4M|
[04/27 19:21:24   1147s] |    21.27%|        0|  -0.715| -18.070|   0:00:00.0| 1690.4M|
[04/27 19:21:26   1149s] |    21.22%|       63|  -0.715| -17.776|   0:00:02.0| 1690.4M|
[04/27 19:21:31   1154s] |    21.16%|      150|  -0.715| -17.776|   0:00:05.0| 1690.4M|
[04/27 19:21:32   1154s] |    21.16%|        2|  -0.715| -17.776|   0:00:01.0| 1690.4M|
[04/27 19:21:32   1154s] |    21.16%|        0|  -0.715| -17.776|   0:00:00.0| 1690.4M|
[04/27 19:21:32   1154s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:32   1154s] Reclaim Optimization End WNS Slack -0.715  TNS Slack -17.776 Density 21.16
[04/27 19:21:32   1154s] 
[04/27 19:21:32   1154s] ** Summary: Restruct = 1 Buffer Deletion = 44 Declone = 25 Resize = 142 **
[04/27 19:21:32   1154s] --------------------------------------------------------------
[04/27 19:21:32   1154s] |                                   | Total     | Sequential |
[04/27 19:21:32   1154s] --------------------------------------------------------------
[04/27 19:21:32   1154s] | Num insts resized                 |     142  |       0    |
[04/27 19:21:32   1154s] | Num insts undone                  |      10  |       0    |
[04/27 19:21:32   1154s] | Num insts Downsized               |     142  |       0    |
[04/27 19:21:32   1154s] | Num insts Samesized               |       0  |       0    |
[04/27 19:21:32   1154s] | Num insts Upsized                 |       0  |       0    |
[04/27 19:21:32   1154s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 19:21:32   1154s] --------------------------------------------------------------
[04/27 19:21:32   1154s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
[04/27 19:21:32   1154s] Executing incremental physical updates
[04/27 19:21:32   1154s] Executing incremental physical updates
[04/27 19:21:32   1154s] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1535.55M, totSessionCpu=0:19:15).
[04/27 19:21:32   1155s] **INFO: Flow update: Design is easy to close.
[04/27 19:21:32   1155s] *** Timing NOT met, worst failing slack is -0.715
[04/27 19:21:32   1155s] *** Check timing (0:00:00.0)
[04/27 19:21:32   1155s] Begin: GigaOpt Optimization in WNS mode
[04/27 19:21:32   1155s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:21:32   1155s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:21:32   1155s] ### Creating PhyDesignMc. totSessionCpu=0:19:16 mem=1541.6M
[04/27 19:21:32   1155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:16 mem=1541.6M
[04/27 19:21:33   1156s] ### Creating LA Mngr. totSessionCpu=0:19:16 mem=1541.6M
[04/27 19:21:33   1156s] ### Creating LA Mngr, finished. totSessionCpu=0:19:16 mem=1541.6M
[04/27 19:21:33   1156s] *info: 1 clock net excluded
[04/27 19:21:33   1156s] *info: 2 special nets excluded.
[04/27 19:21:33   1156s] *info: 741 no-driver nets excluded.
[04/27 19:21:34   1156s] Effort level <high> specified for reg2reg path_group
[04/27 19:21:34   1157s] ** GigaOpt Optimizer WNS Slack -0.715 TNS Slack -17.776 Density 21.16
[04/27 19:21:34   1157s] Optimizer WNS Pass 0
[04/27 19:21:34   1157s] Active Path Group: reg2reg  
[04/27 19:21:34   1157s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:34   1157s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:21:34   1157s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:34   1157s] |  -0.715|   -0.715| -17.776|  -17.776|    21.16%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:35   1157s] |  -0.506|   -0.506| -16.980|  -16.980|    21.16%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:35   1157s] |  -0.451|   -0.451| -16.117|  -16.117|    21.16%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:35   1158s] |  -0.398|   -0.398| -15.943|  -15.943|    21.16%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:35   1158s] |  -0.320|   -0.320| -15.321|  -15.321|    21.17%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:35   1158s] |  -0.280|   -0.280| -13.985|  -13.985|    21.17%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:35   1158s] |  -0.259|   -0.259| -13.679|  -13.679|    21.17%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E4/temp_sum_reg[2]/D             |
[04/27 19:21:36   1159s] |  -0.226|   -0.226| -10.927|  -10.927|    21.18%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| B2_DUT/o_empty_reg/D                     |
[04/27 19:21:36   1159s] |  -0.189|   -0.189|  -9.502|   -9.502|    21.18%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[4]/D             |
[04/27 19:21:36   1159s] |  -0.153|   -0.153|  -8.738|   -8.738|    21.18%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:37   1160s] |  -0.117|   -0.117|  -5.311|   -5.311|    21.21%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| AHB_DUT/III/curr_write_state_reg[2]/D    |
[04/27 19:21:37   1160s] |  -0.081|   -0.081|  -2.631|   -2.631|    21.22%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E7/Gy_reg[9]/D                   |
[04/27 19:21:38   1161s] |  -0.047|   -0.047|  -0.697|   -0.697|    21.25%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E1/D2_reg[8]/D                   |
[04/27 19:21:39   1162s] |  -0.043|   -0.043|  -0.132|   -0.132|    21.34%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E6/A1_reg[8]/D                   |
[04/27 19:21:40   1162s] |  -0.010|   -0.010|  -0.052|   -0.052|    21.37%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| AHB_DUT/III/curr_write_state_reg[2]/D    |
[04/27 19:21:41   1164s] |   0.008|    0.008|   0.000|    0.000|    21.43%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:42   1165s] |   0.040|    0.040|   0.000|    0.000|    21.49%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E5/B1_reg[8]/D                   |
[04/27 19:21:43   1166s] |   0.064|    0.046|   0.000|    0.000|    21.55%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E8/A1_reg[8]/D                   |
[04/27 19:21:45   1168s] |   0.088|    0.046|   0.000|    0.000|    21.66%|   0:00:02.0| 1712.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:45   1168s] |   0.088|    0.046|   0.000|    0.000|    21.66%|   0:00:00.0| 1712.2M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:45   1168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:45   1168s] 
[04/27 19:21:45   1168s] *** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:11.0 mem=1712.2M) ***
[04/27 19:21:45   1168s] Active Path Group: default 
[04/27 19:21:45   1168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:45   1168s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:21:45   1168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:45   1168s] |   0.046|    0.046|   0.000|    0.000|    21.66%|   0:00:00.0| 1712.2M|     osu05|  default| EDC_DUT/E8/Gy_reg[2]/R                   |
[04/27 19:21:45   1168s] |   0.093|    0.088|   0.000|    0.000|    21.67%|   0:00:00.0| 1712.2M|     osu05|  default| AHB_DUT/III/rcolpt_reg[12]/R             |
[04/27 19:21:45   1168s] |   0.093|    0.088|   0.000|    0.000|    21.67%|   0:00:00.0| 1712.2M|     osu05|  default| AHB_DUT/III/rcolpt_reg[12]/R             |
[04/27 19:21:45   1168s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:45   1168s] 
[04/27 19:21:45   1168s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1712.2M) ***
[04/27 19:21:45   1168s] 
[04/27 19:21:45   1168s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=1712.2M) ***
[04/27 19:21:45   1168s] ** GigaOpt Optimizer WNS Slack 0.088 TNS Slack 0.000 Density 21.67
[04/27 19:21:45   1168s] Placement Snapshot: Density distribution:
[04/27 19:21:45   1168s] [1.00 -  +++]: 125 (34.63%)
[04/27 19:21:45   1168s] [0.95 - 1.00]: 19 (5.26%)
[04/27 19:21:45   1168s] [0.90 - 0.95]: 6 (1.66%)
[04/27 19:21:45   1168s] [0.85 - 0.90]: 7 (1.94%)
[04/27 19:21:45   1168s] [0.80 - 0.85]: 12 (3.32%)
[04/27 19:21:45   1168s] [0.75 - 0.80]: 26 (7.20%)
[04/27 19:21:45   1168s] [0.70 - 0.75]: 39 (10.80%)
[04/27 19:21:45   1168s] [0.65 - 0.70]: 70 (19.39%)
[04/27 19:21:45   1168s] [0.60 - 0.65]: 47 (13.02%)
[04/27 19:21:45   1168s] [0.55 - 0.60]: 9 (2.49%)
[04/27 19:21:45   1168s] [0.50 - 0.55]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.45 - 0.50]: 1 (0.28%)
[04/27 19:21:45   1168s] [0.40 - 0.45]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.35 - 0.40]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.30 - 0.35]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.25 - 0.30]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.20 - 0.25]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.15 - 0.20]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.10 - 0.15]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.05 - 0.10]: 0 (0.00%)
[04/27 19:21:45   1168s] [0.00 - 0.05]: 0 (0.00%)
[04/27 19:21:45   1168s] Begin: Area Reclaim Optimization
[04/27 19:21:46   1169s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.67
[04/27 19:21:46   1169s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:46   1169s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:21:46   1169s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:46   1169s] |    21.67%|        -|   0.000|   0.000|   0:00:00.0| 1712.2M|
[04/27 19:21:49   1172s] |    21.52%|      203|  -0.013|  -0.019|   0:00:03.0| 1712.2M|
[04/27 19:21:49   1172s] |    21.52%|        0|  -0.013|  -0.019|   0:00:00.0| 1712.2M|
[04/27 19:21:49   1172s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:49   1172s] Reclaim Optimization End WNS Slack -0.013  TNS Slack -0.019 Density 21.52
[04/27 19:21:49   1172s] 
[04/27 19:21:49   1172s] ** Summary: Restruct = 0 Buffer Deletion = 119 Declone = 124 Resize = 0 **
[04/27 19:21:49   1172s] --------------------------------------------------------------
[04/27 19:21:49   1172s] |                                   | Total     | Sequential |
[04/27 19:21:49   1172s] --------------------------------------------------------------
[04/27 19:21:49   1172s] | Num insts resized                 |       0  |       0    |
[04/27 19:21:49   1172s] | Num insts undone                  |       0  |       0    |
[04/27 19:21:49   1172s] | Num insts Downsized               |       0  |       0    |
[04/27 19:21:49   1172s] | Num insts Samesized               |       0  |       0    |
[04/27 19:21:49   1172s] | Num insts Upsized                 |       0  |       0    |
[04/27 19:21:49   1172s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 19:21:49   1172s] --------------------------------------------------------------
[04/27 19:21:49   1172s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:04.0) **
[04/27 19:21:49   1172s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1693.11M, totSessionCpu=0:19:32).
[04/27 19:21:49   1172s] Placement Snapshot: Density distribution:
[04/27 19:21:49   1172s] [1.00 -  +++]: 125 (34.63%)
[04/27 19:21:49   1172s] [0.95 - 1.00]: 19 (5.26%)
[04/27 19:21:49   1172s] [0.90 - 0.95]: 6 (1.66%)
[04/27 19:21:49   1172s] [0.85 - 0.90]: 7 (1.94%)
[04/27 19:21:49   1172s] [0.80 - 0.85]: 13 (3.60%)
[04/27 19:21:49   1172s] [0.75 - 0.80]: 25 (6.93%)
[04/27 19:21:49   1172s] [0.70 - 0.75]: 42 (11.63%)
[04/27 19:21:49   1172s] [0.65 - 0.70]: 73 (20.22%)
[04/27 19:21:49   1172s] [0.60 - 0.65]: 41 (11.36%)
[04/27 19:21:49   1172s] [0.55 - 0.60]: 9 (2.49%)
[04/27 19:21:49   1172s] [0.50 - 0.55]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.45 - 0.50]: 1 (0.28%)
[04/27 19:21:49   1172s] [0.40 - 0.45]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.35 - 0.40]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.30 - 0.35]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.25 - 0.30]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.20 - 0.25]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.15 - 0.20]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.10 - 0.15]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.05 - 0.10]: 0 (0.00%)
[04/27 19:21:49   1172s] [0.00 - 0.05]: 0 (0.00%)
[04/27 19:21:49   1172s] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.019 Density 21.52
[04/27 19:21:49   1172s] Skipped Place ECO bump recovery (WNS opt)
[04/27 19:21:49   1172s] Optimizer WNS Pass 1
[04/27 19:21:49   1172s] Active Path Group: reg2reg  
[04/27 19:21:49   1172s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:49   1172s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:21:49   1172s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:49   1172s] |  -0.013|   -0.013|  -0.019|   -0.019|    21.52%|   0:00:00.0| 1693.1M|     osu05|  reg2reg| EDC_DUT/E5/temp_sum_reg[4]/D             |
[04/27 19:21:50   1173s] |   0.023|    0.023|   0.000|    0.000|    21.54%|   0:00:01.0| 1693.1M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:21:52   1174s] |   0.056|    0.056|   0.000|    0.000|    21.58%|   0:00:02.0| 1712.2M|     osu05|  reg2reg| EDC_DUT/E8/E2_reg[9]/D                   |
[04/27 19:21:52   1175s] |   0.084|    0.084|   0.000|    0.000|    21.61%|   0:00:00.0| 1712.2M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:52   1175s] |   0.084|    0.084|   0.000|    0.000|    21.61%|   0:00:00.0| 1712.2M|     osu05|  reg2reg| EDC_DUT/E7/temp_sum_reg[2]/D             |
[04/27 19:21:52   1175s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:21:52   1175s] 
[04/27 19:21:52   1175s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=1712.2M) ***
[04/27 19:21:52   1175s] 
[04/27 19:21:52   1175s] *** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1712.2M) ***
[04/27 19:21:52   1175s] ** GigaOpt Optimizer WNS Slack 0.084 TNS Slack 0.000 Density 21.61
[04/27 19:21:53   1176s] ** GigaOpt Optimizer WNS Slack 0.084 TNS Slack 0.000 Density 21.61
[04/27 19:21:53   1176s] 
[04/27 19:21:53   1176s] *** Finish pre-CTS Setup Fixing (cpu=0:00:19.1 real=0:00:19.0 mem=1712.2M) ***
[04/27 19:21:53   1176s] 
[04/27 19:21:53   1176s] End: GigaOpt Optimization in WNS mode
[04/27 19:21:53   1176s] *** Timing NOT met, worst failing slack is 0.084
[04/27 19:21:53   1176s] *** Check timing (0:00:00.0)
[04/27 19:21:53   1176s] **INFO: Flow update: Design timing is met.
[04/27 19:21:53   1176s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:21:53   1176s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=1533.5M
[04/27 19:21:53   1176s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=1533.5M
[04/27 19:21:53   1176s] Begin: Area Reclaim Optimization
[04/27 19:21:53   1176s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:21:53   1176s] ### Creating PhyDesignMc. totSessionCpu=0:19:36 mem=1692.4M
[04/27 19:21:53   1176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:36 mem=1692.4M
[04/27 19:21:53   1176s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=1692.4M
[04/27 19:21:53   1176s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=1692.4M
[04/27 19:21:53   1176s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.61
[04/27 19:21:53   1176s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:53   1176s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:21:53   1176s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:53   1176s] |    21.61%|        -|   0.000|   0.000|   0:00:00.0| 1692.4M|
[04/27 19:21:55   1178s] |    21.56%|       68|  -0.006|  -0.006|   0:00:02.0| 1692.4M|
[04/27 19:21:57   1180s] |    21.55%|       48|  -0.006|  -0.006|   0:00:02.0| 1692.4M|
[04/27 19:21:57   1180s] |    21.55%|        0|  -0.006|  -0.006|   0:00:00.0| 1692.4M|
[04/27 19:21:57   1180s] +----------+---------+--------+--------+------------+--------+
[04/27 19:21:57   1180s] Reclaim Optimization End WNS Slack -0.006  TNS Slack -0.006 Density 21.55
[04/27 19:21:57   1180s] 
[04/27 19:21:57   1180s] ** Summary: Restruct = 0 Buffer Deletion = 60 Declone = 14 Resize = 47 **
[04/27 19:21:57   1180s] --------------------------------------------------------------
[04/27 19:21:57   1180s] |                                   | Total     | Sequential |
[04/27 19:21:57   1180s] --------------------------------------------------------------
[04/27 19:21:57   1180s] | Num insts resized                 |      47  |       0    |
[04/27 19:21:57   1180s] | Num insts undone                  |       1  |       0    |
[04/27 19:21:57   1180s] | Num insts Downsized               |      47  |       0    |
[04/27 19:21:57   1180s] | Num insts Samesized               |       0  |       0    |
[04/27 19:21:57   1180s] | Num insts Upsized                 |       0  |       0    |
[04/27 19:21:57   1180s] | Num multiple commits+uncommits    |       0  |       -    |
[04/27 19:21:57   1180s] --------------------------------------------------------------
[04/27 19:21:57   1180s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
[04/27 19:21:57   1180s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1537.55M, totSessionCpu=0:19:40).
[04/27 19:21:57   1180s] *** Steiner Routed Nets: 15.450%; Threshold: 100; Threshold for Hold: 100
[04/27 19:21:57   1180s] ### Creating LA Mngr. totSessionCpu=0:19:41 mem=1537.6M
[04/27 19:21:57   1180s] ### Creating LA Mngr, finished. totSessionCpu=0:19:41 mem=1537.6M
[04/27 19:21:57   1180s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:21:57   1180s] [NR-eGR] Started earlyGlobalRoute kernel
[04/27 19:21:57   1180s] [NR-eGR] Initial Peak syMemory usage = 1537.6 MB
[04/27 19:21:57   1180s] (I)       Reading DB...
[04/27 19:21:57   1180s] (I)       congestionReportName   : 
[04/27 19:21:57   1180s] (I)       layerRangeFor2DCongestion : 
[04/27 19:21:57   1180s] (I)       buildTerm2TermWires    : 1
[04/27 19:21:57   1180s] (I)       doTrackAssignment      : 1
[04/27 19:21:57   1180s] (I)       dumpBookshelfFiles     : 0
[04/27 19:21:57   1180s] (I)       numThreads             : 1
[04/27 19:21:57   1180s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:21:57   1180s] (I)       honorPin               : false
[04/27 19:21:57   1180s] (I)       honorPinGuide          : true
[04/27 19:21:57   1180s] (I)       honorPartition         : false
[04/27 19:21:57   1180s] (I)       allowPartitionCrossover: false
[04/27 19:21:57   1180s] (I)       honorSingleEntry       : true
[04/27 19:21:57   1180s] (I)       honorSingleEntryStrong : true
[04/27 19:21:57   1180s] (I)       handleViaSpacingRule   : false
[04/27 19:21:57   1180s] (I)       handleEolSpacingRule   : false
[04/27 19:21:57   1180s] (I)       PDConstraint           : none
[04/27 19:21:57   1180s] (I)       expBetterNDRHandling   : false
[04/27 19:21:57   1180s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:21:57   1180s] (I)       routingEffortLevel     : 3
[04/27 19:21:57   1180s] (I)       effortLevel            : standard
[04/27 19:21:57   1180s] [NR-eGR] minRouteLayer          : 2
[04/27 19:21:57   1180s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:21:57   1180s] (I)       numRowsPerGCell        : 1
[04/27 19:21:57   1180s] (I)       speedUpLargeDesign     : 0
[04/27 19:21:57   1180s] (I)       speedUpBlkViolationClean: 1
[04/27 19:21:57   1180s] (I)       multiThreadingTA       : 1
[04/27 19:21:57   1180s] (I)       blockedPinEscape       : 1
[04/27 19:21:57   1180s] (I)       blkAwareLayerSwitching : 1
[04/27 19:21:57   1180s] (I)       betterClockWireModeling: 1
[04/27 19:21:57   1180s] (I)       congestionCleanMode    : 0
[04/27 19:21:57   1180s] (I)       optimizationMode       : false
[04/27 19:21:57   1180s] (I)       routeSecondPG          : false
[04/27 19:21:57   1180s] (I)       punchThroughDistance   : 500.00
[04/27 19:21:57   1180s] (I)       scenicBound            : 1.15
[04/27 19:21:57   1180s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:21:57   1180s] (I)       source-to-sink ratio   : 0.00
[04/27 19:21:57   1180s] (I)       targetCongestionRatioH : 1.00
[04/27 19:21:57   1180s] (I)       targetCongestionRatioV : 1.00
[04/27 19:21:57   1180s] (I)       layerCongestionRatio   : 0.70
[04/27 19:21:57   1180s] (I)       m1CongestionRatio      : 0.10
[04/27 19:21:57   1180s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:21:57   1180s] (I)       localRouteEffort       : 1.00
[04/27 19:21:57   1180s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:21:57   1180s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:21:57   1180s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:21:57   1180s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:21:57   1180s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:21:57   1180s] (I)       blockTrack             : 
[04/27 19:21:57   1180s] (I)       routeVias              : 
[04/27 19:21:57   1180s] (I)       readTROption           : true
[04/27 19:21:57   1180s] (I)       extraSpacingFactor     : 1.00
[04/27 19:21:57   1180s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:21:57   1180s] (I)       routeSelectedNetsOnly  : false
[04/27 19:21:57   1180s] (I)       before initializing RouteDB syMemory usage = 1544.6 MB
[04/27 19:21:57   1180s] (I)       starting read tracks
[04/27 19:21:57   1180s] (I)       build grid graph
[04/27 19:21:57   1180s] (I)       build grid graph start
[04/27 19:21:57   1180s] [NR-eGR] Layer1 has no routable track
[04/27 19:21:57   1180s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:21:57   1180s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:21:57   1180s] (I)       build grid graph end
[04/27 19:21:57   1180s] (I)       numViaLayers=2
[04/27 19:21:57   1180s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:21:57   1180s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:21:57   1180s] (I)       end build via table
[04/27 19:21:57   1180s] [NR-eGR] numRoutingBlks=0 numInstBlks=3354 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:21:57   1180s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:21:57   1180s] (I)       readDataFromPlaceDB
[04/27 19:21:57   1180s] (I)       Read net information..
[04/27 19:21:57   1180s] [NR-eGR] Read numTotalNets=15618  numIgnoredNets=32
[04/27 19:21:57   1180s] (I)       Read testcase time = 0.000 seconds
[04/27 19:21:57   1180s] 
[04/27 19:21:57   1180s] (I)       build grid graph start
[04/27 19:21:57   1180s] (I)       build grid graph end
[04/27 19:21:57   1180s] (I)       Model blockage into capacity
[04/27 19:21:57   1180s] (I)       Read numBlocks=31264  numPreroutedWires=0  numCapScreens=0
[04/27 19:21:57   1180s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:21:57   1180s] (I)       blocked area on Layer2 : 6211776600000  (18.66%)
[04/27 19:21:57   1180s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:21:57   1180s] (I)       Modeling time = 0.010 seconds
[04/27 19:21:57   1180s] 
[04/27 19:21:57   1180s] (I)       totalPins=48469  totalGlobalPin=45718 (94.32%)
[04/27 19:21:57   1180s] (I)       Number of ignored nets = 32
[04/27 19:21:57   1180s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:21:57   1180s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:21:57   1180s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:21:57   1180s] (I)       Number of two pin nets which has pins at the same location = 32.  Ignored: Yes
[04/27 19:21:57   1180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:21:57   1180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1547.1 MB
[04/27 19:21:57   1180s] (I)       Layer1  viaCost=200.00
[04/27 19:21:57   1180s] (I)       Layer2  viaCost=100.00
[04/27 19:21:57   1180s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:21:57   1180s] (I)       routing area        :  (0, 0) - (5798400, 5742000)
[04/27 19:21:57   1180s] (I)       core area           :  (50400, 51000) - (5748000, 5691000)
[04/27 19:21:57   1180s] (I)       Site Width          :  2400  (dbu)
[04/27 19:21:57   1180s] (I)       Row Height          : 30000  (dbu)
[04/27 19:21:57   1180s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:21:57   1180s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:21:57   1180s] (I)       grid                :   193   191     3
[04/27 19:21:57   1180s] (I)       vertical capacity   :     0 30000     0
[04/27 19:21:57   1180s] (I)       horizontal capacity :     0     0 30000
[04/27 19:21:57   1180s] (I)       Default wire width  :   900   900  1500
[04/27 19:21:57   1180s] (I)       Default wire space  :   900   900   900
[04/27 19:21:57   1180s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:21:57   1180s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:21:57   1180s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:21:57   1180s] (I)       Total num of tracks :     0  2416  1914
[04/27 19:21:57   1180s] (I)       Num of masks        :     1     1     1
[04/27 19:21:57   1180s] (I)       Num of trim masks   :     0     0     0
[04/27 19:21:57   1180s] (I)       --------------------------------------------------------
[04/27 19:21:57   1180s] 
[04/27 19:21:57   1180s] [NR-eGR] ============ Routing rule table ============
[04/27 19:21:57   1180s] [NR-eGR] Rule id 0. Nets 15586 
[04/27 19:21:57   1180s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:21:57   1180s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:21:57   1180s] [NR-eGR] ========================================
[04/27 19:21:57   1180s] [NR-eGR] 
[04/27 19:21:57   1180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1547.1 MB
[04/27 19:21:57   1180s] (I)       Loading and dumping file time : 0.13 seconds
[04/27 19:21:57   1180s] (I)       ============= Initialization =============
[04/27 19:21:57   1180s] (I)       total 2D Cap : 782605 = (369402 H, 413203 V)
[04/27 19:21:57   1180s] [NR-eGR] Layer group 1: route 15586 net(s) in layer range [2, 3]
[04/27 19:21:57   1180s] (I)       ============  Phase 1a Route ============
[04/27 19:21:57   1180s] (I)       Phase 1a runs 0.03 seconds
[04/27 19:21:57   1180s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/27 19:21:57   1180s] (I)       Usage: 98977 = (48189 H, 50788 V) = (13.05% H, 12.29% V) = (1.446e+06um H, 1.524e+06um V)
[04/27 19:21:57   1180s] (I)       
[04/27 19:21:57   1180s] (I)       ============  Phase 1b Route ============
[04/27 19:21:57   1180s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:21:57   1180s] (I)       Usage: 99016 = (48212 H, 50804 V) = (13.05% H, 12.30% V) = (1.446e+06um H, 1.524e+06um V)
[04/27 19:21:57   1180s] (I)       
[04/27 19:21:57   1180s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.46% V. EstWL: 2.970480e+06um
[04/27 19:21:57   1180s] (I)       ============  Phase 1c Route ============
[04/27 19:21:57   1180s] (I)       Level2 Grid: 39 x 39
[04/27 19:21:57   1180s] (I)       Phase 1c runs 0.01 seconds
[04/27 19:21:57   1180s] (I)       Usage: 99023 = (48219 H, 50804 V) = (13.05% H, 12.30% V) = (1.447e+06um H, 1.524e+06um V)
[04/27 19:21:57   1180s] (I)       
[04/27 19:21:57   1180s] (I)       ============  Phase 1d Route ============
[04/27 19:21:57   1180s] (I)       Phase 1d runs 0.00 seconds
[04/27 19:21:57   1180s] (I)       Usage: 99028 = (48220 H, 50808 V) = (13.05% H, 12.30% V) = (1.447e+06um H, 1.524e+06um V)
[04/27 19:21:57   1180s] (I)       
[04/27 19:21:57   1180s] (I)       ============  Phase 1e Route ============
[04/27 19:21:57   1180s] (I)       Phase 1e runs 0.01 seconds
[04/27 19:21:57   1180s] (I)       Usage: 99028 = (48220 H, 50808 V) = (13.05% H, 12.30% V) = (1.447e+06um H, 1.524e+06um V)
[04/27 19:21:57   1180s] (I)       
[04/27 19:21:57   1180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.46% V. EstWL: 2.970840e+06um
[04/27 19:21:57   1180s] [NR-eGR] 
[04/27 19:21:57   1180s] (I)       ============  Phase 1l Route ============
[04/27 19:21:57   1180s] (I)       Phase 1l runs 0.02 seconds
[04/27 19:21:57   1180s] (I)       Total Global Routing Runtime: 0.15 seconds
[04/27 19:21:57   1180s] (I)       total 2D Cap : 787091 = (369402 H, 417689 V)
[04/27 19:21:58   1180s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.34% V
[04/27 19:21:58   1180s] [NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.49% V
[04/27 19:21:58   1180s] (I)       ============= track Assignment ============
[04/27 19:21:58   1180s] (I)       extract Global 3D Wires
[04/27 19:21:58   1180s] (I)       Extract Global WL : time=0.00
[04/27 19:21:58   1180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:21:58   1180s] (I)       Initialization real time=0.00 seconds
[04/27 19:21:58   1181s] (I)       Kernel real time=0.25 seconds
[04/27 19:21:58   1181s] (I)       End Greedy Track Assignment
[04/27 19:21:58   1181s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 48309
[04/27 19:21:58   1181s] [NR-eGR] Layer2(metal2)(V) length: 1.605483e+06um, number of vias: 74687
[04/27 19:21:58   1181s] [NR-eGR] Layer3(metal3)(H) length: 1.529995e+06um, number of vias: 0
[04/27 19:21:58   1181s] [NR-eGR] Total length: 3.135478e+06um, number of vias: 122996
[04/27 19:21:58   1181s] [NR-eGR] End Peak syMemory usage = 1515.6 MB
[04/27 19:21:58   1181s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.83 seconds
[04/27 19:21:58   1181s] Extraction called for design 'Top_Level' of instances=15314 and nets=16406 using extraction engine 'preRoute' .
[04/27 19:21:58   1181s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:21:58   1181s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:21:58   1181s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:21:58   1181s] RC Extraction called in multi-corner(1) mode.
[04/27 19:21:58   1181s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:21:58   1181s]       RC Corner Indexes            0   
[04/27 19:21:58   1181s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:21:58   1181s] Resistance Scaling Factor    : 1.00000 
[04/27 19:21:58   1181s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:21:58   1181s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:21:58   1181s] Shrink Factor                : 1.00000
[04/27 19:21:58   1181s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:21:58   1181s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:21:58   1181s] Using capacitance table file ...
[04/27 19:21:58   1181s] Updating RC grid for preRoute extraction ...
[04/27 19:21:58   1181s] Initializing multi-corner capacitance tables ... 
[04/27 19:21:58   1181s] Initializing multi-corner resistance tables ...
[04/27 19:21:58   1181s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1513.145M)
[04/27 19:21:58   1181s] Compute RC Scale Done ...
[04/27 19:21:59   1182s] #################################################################################
[04/27 19:21:59   1182s] # Design Stage: PreRoute
[04/27 19:21:59   1182s] # Design Name: Top_Level
[04/27 19:21:59   1182s] # Design Mode: 90nm
[04/27 19:21:59   1182s] # Analysis Mode: MMMC OCV 
[04/27 19:21:59   1182s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:21:59   1182s] # Signoff Settings: SI Off 
[04/27 19:21:59   1182s] #################################################################################
[04/27 19:21:59   1182s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:21:59   1182s] Calculate early delays in OCV mode...
[04/27 19:21:59   1182s] Calculate late delays in OCV mode...
[04/27 19:21:59   1182s] Topological Sorting (CPU = 0:00:00.0, MEM = 1568.4M, InitMEM = 1568.4M)
[04/27 19:22:09   1192s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:22:09   1192s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 385. 
[04/27 19:22:09   1192s] Total number of fetched objects 15618
[04/27 19:22:09   1192s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:22:09   1192s] End delay calculation. (MEM=1581.85 CPU=0:00:10.1 REAL=0:00:10.0)
[04/27 19:22:09   1192s] *** CDM Built up (cpu=0:00:10.8  real=0:00:10.0  mem= 1581.8M) ***
[04/27 19:22:10   1193s] Begin: GigaOpt postEco DRV Optimization
[04/27 19:22:10   1193s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:22:10   1193s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:22:10   1193s] ### Creating PhyDesignMc. totSessionCpu=0:19:53 mem=1581.8M
[04/27 19:22:10   1193s] Core basic site is core
[04/27 19:22:10   1193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:22:10   1193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:53 mem=1581.8M
[04/27 19:22:10   1193s] ### Creating LA Mngr. totSessionCpu=0:19:54 mem=1581.8M
[04/27 19:22:10   1193s] ### Creating LA Mngr, finished. totSessionCpu=0:19:54 mem=1581.8M
[04/27 19:22:10   1193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:22:10   1193s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:22:10   1193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:22:10   1193s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:22:10   1193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:22:11   1194s] Info: violation cost 0.112539 (cap = 0.112539, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:22:11   1194s] |     0   |     0   |    14   |     14  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  21.55  |            |           |
[04/27 19:22:11   1194s] Info: violation cost 0.002681 (cap = 0.002681, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:22:11   1194s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -0.06 |          4|          0|          9|  21.55  |   0:00:00.0|    1673.4M|
[04/27 19:22:11   1194s] Info: violation cost 0.002681 (cap = 0.002681, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:22:11   1194s] |     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  21.55  |   0:00:00.0|    1673.4M|
[04/27 19:22:11   1194s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] =======================================================================
[04/27 19:22:11   1194s]                 Reasons for remaining drv violations
[04/27 19:22:11   1194s] =======================================================================
[04/27 19:22:11   1194s] *info: Total 1 net(s) still have violations after Drv fixing.
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] MultiBuffering failure reasons
[04/27 19:22:11   1194s] ------------------------------------------------
[04/27 19:22:11   1194s] *info:     1 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] SingleBuffering failure reasons
[04/27 19:22:11   1194s] ------------------------------------------------
[04/27 19:22:11   1194s] *info:     1 net(s): Could not be fixed because no move is found.
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] Resizing failure reasons
[04/27 19:22:11   1194s] ------------------------------------------------
[04/27 19:22:11   1194s] *info:     1 net(s): Could not be fixed because no move is found.
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1673.4M) ***
[04/27 19:22:11   1194s] 
[04/27 19:22:11   1194s] *** Starting refinePlace (0:19:55 mem=1703.4M) ***
[04/27 19:22:11   1194s] Total net bbox length = 2.600e+06 (1.245e+06 1.355e+06) (ext = 1.141e+05)
[04/27 19:22:11   1194s] Starting refinePlace ...
[04/27 19:22:11   1194s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:22:11   1194s] Move report: legalization moves 1362 insts, mean move: 14.23 um, max move: 60.00 um
[04/27 19:22:11   1194s] 	Max move on inst (B2_DUT/FE_OFC2255_processed_sum_3_5): (540.00, 1701.00) --> (600.00, 1701.00)
[04/27 19:22:11   1194s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1703.4MB) @(0:19:55 - 0:19:55).
[04/27 19:22:11   1194s] Move report: Detail placement moves 1362 insts, mean move: 14.23 um, max move: 60.00 um
[04/27 19:22:11   1194s] 	Max move on inst (B2_DUT/FE_OFC2255_processed_sum_3_5): (540.00, 1701.00) --> (600.00, 1701.00)
[04/27 19:22:11   1194s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1703.4MB
[04/27 19:22:12   1194s] Statistics of distance of Instance movement in refine placement:
[04/27 19:22:12   1194s]   maximum (X+Y) =        60.00 um
[04/27 19:22:12   1194s]   inst (B2_DUT/FE_OFC2255_processed_sum_3_5) with max move: (540, 1701) -> (600, 1701)
[04/27 19:22:12   1194s]   mean    (X+Y) =        14.23 um
[04/27 19:22:12   1194s] Summary Report:
[04/27 19:22:12   1194s] Instances move: 1362 (out of 15318 movable)
[04/27 19:22:12   1194s] Instances flipped: 0
[04/27 19:22:12   1194s] Mean displacement: 14.23 um
[04/27 19:22:12   1194s] Max displacement: 60.00 um (Instance: B2_DUT/FE_OFC2255_processed_sum_3_5) (540, 1701) -> (600, 1701)
[04/27 19:22:12   1194s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:22:12   1194s] Total instances moved : 1362
[04/27 19:22:12   1195s] Total net bbox length = 2.618e+06 (1.257e+06 1.362e+06) (ext = 1.140e+05)
[04/27 19:22:12   1195s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1703.4MB
[04/27 19:22:12   1195s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1703.4MB) @(0:19:55 - 0:19:55).
[04/27 19:22:12   1195s] *** Finished refinePlace (0:19:55 mem=1703.4M) ***
[04/27 19:22:12   1195s] *** maximum move = 60.00 um ***
[04/27 19:22:12   1195s] *** Finished re-routing un-routed nets (1703.4M) ***
[04/27 19:22:12   1195s] 
[04/27 19:22:12   1195s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1703.4M) ***
[04/27 19:22:12   1195s] End: GigaOpt postEco DRV Optimization
[04/27 19:22:12   1195s] GigaOpt: WNS changes after routing: -0.006 -> -0.067 (bump = 0.061)
[04/27 19:22:12   1195s] Begin: GigaOpt postEco optimization
[04/27 19:22:12   1195s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:22:12   1195s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:22:12   1195s] ### Creating PhyDesignMc. totSessionCpu=0:19:55 mem=1669.1M
[04/27 19:22:12   1195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:55 mem=1669.1M
[04/27 19:22:12   1195s] ### Creating LA Mngr. totSessionCpu=0:19:55 mem=1669.1M
[04/27 19:22:12   1195s] ### Creating LA Mngr, finished. totSessionCpu=0:19:55 mem=1669.1M
[04/27 19:22:12   1195s] *info: 1 clock net excluded
[04/27 19:22:12   1195s] *info: 2 special nets excluded.
[04/27 19:22:12   1195s] *info: 750 no-driver nets excluded.
[04/27 19:22:13   1196s] ** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -0.505 Density 21.55
[04/27 19:22:13   1196s] Optimizer WNS Pass 0
[04/27 19:22:13   1196s] Active Path Group: reg2reg  
[04/27 19:22:13   1196s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:22:13   1196s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:22:13   1196s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:22:13   1196s] |  -0.067|   -0.067|  -0.505|   -0.505|    21.55%|   0:00:00.0| 1709.4M|     osu05|  reg2reg| B1_DUT/o_full_reg/D                      |
[04/27 19:22:14   1197s] |   0.000|    0.002|   0.000|    0.000|    21.57%|   0:00:01.0| 1709.4M|     osu05|       NA| NA                                       |
[04/27 19:22:14   1197s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:22:14   1197s] 
[04/27 19:22:14   1197s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1709.4M) ***
[04/27 19:22:14   1197s] 
[04/27 19:22:14   1197s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1709.4M) ***
[04/27 19:22:14   1197s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 21.57
[04/27 19:22:14   1197s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 21.57
[04/27 19:22:14   1197s] 
[04/27 19:22:14   1197s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1709.4M) ***
[04/27 19:22:14   1197s] 
[04/27 19:22:14   1197s] End: GigaOpt postEco optimization
[04/27 19:22:14   1197s] **INFO: Flow update: Design timing is met.
[04/27 19:22:14   1197s] **INFO: Flow update: Design timing is met.
[04/27 19:22:14   1197s] *** Steiner Routed Nets: 0.281%; Threshold: 100; Threshold for Hold: 100
[04/27 19:22:14   1197s] Start to check current routing status for nets...
[04/27 19:22:14   1197s] Using hname+ instead name for net compare
[04/27 19:22:14   1197s] All nets are already routed correctly.
[04/27 19:22:14   1197s] End to check current routing status for nets (mem=1669.1M)
[04/27 19:22:14   1197s] doiPBLastSyncSlave
[04/27 19:22:14   1197s] Extraction called for design 'Top_Level' of instances=15337 and nets=16429 using extraction engine 'preRoute' .
[04/27 19:22:14   1197s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:22:14   1197s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:22:14   1197s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:22:14   1197s] RC Extraction called in multi-corner(1) mode.
[04/27 19:22:14   1197s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:22:14   1197s]       RC Corner Indexes            0   
[04/27 19:22:14   1197s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:22:14   1197s] Resistance Scaling Factor    : 1.00000 
[04/27 19:22:14   1197s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:22:14   1197s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:22:14   1197s] Shrink Factor                : 1.00000
[04/27 19:22:14   1197s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:22:14   1197s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:22:14   1197s] Using capacitance table file ...
[04/27 19:22:14   1197s] Initializing multi-corner capacitance tables ... 
[04/27 19:22:14   1197s] Initializing multi-corner resistance tables ...
[04/27 19:22:14   1197s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1509.137M)
[04/27 19:22:14   1198s] *** Steiner Routed Nets: 0.281%; Threshold: 100; Threshold for Hold: 100
[04/27 19:22:14   1198s] ### Creating LA Mngr. totSessionCpu=0:19:58 mem=1509.1M
[04/27 19:22:14   1198s] ### Creating LA Mngr, finished. totSessionCpu=0:19:58 mem=1509.1M
[04/27 19:22:14   1198s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:22:14   1198s] [PSP] Started earlyGlobalRoute kernel
[04/27 19:22:14   1198s] [PSP] Initial Peak syMemory usage = 1509.1 MB
[04/27 19:22:14   1198s] (I)       Reading DB...
[04/27 19:22:15   1198s] (I)       congestionReportName   : 
[04/27 19:22:15   1198s] (I)       layerRangeFor2DCongestion : 
[04/27 19:22:15   1198s] (I)       buildTerm2TermWires    : 1
[04/27 19:22:15   1198s] (I)       doTrackAssignment      : 1
[04/27 19:22:15   1198s] (I)       dumpBookshelfFiles     : 0
[04/27 19:22:15   1198s] (I)       numThreads             : 1
[04/27 19:22:15   1198s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:22:15   1198s] (I)       honorPin               : false
[04/27 19:22:15   1198s] (I)       honorPinGuide          : true
[04/27 19:22:15   1198s] (I)       honorPartition         : false
[04/27 19:22:15   1198s] (I)       allowPartitionCrossover: false
[04/27 19:22:15   1198s] (I)       honorSingleEntry       : true
[04/27 19:22:15   1198s] (I)       honorSingleEntryStrong : true
[04/27 19:22:15   1198s] (I)       handleViaSpacingRule   : false
[04/27 19:22:15   1198s] (I)       handleEolSpacingRule   : false
[04/27 19:22:15   1198s] (I)       PDConstraint           : none
[04/27 19:22:15   1198s] (I)       expBetterNDRHandling   : false
[04/27 19:22:15   1198s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:22:15   1198s] (I)       routingEffortLevel     : 3
[04/27 19:22:15   1198s] (I)       effortLevel            : standard
[04/27 19:22:15   1198s] [NR-eGR] minRouteLayer          : 2
[04/27 19:22:15   1198s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:22:15   1198s] (I)       numRowsPerGCell        : 1
[04/27 19:22:15   1198s] (I)       speedUpLargeDesign     : 0
[04/27 19:22:15   1198s] (I)       speedUpBlkViolationClean: 1
[04/27 19:22:15   1198s] (I)       multiThreadingTA       : 1
[04/27 19:22:15   1198s] (I)       blockedPinEscape       : 1
[04/27 19:22:15   1198s] (I)       blkAwareLayerSwitching : 1
[04/27 19:22:15   1198s] (I)       betterClockWireModeling: 1
[04/27 19:22:15   1198s] (I)       congestionCleanMode    : 0
[04/27 19:22:15   1198s] (I)       optimizationMode       : false
[04/27 19:22:15   1198s] (I)       routeSecondPG          : false
[04/27 19:22:15   1198s] (I)       punchThroughDistance   : 500.00
[04/27 19:22:15   1198s] (I)       scenicBound            : 1.15
[04/27 19:22:15   1198s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:22:15   1198s] (I)       source-to-sink ratio   : 0.00
[04/27 19:22:15   1198s] (I)       targetCongestionRatioH : 1.00
[04/27 19:22:15   1198s] (I)       targetCongestionRatioV : 1.00
[04/27 19:22:15   1198s] (I)       layerCongestionRatio   : 0.70
[04/27 19:22:15   1198s] (I)       m1CongestionRatio      : 0.10
[04/27 19:22:15   1198s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:22:15   1198s] (I)       localRouteEffort       : 1.00
[04/27 19:22:15   1198s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:22:15   1198s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:22:15   1198s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:22:15   1198s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:22:15   1198s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:22:15   1198s] (I)       blockTrack             : 
[04/27 19:22:15   1198s] (I)       routeVias              : 
[04/27 19:22:15   1198s] (I)       readTROption           : true
[04/27 19:22:15   1198s] (I)       extraSpacingFactor     : 1.00
[04/27 19:22:15   1198s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:22:15   1198s] (I)       routeSelectedNetsOnly  : false
[04/27 19:22:15   1198s] (I)       before initializing RouteDB syMemory usage = 1514.6 MB
[04/27 19:22:15   1198s] (I)       starting read tracks
[04/27 19:22:15   1198s] (I)       build grid graph
[04/27 19:22:15   1198s] (I)       build grid graph start
[04/27 19:22:15   1198s] [NR-eGR] Layer1 has no routable track
[04/27 19:22:15   1198s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:22:15   1198s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:22:15   1198s] (I)       build grid graph end
[04/27 19:22:15   1198s] (I)       numViaLayers=2
[04/27 19:22:15   1198s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:22:15   1198s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:22:15   1198s] (I)       end build via table
[04/27 19:22:15   1198s] [NR-eGR] numRoutingBlks=0 numInstBlks=3354 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:22:15   1198s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:22:15   1198s] (I)       readDataFromPlaceDB
[04/27 19:22:15   1198s] (I)       Read net information..
[04/27 19:22:15   1198s] [NR-eGR] Read numTotalNets=15641  numIgnoredNets=0
[04/27 19:22:15   1198s] (I)       Read testcase time = 0.000 seconds
[04/27 19:22:15   1198s] 
[04/27 19:22:15   1198s] (I)       build grid graph start
[04/27 19:22:15   1198s] (I)       build grid graph end
[04/27 19:22:15   1198s] (I)       Model blockage into capacity
[04/27 19:22:15   1198s] (I)       Read numBlocks=31264  numPreroutedWires=0  numCapScreens=0
[04/27 19:22:15   1198s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:22:15   1198s] (I)       blocked area on Layer2 : 6211776600000  (18.66%)
[04/27 19:22:15   1198s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:22:15   1198s] (I)       Modeling time = 0.020 seconds
[04/27 19:22:15   1198s] 
[04/27 19:22:15   1198s] (I)       totalPins=48579  totalGlobalPin=46424 (95.56%)
[04/27 19:22:15   1198s] (I)       Number of ignored nets = 0
[04/27 19:22:15   1198s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:22:15   1198s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:22:15   1198s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:22:15   1198s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 19:22:15   1198s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:22:15   1198s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1517.1 MB
[04/27 19:22:15   1198s] (I)       Layer1  viaCost=200.00
[04/27 19:22:15   1198s] (I)       Layer2  viaCost=100.00
[04/27 19:22:15   1198s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:22:15   1198s] (I)       routing area        :  (0, 0) - (5798400, 5742000)
[04/27 19:22:15   1198s] (I)       core area           :  (50400, 51000) - (5748000, 5691000)
[04/27 19:22:15   1198s] (I)       Site Width          :  2400  (dbu)
[04/27 19:22:15   1198s] (I)       Row Height          : 30000  (dbu)
[04/27 19:22:15   1198s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:22:15   1198s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:22:15   1198s] (I)       grid                :   193   191     3
[04/27 19:22:15   1198s] (I)       vertical capacity   :     0 30000     0
[04/27 19:22:15   1198s] (I)       horizontal capacity :     0     0 30000
[04/27 19:22:15   1198s] (I)       Default wire width  :   900   900  1500
[04/27 19:22:15   1198s] (I)       Default wire space  :   900   900   900
[04/27 19:22:15   1198s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:22:15   1198s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:22:15   1198s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:22:15   1198s] (I)       Total num of tracks :     0  2416  1914
[04/27 19:22:15   1198s] (I)       Num of masks        :     1     1     1
[04/27 19:22:15   1198s] (I)       Num of trim masks   :     0     0     0
[04/27 19:22:15   1198s] (I)       --------------------------------------------------------
[04/27 19:22:15   1198s] 
[04/27 19:22:15   1198s] [NR-eGR] ============ Routing rule table ============
[04/27 19:22:15   1198s] [NR-eGR] Rule id 0. Nets 15641 
[04/27 19:22:15   1198s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:22:15   1198s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:22:15   1198s] [NR-eGR] ========================================
[04/27 19:22:15   1198s] [NR-eGR] 
[04/27 19:22:15   1198s] (I)       After initializing earlyGlobalRoute syMemory usage = 1517.1 MB
[04/27 19:22:15   1198s] (I)       Loading and dumping file time : 0.13 seconds
[04/27 19:22:15   1198s] (I)       ============= Initialization =============
[04/27 19:22:15   1198s] (I)       total 2D Cap : 782605 = (369402 H, 413203 V)
[04/27 19:22:15   1198s] [NR-eGR] Layer group 1: route 15641 net(s) in layer range [2, 3]
[04/27 19:22:15   1198s] (I)       ============  Phase 1a Route ============
[04/27 19:22:15   1198s] (I)       Phase 1a runs 0.04 seconds
[04/27 19:22:15   1198s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=5
[04/27 19:22:15   1198s] (I)       Usage: 99655 = (48561 H, 51094 V) = (13.15% H, 12.37% V) = (1.457e+06um H, 1.533e+06um V)
[04/27 19:22:15   1198s] (I)       
[04/27 19:22:15   1198s] (I)       ============  Phase 1b Route ============
[04/27 19:22:15   1198s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:22:15   1198s] (I)       Usage: 99686 = (48576 H, 51110 V) = (13.15% H, 12.37% V) = (1.457e+06um H, 1.533e+06um V)
[04/27 19:22:15   1198s] (I)       
[04/27 19:22:15   1198s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.30% V. EstWL: 2.990580e+06um
[04/27 19:22:15   1198s] (I)       ============  Phase 1c Route ============
[04/27 19:22:15   1198s] (I)       Level2 Grid: 39 x 39
[04/27 19:22:15   1198s] (I)       Phase 1c runs 0.01 seconds
[04/27 19:22:15   1198s] (I)       Usage: 99688 = (48578 H, 51110 V) = (13.15% H, 12.37% V) = (1.457e+06um H, 1.533e+06um V)
[04/27 19:22:15   1198s] (I)       
[04/27 19:22:15   1198s] (I)       ============  Phase 1d Route ============
[04/27 19:22:15   1198s] (I)       Phase 1d runs 0.00 seconds
[04/27 19:22:15   1198s] (I)       Usage: 99696 = (48581 H, 51115 V) = (13.15% H, 12.37% V) = (1.457e+06um H, 1.533e+06um V)
[04/27 19:22:15   1198s] (I)       
[04/27 19:22:15   1198s] (I)       ============  Phase 1e Route ============
[04/27 19:22:15   1198s] (I)       Phase 1e runs 0.01 seconds
[04/27 19:22:15   1198s] (I)       Usage: 99696 = (48581 H, 51115 V) = (13.15% H, 12.37% V) = (1.457e+06um H, 1.533e+06um V)
[04/27 19:22:15   1198s] (I)       
[04/27 19:22:15   1198s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.29% V. EstWL: 2.990880e+06um
[04/27 19:22:15   1198s] [NR-eGR] 
[04/27 19:22:15   1198s] (I)       ============  Phase 1l Route ============
[04/27 19:22:15   1198s] (I)       Phase 1l runs 0.01 seconds
[04/27 19:22:15   1198s] (I)       Total Global Routing Runtime: 0.16 seconds
[04/27 19:22:15   1198s] (I)       total 2D Cap : 787091 = (369402 H, 417689 V)
[04/27 19:22:15   1198s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.26% V
[04/27 19:22:15   1198s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.31% V
[04/27 19:22:15   1198s] (I)       ============= track Assignment ============
[04/27 19:22:15   1198s] (I)       extract Global 3D Wires
[04/27 19:22:15   1198s] (I)       Extract Global WL : time=0.01
[04/27 19:22:15   1198s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:22:15   1198s] (I)       Initialization real time=0.00 seconds
[04/27 19:22:15   1198s] (I)       Kernel real time=0.25 seconds
[04/27 19:22:15   1198s] (I)       End Greedy Track Assignment
[04/27 19:22:15   1198s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 48419
[04/27 19:22:15   1198s] [NR-eGR] Layer2(metal2)(V) length: 1.616295e+06um, number of vias: 76075
[04/27 19:22:15   1198s] [NR-eGR] Layer3(metal3)(H) length: 1.542610e+06um, number of vias: 0
[04/27 19:22:15   1198s] [NR-eGR] Total length: 3.158905e+06um, number of vias: 124494
[04/27 19:22:15   1198s] [NR-eGR] End Peak syMemory usage = 1511.6 MB
[04/27 19:22:15   1198s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.65 seconds
[04/27 19:22:15   1198s] Extraction called for design 'Top_Level' of instances=15337 and nets=16429 using extraction engine 'preRoute' .
[04/27 19:22:15   1198s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:22:15   1198s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:22:15   1198s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:22:15   1198s] RC Extraction called in multi-corner(1) mode.
[04/27 19:22:15   1198s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:22:15   1198s]       RC Corner Indexes            0   
[04/27 19:22:15   1198s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:22:15   1198s] Resistance Scaling Factor    : 1.00000 
[04/27 19:22:15   1198s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:22:15   1198s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:22:15   1198s] Shrink Factor                : 1.00000
[04/27 19:22:15   1198s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:22:15   1198s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:22:15   1198s] Using capacitance table file ...
[04/27 19:22:15   1198s] Updating RC grid for preRoute extraction ...
[04/27 19:22:15   1198s] Initializing multi-corner capacitance tables ... 
[04/27 19:22:15   1198s] Initializing multi-corner resistance tables ...
[04/27 19:22:15   1198s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1509.137M)
[04/27 19:22:15   1199s] Compute RC Scale Done ...
[04/27 19:22:15   1199s] WARN: Correct the flow
[04/27 19:22:15   1199s] #################################################################################
[04/27 19:22:15   1199s] # Design Stage: PreRoute
[04/27 19:22:15   1199s] # Design Name: Top_Level
[04/27 19:22:15   1199s] # Design Mode: 90nm
[04/27 19:22:15   1199s] # Analysis Mode: MMMC OCV 
[04/27 19:22:15   1199s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:22:15   1199s] # Signoff Settings: SI Off 
[04/27 19:22:15   1199s] #################################################################################
[04/27 19:22:16   1199s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:22:16   1199s] Calculate early delays in OCV mode...
[04/27 19:22:16   1199s] Calculate late delays in OCV mode...
[04/27 19:22:16   1199s] Topological Sorting (CPU = 0:00:00.0, MEM = 1564.4M, InitMEM = 1564.4M)
[04/27 19:22:26   1209s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:22:26   1209s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 386. 
[04/27 19:22:26   1209s] Total number of fetched objects 15641
[04/27 19:22:26   1209s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:22:26   1209s] End delay calculation. (MEM=1577.84 CPU=0:00:10.2 REAL=0:00:10.0)
[04/27 19:22:26   1209s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 1577.8M) ***
[04/27 19:22:27   1210s] **optDesign ... cpu = 0:01:44, real = 0:01:44, mem = 1503.5M, totSessionCpu=0:20:11 **
[04/27 19:22:27   1210s] *** Finished optDesign ***
[04/27 19:22:27   1210s] 
[04/27 19:22:27   1210s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:09 real=  0:02:08)
[04/27 19:22:27   1210s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:13.9 real=0:00:13.9)
[04/27 19:22:27   1210s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:13.9 real=0:00:13.9)
[04/27 19:22:27   1210s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:20.3 real=0:00:20.3)
[04/27 19:22:27   1210s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:15.7 real=0:00:15.6)
[04/27 19:22:27   1210s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:22:27   1210s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/27 19:22:27   1210s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/27 19:22:27   1210s] Deleted 0 physical inst  (cell - / prefix -).
[04/27 19:22:27   1210s] *** Starting "NanoPlace(TM) placement v#1 (mem=1481.1M)" ...
[04/27 19:22:27   1210s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[04/27 19:22:27   1210s] #std cell=15337 (0 fixed + 15337 movable) #block=0 (0 floating + 0 preplaced)
[04/27 19:22:27   1210s] #ioInst=0 #net=15641 #term=48578 #term/net=3.11, #fixedIo=198, #floatIo=0, #fixedPin=0, #floatPin=160
[04/27 19:22:27   1210s] stdCell: 15337 single + 0 double + 0 multi
[04/27 19:22:27   1210s] Total standard cell length = 231.0192 (mm), area = 6.9306 (mm^2)
[04/27 19:22:27   1210s] Core basic site is core
[04/27 19:22:27   1210s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:22:27   1210s] Apply auto density screen in pre-place stage.
[04/27 19:22:27   1211s] Auto density screen increases utilization from 0.216 to 0.216
[04/27 19:22:27   1211s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1481.1M
[04/27 19:22:27   1211s] Average module density = 0.216.
[04/27 19:22:27   1211s] Density for the design = 0.216.
[04/27 19:22:27   1211s]        = stdcell_area 96258 sites (6930576 um^2) / alloc_area 445061 sites (32044378 um^2).
[04/27 19:22:27   1211s] Pin Density = 0.1088.
[04/27 19:22:27   1211s]             = total # of pins 48578 / total area 446312.
[04/27 19:22:28   1211s] Initial padding reaches pin density 0.403 for top
[04/27 19:22:28   1211s] Initial padding increases density from 0.216 to 0.390 for top
[04/27 19:22:28   1211s] === lastAutoLevel = 9 
[04/27 19:22:28   1211s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/27 19:22:28   1211s] Iteration  1: Total net bbox = 2.686e+06 (1.34e+06 1.35e+06)
[04/27 19:22:28   1211s]               Est.  stn bbox = 3.121e+06 (1.54e+06 1.58e+06)
[04/27 19:22:28   1211s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1481.1M
[04/27 19:22:31   1214s] Iteration  8: Total net bbox = 2.128e+06 (1.04e+06 1.09e+06)
[04/27 19:22:31   1214s]               Est.  stn bbox = 2.505e+06 (1.21e+06 1.29e+06)
[04/27 19:22:31   1214s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1497.1M
[04/27 19:22:31   1214s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:22:31   1214s] Congestion driven padding in post-place stage.
[04/27 19:22:31   1214s] Congestion driven padding increases utilization from 0.390 to 0.451
[04/27 19:22:31   1214s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1511.1M
[04/27 19:22:36   1219s] Iteration  9: Total net bbox = 2.302e+06 (1.14e+06 1.16e+06)
[04/27 19:22:36   1219s]               Est.  stn bbox = 2.705e+06 (1.32e+06 1.38e+06)
[04/27 19:22:36   1219s]               cpu = 0:00:08.3 real = 0:00:08.0 mem = 1511.1M
[04/27 19:22:36   1219s] Iteration 10: Total net bbox = 2.302e+06 (1.14e+06 1.16e+06)
[04/27 19:22:36   1219s]               Est.  stn bbox = 2.705e+06 (1.32e+06 1.38e+06)
[04/27 19:22:36   1219s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.1M
[04/27 19:23:00   1243s] Iteration 11: Total net bbox = 2.605e+06 (1.29e+06 1.32e+06)
[04/27 19:23:00   1244s]               Est.  stn bbox = 3.017e+06 (1.48e+06 1.54e+06)
[04/27 19:23:00   1244s]               cpu = 0:00:07.8 real = 0:00:07.0 mem = 1527.1M
[04/27 19:23:00   1244s] Iteration 12: Total net bbox = 2.627e+06 (1.31e+06 1.32e+06)
[04/27 19:23:00   1244s]               Est.  stn bbox = 3.040e+06 (1.50e+06 1.54e+06)
[04/27 19:23:00   1244s]               cpu = 0:00:24.6 real = 0:00:24.0 mem = 1511.1M
[04/27 19:23:00   1244s] Iteration 13: Total net bbox = 2.627e+06 (1.31e+06 1.32e+06)
[04/27 19:23:00   1244s]               Est.  stn bbox = 3.040e+06 (1.50e+06 1.54e+06)
[04/27 19:23:00   1244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.1M
[04/27 19:23:00   1244s] Iteration 14: Total net bbox = 2.627e+06 (1.31e+06 1.32e+06)
[04/27 19:23:00   1244s]               Est.  stn bbox = 3.040e+06 (1.50e+06 1.54e+06)
[04/27 19:23:00   1244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.1M
[04/27 19:23:00   1244s] *** cost = 2.627e+06 (1.31e+06 1.32e+06) (cpu for global=0:00:32.9) real=0:00:32.0***
[04/27 19:23:00   1244s] Core Placement runtime cpu: 0:00:32.3 real: 0:00:32.0
[04/27 19:23:00   1244s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/27 19:23:00   1244s] Type 'man IMPSP-9025' for more detail.
[04/27 19:23:00   1244s] #spOpts: mergeVia=F 
[04/27 19:23:00   1244s] Core basic site is core
[04/27 19:23:00   1244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:00   1244s] *** Starting refinePlace (0:20:44 mem=1511.1M) ***
[04/27 19:23:00   1244s] Total net bbox length = 2.627e+06 (1.307e+06 1.320e+06) (ext = 1.218e+05)
[04/27 19:23:00   1244s] Starting refinePlace ...
[04/27 19:23:01   1244s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:01   1244s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:23:01   1244s] Density distribution unevenness ratio = 37.461%
[04/27 19:23:01   1245s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:23:01   1245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1511.1MB) @(0:20:44 - 0:20:45).
[04/27 19:23:01   1245s] Move report: preRPlace moves 15337 insts, mean move: 8.12 um, max move: 32.25 um
[04/27 19:23:01   1245s] 	Max move on inst (EDC_DUT/E7/U402): (1950.28, 3339.76) --> (1936.80, 3321.00)
[04/27 19:23:01   1245s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[04/27 19:23:01   1245s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:23:01   1245s] Placement tweakage begins.
[04/27 19:23:01   1245s] wire length = 3.138e+06
[04/27 19:23:03   1246s] wire length = 3.027e+06
[04/27 19:23:03   1246s] Placement tweakage ends.
[04/27 19:23:03   1246s] Move report: tweak moves 2732 insts, mean move: 38.60 um, max move: 476.40 um
[04/27 19:23:03   1246s] 	Max move on inst (B2_DUT/FE_OCPC2982_FE_OFN2112_n317): (3518.40, 3681.00) --> (3492.00, 3231.00)
[04/27 19:23:03   1246s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:02.0, mem=1511.1MB) @(0:20:45 - 0:20:47).
[04/27 19:23:03   1246s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:03   1246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1511.1MB) @(0:20:47 - 0:20:47).
[04/27 19:23:03   1246s] Move report: Detail placement moves 15337 insts, mean move: 14.35 um, max move: 470.70 um
[04/27 19:23:03   1246s] 	Max move on inst (B2_DUT/FE_OCPC2982_FE_OFN2112_n317): (3518.27, 3675.44) --> (3492.00, 3231.00)
[04/27 19:23:03   1246s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1511.1MB
[04/27 19:23:03   1246s] Statistics of distance of Instance movement in refine placement:
[04/27 19:23:03   1246s]   maximum (X+Y) =       470.70 um
[04/27 19:23:03   1246s]   inst (B2_DUT/FE_OCPC2982_FE_OFN2112_n317) with max move: (3518.27, 3675.44) -> (3492, 3231)
[04/27 19:23:03   1246s]   mean    (X+Y) =        14.35 um
[04/27 19:23:03   1246s] Total instances flipped for WireLenOpt: 708
[04/27 19:23:03   1246s] Summary Report:
[04/27 19:23:03   1246s] Instances move: 15337 (out of 15337 movable)
[04/27 19:23:03   1246s] Instances flipped: 0
[04/27 19:23:03   1246s] Mean displacement: 14.35 um
[04/27 19:23:03   1246s] Max displacement: 470.70 um (Instance: B2_DUT/FE_OCPC2982_FE_OFN2112_n317) (3518.27, 3675.44) -> (3492, 3231)
[04/27 19:23:03   1246s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:23:03   1246s] Total instances moved : 15337
[04/27 19:23:03   1246s] Total net bbox length = 2.549e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:23:03   1246s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1511.1MB
[04/27 19:23:03   1246s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=1511.1MB) @(0:20:44 - 0:20:47).
[04/27 19:23:03   1246s] *** Finished refinePlace (0:20:47 mem=1511.1M) ***
[04/27 19:23:03   1246s] *** End of Placement (cpu=0:00:36.1, real=0:00:36.0, mem=1511.1M) ***
[04/27 19:23:03   1246s] #spOpts: mergeVia=F 
[04/27 19:23:03   1246s] Core basic site is core
[04/27 19:23:03   1246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:03   1246s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:23:03   1246s] Density distribution unevenness ratio = 37.521%
[04/27 19:23:03   1247s] *** Finishing placeDesign concurrent flow ***
[04/27 19:23:03   1247s] **placeDesign ... cpu = 0: 3:32, real = 0: 3:31, mem = 1488.4M **
[04/27 19:23:03   1247s] Command spTest is not supported.
[04/27 19:23:03   1247s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 19:23:03   1247s] Type 'man IMPEXT-3493' for more detail.
[04/27 19:23:03   1247s] 
[04/27 19:23:03   1247s] *** Summary of all messages that are not suppressed in this session:
[04/27 19:23:03   1247s] Severity  ID               Count  Summary                                  
[04/27 19:23:03   1247s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[04/27 19:23:03   1247s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/27 19:23:03   1247s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/27 19:23:03   1247s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[04/27 19:23:03   1247s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/27 19:23:03   1247s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/27 19:23:03   1247s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[04/27 19:23:03   1247s] *** Message Summary: 14 warning(s), 0 error(s)
[04/27 19:23:03   1247s] 
[04/27 19:23:03   1247s] <CMD> checkPlace
[04/27 19:23:03   1247s] Core basic site is core
[04/27 19:23:03   1247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:03   1247s] Begin checking placement ... (start mem=1488.4M, init mem=1488.4M)
[04/27 19:23:03   1247s] *info: Placed = 15337         
[04/27 19:23:03   1247s] *info: Unplaced = 0           
[04/27 19:23:03   1247s] Placement Density:21.57%(6930576/32134464)
[04/27 19:23:03   1247s] Placement Density (including fixed std cells):21.57%(6930576/32134464)
[04/27 19:23:03   1247s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1488.4M)
[04/27 19:23:03   1247s] <CMD> sroute
[04/27 19:23:03   1247s] #- Begin sroute (date=04/27 19:23:03, mem=1488.4M)
[04/27 19:23:03   1247s] *** Begin SPECIAL ROUTE on Thu Apr 27 19:23:03 2017 ***
[04/27 19:23:03   1247s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 19:23:03   1247s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 19:23:03   1247s] 
[04/27 19:23:03   1247s] Begin option processing ...
[04/27 19:23:03   1247s] srouteConnectPowerBump set to false
[04/27 19:23:03   1247s] routeSpecial set to true
[04/27 19:23:03   1247s] srouteConnectConverterPin set to false
[04/27 19:23:03   1247s] srouteFollowCorePinEnd set to 3
[04/27 19:23:03   1247s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 19:23:03   1247s] sroutePadPinAllPorts set to true
[04/27 19:23:03   1247s] sroutePreserveExistingRoutes set to true
[04/27 19:23:03   1247s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 19:23:03   1247s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2371.00 megs.
[04/27 19:23:03   1247s] 
[04/27 19:23:03   1247s] Reading DB technology information...
[04/27 19:23:03   1247s] Finished reading DB technology information.
[04/27 19:23:03   1247s] Reading floorplan and netlist information...
[04/27 19:23:03   1247s] Finished reading floorplan and netlist information.
[04/27 19:23:04   1247s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 19:23:04   1247s] Read in 34 macros, 25 used
[04/27 19:23:04   1247s] Read in 15337 components
[04/27 19:23:04   1247s]   15337 core components: 0 unplaced, 15337 placed, 0 fixed
[04/27 19:23:04   1247s] Read in 198 physical pins
[04/27 19:23:04   1247s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 19:23:04   1247s] Read in 198 nets
[04/27 19:23:04   1247s] Read in 2 special nets, 2 routed
[04/27 19:23:04   1247s] Read in 30872 terminals
[04/27 19:23:04   1247s] Begin power routing ...
[04/27 19:23:04   1247s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 19:23:04   1247s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:23:04   1247s] Type 'man IMPSR-1256' for more detail.
[04/27 19:23:04   1247s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:23:04   1247s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 19:23:04   1247s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:23:04   1247s] Type 'man IMPSR-1256' for more detail.
[04/27 19:23:04   1247s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:23:04   1247s] CPU time for FollowPin 0 seconds
[04/27 19:23:04   1247s] CPU time for FollowPin 0 seconds
[04/27 19:23:04   1247s]   Number of IO ports routed: 0
[04/27 19:23:04   1247s]   Number of Block ports routed: 0
[04/27 19:23:04   1247s]   Number of Stripe ports routed: 0
[04/27 19:23:04   1247s]   Number of Core ports routed: 378
[04/27 19:23:04   1247s]   Number of Pad ports routed: 0
[04/27 19:23:04   1247s]   Number of Power Bump ports routed: 0
[04/27 19:23:04   1247s]   Number of Followpin connections: 189
[04/27 19:23:04   1247s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2373.00 megs.
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s]  Begin updating DB with routing results ...
[04/27 19:23:04   1247s]  Updating DB with 6 via definition ...
[04/27 19:23:04   1247s]  Updating DB with 198 io pins ...
[04/27 19:23:04   1247s] 
sroute post-processing starts at Thu Apr 27 19:23:04 2017
The viaGen is rebuilding shadow vias for net gnd.
[04/27 19:23:04   1247s] sroute post-processing ends at Thu Apr 27 19:23:04 2017

sroute post-processing starts at Thu Apr 27 19:23:04 2017
The viaGen is rebuilding shadow vias for net vdd.
[04/27 19:23:04   1247s] sroute post-processing ends at Thu Apr 27 19:23:04 2017
sroute created 567 wires.
[04/27 19:23:04   1247s] ViaGen created 378 vias and deleted 0 via to avoid violation.
[04/27 19:23:04   1247s] +--------+----------------+----------------+
[04/27 19:23:04   1247s] |  Layer |     Created    |     Deleted    |
[04/27 19:23:04   1247s] +--------+----------------+----------------+
[04/27 19:23:04   1247s] | metal1 |       567      |       NA       |
[04/27 19:23:04   1247s] |   via  |       378      |        0       |
[04/27 19:23:04   1247s] +--------+----------------+----------------+
[04/27 19:23:04   1247s] #- End sroute (date=04/27 19:23:04, total cpu=0:00:00.5, real=0:00:01.0, peak res=1490.7M, current mem=1490.7M)
[04/27 19:23:04   1247s] <CMD> trialRoute
[04/27 19:23:04   1247s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:23:04   1247s] Set wireMPool w/ noThreadCheck
[04/27 19:23:04   1247s] *** Starting trialRoute (mem=1488.4M) ***
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] Using hname+ instead name for net compare
[04/27 19:23:04   1247s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 19:23:04   1247s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 19:23:04   1247s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 19:23:04   1247s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1488.4M)
[04/27 19:23:04   1247s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] Nr of prerouted/Fixed nets = 0
[04/27 19:23:04   1247s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 19:23:04   1247s] routingBox: (0 0) (5798400 5742000)
[04/27 19:23:04   1247s] coreBox:    (50400 51000) (5748000 5691000)
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] Phase 1a route (cpu=0:00:00.1 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1247s] Est net length = 2.937e+06um = 1.439e+06H + 1.498e+06V
[04/27 19:23:04   1247s] Usage: (15.3%H 21.2%V) = (1.677e+06um 2.772e+06um) = (139308 92406)
[04/27 19:23:04   1247s] Obstruct: 501 = 0 (0.0%H) + 501 (0.5%V)
[04/27 19:23:04   1247s] Overflow: 1625 = 0 (0.00% H) + 1625 (1.79% V)
[04/27 19:23:04   1247s] Number obstruct path=1 reroute=0
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1247s] Usage: (15.2%H 21.2%V) = (1.671e+06um 2.771e+06um) = (138870 92389)
[04/27 19:23:04   1247s] Overflow: 1604 = 0 (0.00% H) + 1604 (1.76% V)
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1247s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1247s] Usage: (15.2%H 21.2%V) = (1.667e+06um 2.774e+06um) = (138529 92487)
[04/27 19:23:04   1247s] Overflow: 1515 = 0 (0.00% H) + 1515 (1.67% V)
[04/27 19:23:04   1247s] 
[04/27 19:23:04   1248s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1248s] Usage: (15.2%H 21.2%V) = (1.669e+06um 2.781e+06um) = (138731 92696)
[04/27 19:23:04   1248s] Overflow: 1158 = 0 (0.00% H) + 1158 (1.27% V)
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Phase 1a-1d Overflow: 0.00% H + 1.27% V (0:00:00.3 1491.2M)

[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1248s] Usage: (15.3%H 21.3%V) = (1.674e+06um 2.789e+06um) = (139149 92992)
[04/27 19:23:04   1248s] Overflow: 883 = 0 (0.00% H) + 883 (0.97% V)
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.1 mem=1491.2M):
[04/27 19:23:04   1248s] Usage: (15.4%H 21.4%V) = (1.684e+06um 2.800e+06um) = (139911 93353)
[04/27 19:23:04   1248s] Overflow: 445 = 0 (0.00% H) + 445 (0.49% V)
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Congestion distribution:
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Remain	cntH		cntV
[04/27 19:23:04   1248s] --------------------------------------
[04/27 19:23:04   1248s]  -2:	0	 0.00%	1	 0.00%
[04/27 19:23:04   1248s]  -1:	0	 0.00%	444	 0.49%
[04/27 19:23:04   1248s] --------------------------------------
[04/27 19:23:04   1248s]   0:	0	 0.00%	5323	 5.86%
[04/27 19:23:04   1248s]   1:	0	 0.00%	4762	 5.24%
[04/27 19:23:04   1248s]   2:	29	 0.03%	8581	 9.44%
[04/27 19:23:04   1248s]   3:	249	 0.27%	12459	13.71%
[04/27 19:23:04   1248s]   4:	1342	 1.47%	14369	15.81%
[04/27 19:23:04   1248s]   5:	89772	98.23%	44952	49.46%
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Phase 1e-1f Overflow: 0.00% H + 0.49% V (0:00:00.1 1491.2M)

[04/27 19:23:04   1248s] Global route (cpu=0.4s real=0.4s 1491.2M)
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] *** After '-updateRemainTrks' operation: 
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Usage: (15.4%H 21.4%V) = (1.684e+06um 2.800e+06um) = (139911 93353)
[04/27 19:23:04   1248s] Overflow: 445 = 0 (0.00% H) + 445 (0.49% V)
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Phase 1l Overflow: 0.00% H + 0.49% V (0:00:00.0 1491.2M)

[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Congestion distribution:
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Remain	cntH		cntV
[04/27 19:23:04   1248s] --------------------------------------
[04/27 19:23:04   1248s]  -2:	0	 0.00%	1	 0.00%
[04/27 19:23:04   1248s]  -1:	0	 0.00%	444	 0.49%
[04/27 19:23:04   1248s] --------------------------------------
[04/27 19:23:04   1248s]   0:	0	 0.00%	5323	 5.86%
[04/27 19:23:04   1248s]   1:	0	 0.00%	4762	 5.24%
[04/27 19:23:04   1248s]   2:	29	 0.03%	8581	 9.44%
[04/27 19:23:04   1248s]   3:	249	 0.27%	12459	13.71%
[04/27 19:23:04   1248s]   4:	1342	 1.47%	14369	15.81%
[04/27 19:23:04   1248s]   5:	89772	98.23%	44952	49.46%
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Starting trMTInitAdjWires in ST mode ...
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] *** Completed Phase 1 route (cpu=0:00:00.6 real=0:00:00.6 1491.2M) ***
[04/27 19:23:04   1248s] 
[04/27 19:23:04   1248s] Using trMTFlushLazyWireDel= 1
[04/27 19:23:04   1248s] Not using mpools for CRoute
[04/27 19:23:05   1248s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 19:23:05   1248s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=1491.2M)
[04/27 19:23:05   1248s] Not using mpools for CRoute
[04/27 19:23:05   1248s] Remain wire count= 68 (w/term= 68)
[04/27 19:23:05   1248s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=1491.2M)
[04/27 19:23:05   1248s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 19:23:05   1248s] Cleanup real= 0:00:00.1
[04/27 19:23:05   1248s] Phase 2 total (cpu=0:00:00.5 real=0:00:00.5 mem=1491.2M)
[04/27 19:23:05   1248s] 
[04/27 19:23:05   1248s] Total length: 2.998e+06um, number of vias: 96050
[04/27 19:23:05   1248s] M1(H) length: 0.000e+00um, number of vias: 48419
[04/27 19:23:05   1248s] M2(V) length: 1.569e+06um, number of vias: 47631
[04/27 19:23:05   1248s] M3(H) length: 1.428e+06um
[04/27 19:23:05   1248s] *** Completed Phase 2 route (cpu=0:00:00.5 real=0:00:00.5 1491.2M) ***
[04/27 19:23:05   1248s] 
[04/27 19:23:05   1248s] Skipping QALenRecalc
[04/27 19:23:05   1248s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 19:23:05   1248s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 19:23:05   1248s] *** Finished all Phases (cpu=0:00:01.1 mem=1491.2M) ***
[04/27 19:23:05   1248s] trMTFlushLazyWireDel was already disabled
[04/27 19:23:05   1248s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 19:23:05   1248s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 19:23:05   1248s] Starting trMTRemoveAntenna in ST mode ...
[04/27 19:23:05   1248s] Peak Memory Usage was 1491.2M 
[04/27 19:23:05   1248s] TrialRoute+GlbRouteEst total runtime= +0:00:01.2 = 0:00:07.2
[04/27 19:23:05   1248s]   TrialRoute full (called 5x) runtime= 0:00:06.0
[04/27 19:23:05   1248s]   GlbRouteEst (called 10x) runtime= 0:00:01.3
[04/27 19:23:05   1248s] *** Finished trialRoute (cpu=0:00:01.2 mem=1491.2M) ***
[04/27 19:23:05   1248s] 
[04/27 19:23:05   1248s] Set wireMPool w/ threadCheck
[04/27 19:23:05   1248s] <CMD> timeDesign -preCTS
[04/27 19:23:05   1249s] Start to check current routing status for nets...
[04/27 19:23:05   1249s] Using hname+ instead name for net compare
[04/27 19:23:05   1249s] All nets are already routed correctly.
[04/27 19:23:05   1249s] End to check current routing status for nets (mem=1489.2M)
[04/27 19:23:05   1249s] Extraction called for design 'Top_Level' of instances=15337 and nets=16429 using extraction engine 'preRoute' .
[04/27 19:23:05   1249s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:23:05   1249s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:23:05   1249s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:23:05   1249s] RC Extraction called in multi-corner(1) mode.
[04/27 19:23:05   1249s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:23:05   1249s]       RC Corner Indexes            0   
[04/27 19:23:05   1249s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:23:05   1249s] Resistance Scaling Factor    : 1.00000 
[04/27 19:23:05   1249s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:23:05   1249s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:23:05   1249s] Shrink Factor                : 1.00000
[04/27 19:23:05   1249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:23:05   1249s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:23:05   1249s] Using capacitance table file ...
[04/27 19:23:05   1249s] Updating RC grid for preRoute extraction ...
[04/27 19:23:05   1249s] Initializing multi-corner capacitance tables ... 
[04/27 19:23:05   1249s] Initializing multi-corner resistance tables ...
[04/27 19:23:06   1249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1489.160M)
[04/27 19:23:06   1249s] Effort level <high> specified for reg2reg path_group
[04/27 19:23:06   1249s] #################################################################################
[04/27 19:23:06   1249s] # Design Stage: PreRoute
[04/27 19:23:06   1249s] # Design Name: Top_Level
[04/27 19:23:06   1249s] # Design Mode: 90nm
[04/27 19:23:06   1249s] # Analysis Mode: MMMC OCV 
[04/27 19:23:06   1249s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:06   1249s] # Signoff Settings: SI On 
[04/27 19:23:06   1249s] #################################################################################
[04/27 19:23:06   1249s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:06   1249s] Calculate early delays in OCV mode...
[04/27 19:23:06   1249s] Calculate late delays in OCV mode...
[04/27 19:23:06   1249s] Topological Sorting (CPU = 0:00:00.0, MEM = 1494.5M, InitMEM = 1492.2M)
[04/27 19:23:10   1254s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:10   1254s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 386. 
[04/27 19:23:10   1254s] Total number of fetched objects 15641
[04/27 19:23:11   1254s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/27 19:23:11   1254s] End delay calculation. (MEM=1546.14 CPU=0:00:04.6 REAL=0:00:05.0)
[04/27 19:23:11   1254s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1546.1M) ***
[04/27 19:23:11   1254s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:20:55 mem=1546.1M)
[04/27 19:23:12   1255s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.259  | -0.259  |  0.303  |
|           TNS (ns):| -12.847 | -12.847 |  0.000  |
|    Violating Paths:|   121   |   121   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.567%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 19:23:12   1255s] Total CPU time: 6.91 sec
[04/27 19:23:12   1255s] Total Real time: 7.0 sec
[04/27 19:23:12   1255s] Total Memory Usage: 1483.558594 Mbytes
[04/27 19:23:12   1255s] <CMD> setOptMode -yieldEffort none
[04/27 19:23:12   1255s] <CMD> setOptMode -highEffort
[04/27 19:23:12   1255s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 19:23:12   1255s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:23:12   1255s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:23:12   1255s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:23:12   1255s] <CMD> setOptMode -noSimplifyNetlist
[04/27 19:23:12   1255s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 19:23:12   1255s] <CMD> optDesign -preCTS -drv
[04/27 19:23:12   1255s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:23:12   1255s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 19:23:12   1255s] #spOpts: mergeVia=F 
[04/27 19:23:12   1255s] Core basic site is core
[04/27 19:23:12   1255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:12   1255s] #spOpts: mergeVia=F 
[04/27 19:23:12   1255s] GigaOpt running with 1 threads.
[04/27 19:23:12   1255s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:23:12   1255s] #spOpts: mergeVia=F 
[04/27 19:23:12   1255s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:23:12   1255s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:23:12   1255s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:23:12   1255s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:23:12   1255s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:23:12   1255s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:23:12   1255s] 	...
[04/27 19:23:12   1255s] 	Reporting only the 20 first cells found...
[04/27 19:23:12   1255s] 
[04/27 19:23:12   1255s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1499.2M, totSessionCpu=0:20:56 **
[04/27 19:23:12   1255s] *** optDesign -preCTS ***
[04/27 19:23:12   1255s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 19:23:12   1255s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 19:23:12   1255s] Hold Target Slack: user slack 0
[04/27 19:23:12   1256s] Multi-VT timing optimization disabled based on library information.
[04/27 19:23:12   1256s] Summary for sequential cells idenfication: 
[04/27 19:23:12   1256s] Identified SBFF number: 3
[04/27 19:23:12   1256s] Identified MBFF number: 0
[04/27 19:23:12   1256s] Not identified SBFF number: 0
[04/27 19:23:12   1256s] Not identified MBFF number: 0
[04/27 19:23:12   1256s] Number of sequential cells which are not FFs: 1
[04/27 19:23:12   1256s] 
[04/27 19:23:12   1256s] Start to check current routing status for nets...
[04/27 19:23:12   1256s] Using hname+ instead name for net compare
[04/27 19:23:12   1256s] All nets are already routed correctly.
[04/27 19:23:12   1256s] End to check current routing status for nets (mem=1499.2M)
[04/27 19:23:13   1256s] #################################################################################
[04/27 19:23:13   1256s] # Design Stage: PreRoute
[04/27 19:23:13   1256s] # Design Name: Top_Level
[04/27 19:23:13   1256s] # Design Mode: 90nm
[04/27 19:23:13   1256s] # Analysis Mode: MMMC OCV 
[04/27 19:23:13   1256s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:13   1256s] # Signoff Settings: SI Off 
[04/27 19:23:13   1256s] #################################################################################
[04/27 19:23:13   1256s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:13   1256s] Calculate early delays in OCV mode...
[04/27 19:23:13   1256s] Calculate late delays in OCV mode...
[04/27 19:23:13   1256s] Topological Sorting (CPU = 0:00:00.0, MEM = 1499.5M, InitMEM = 1497.2M)
[04/27 19:23:18   1261s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:18   1261s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 386. 
[04/27 19:23:18   1261s] Total number of fetched objects 15641
[04/27 19:23:18   1261s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:23:18   1261s] End delay calculation. (MEM=1545.15 CPU=0:00:04.8 REAL=0:00:05.0)
[04/27 19:23:18   1261s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1545.2M) ***
[04/27 19:23:18   1261s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:21:02 mem=1545.2M)
[04/27 19:23:18   1262s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.259  |
|           TNS (ns):| -12.847 |
|    Violating Paths:|   121   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.567%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1481.6M, totSessionCpu=0:21:02 **
[04/27 19:23:18   1262s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:23:18   1262s] ### Creating PhyDesignMc. totSessionCpu=0:21:02 mem=1481.6M
[04/27 19:23:18   1262s] #spOpts: mergeVia=F 
[04/27 19:23:18   1262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:02 mem=1481.6M
[04/27 19:23:18   1262s] *** Starting optimizing excluded clock nets MEM= 1511.6M) ***
[04/27 19:23:18   1262s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1511.6M) ***
[04/27 19:23:18   1262s] Begin: GigaOpt high fanout net optimization
[04/27 19:23:19   1262s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:23:19   1262s] Summary for sequential cells idenfication: 
[04/27 19:23:19   1262s] Identified SBFF number: 3
[04/27 19:23:19   1262s] Identified MBFF number: 0
[04/27 19:23:19   1262s] Not identified SBFF number: 0
[04/27 19:23:19   1262s] Not identified MBFF number: 0
[04/27 19:23:19   1262s] Number of sequential cells which are not FFs: 1
[04/27 19:23:19   1262s] 
[04/27 19:23:19   1262s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:23:19   1262s] ### Creating PhyDesignMc. totSessionCpu=0:21:02 mem=1521.6M
[04/27 19:23:19   1262s] #spOpts: mergeVia=F 
[04/27 19:23:19   1262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:02 mem=1521.6M
[04/27 19:23:19   1262s] ### Creating LA Mngr. totSessionCpu=0:21:02 mem=1521.6M
[04/27 19:23:19   1262s] ### Creating LA Mngr, finished. totSessionCpu=0:21:02 mem=1527.6M
[04/27 19:23:19   1262s] ### Creating LA Mngr. totSessionCpu=0:21:03 mem=1571.3M
[04/27 19:23:19   1262s] ### Creating LA Mngr, finished. totSessionCpu=0:21:03 mem=1571.3M
[04/27 19:23:19   1262s] +----------+---------+--------+--------+------------+--------+
[04/27 19:23:19   1262s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/27 19:23:19   1262s] +----------+---------+--------+--------+------------+--------+
[04/27 19:23:19   1262s] |    21.57%|        -|  -0.259| -12.847|   0:00:00.0| 1685.8M|
[04/27 19:23:19   1262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:19   1262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:19   1262s] |    21.57%|        -|  -0.259| -12.847|   0:00:00.0| 1685.8M|
[04/27 19:23:19   1262s] +----------+---------+--------+--------+------------+--------+
[04/27 19:23:19   1262s] 
[04/27 19:23:19   1262s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1685.8M) ***
[04/27 19:23:19   1263s] End: GigaOpt high fanout net optimization
[04/27 19:23:19   1263s] Begin: GigaOpt DRV Optimization
[04/27 19:23:19   1263s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[04/27 19:23:19   1263s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:23:19   1263s] PhyDesignGrid: maxLocalDensity 3.00
[04/27 19:23:19   1263s] ### Creating PhyDesignMc. totSessionCpu=0:21:03 mem=1660.7M
[04/27 19:23:19   1263s] #spOpts: mergeVia=F 
[04/27 19:23:19   1263s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:03 mem=1660.7M
[04/27 19:23:19   1263s] ### Creating LA Mngr. totSessionCpu=0:21:03 mem=1660.7M
[04/27 19:23:19   1263s] ### Creating LA Mngr, finished. totSessionCpu=0:21:03 mem=1660.7M
[04/27 19:23:19   1263s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:19   1263s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:23:19   1263s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:19   1263s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:23:19   1263s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:20   1263s] Info: violation cost 0.783660 (cap = 0.783660, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:20   1263s] |     0   |     0   |    15   |     15  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|          0|  21.57  |            |           |
[04/27 19:23:20   1263s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:20   1263s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.26 |         13|          0|          2|  21.58  |   0:00:00.0|    1695.1M|
[04/27 19:23:20   1263s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:20   1263s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|          0|  21.58  |   0:00:00.0|    1695.1M|
[04/27 19:23:20   1263s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:20   1263s] 
[04/27 19:23:20   1263s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1695.1M) ***
[04/27 19:23:20   1263s] 
[04/27 19:23:20   1263s] *** Starting refinePlace (0:21:04 mem=1695.1M) ***
[04/27 19:23:20   1263s] Total net bbox length = 2.549e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:23:20   1263s] Starting refinePlace ...
[04/27 19:23:20   1263s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:20   1263s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:23:20   1263s] Density distribution unevenness ratio = 37.516%
[04/27 19:23:20   1263s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:23:20   1263s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1695.1MB) @(0:21:04 - 0:21:04).
[04/27 19:23:20   1263s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:20   1263s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:23:20   1263s] Move report: legalization moves 14 insts, mean move: 8.74 um, max move: 28.80 um
[04/27 19:23:20   1263s] 	Max move on inst (B1_DUT/FE_OFC3115_m1_5): (1440.00, 1911.00) --> (1411.20, 1911.00)
[04/27 19:23:20   1263s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1695.1MB) @(0:21:04 - 0:21:04).
[04/27 19:23:20   1263s] Move report: Detail placement moves 14 insts, mean move: 8.74 um, max move: 28.80 um
[04/27 19:23:20   1263s] 	Max move on inst (B1_DUT/FE_OFC3115_m1_5): (1440.00, 1911.00) --> (1411.20, 1911.00)
[04/27 19:23:20   1263s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1695.1MB
[04/27 19:23:20   1263s] Statistics of distance of Instance movement in refine placement:
[04/27 19:23:20   1263s]   maximum (X+Y) =        28.80 um
[04/27 19:23:20   1263s]   inst (B1_DUT/FE_OFC3115_m1_5) with max move: (1440, 1911) -> (1411.2, 1911)
[04/27 19:23:20   1263s]   mean    (X+Y) =         8.74 um
[04/27 19:23:20   1263s] Summary Report:
[04/27 19:23:20   1263s] Instances move: 14 (out of 15350 movable)
[04/27 19:23:20   1263s] Instances flipped: 0
[04/27 19:23:20   1263s] Mean displacement: 8.74 um
[04/27 19:23:20   1263s] Max displacement: 28.80 um (Instance: B1_DUT/FE_OFC3115_m1_5) (1440, 1911) -> (1411.2, 1911)
[04/27 19:23:20   1263s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[04/27 19:23:20   1263s] Total instances moved : 14
[04/27 19:23:20   1263s] Total net bbox length = 2.549e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:23:20   1263s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1695.1MB
[04/27 19:23:20   1263s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1695.1MB) @(0:21:04 - 0:21:04).
[04/27 19:23:20   1263s] *** Finished refinePlace (0:21:04 mem=1695.1M) ***
[04/27 19:23:20   1264s] *** maximum move = 28.80 um ***
[04/27 19:23:20   1264s] *** Finished re-routing un-routed nets (1695.1M) ***
[04/27 19:23:20   1264s] 
[04/27 19:23:20   1264s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1695.1M) ***
[04/27 19:23:20   1264s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=$0.98
[04/27 19:23:20   1264s] End: GigaOpt DRV Optimization
[04/27 19:23:20   1264s] GigaOpt: Cleaning up trial route
[04/27 19:23:20   1264s] ### Creating LA Mngr. totSessionCpu=0:21:04 mem=1660.7M
[04/27 19:23:20   1264s] ### Creating LA Mngr, finished. totSessionCpu=0:21:04 mem=1660.7M
[04/27 19:23:20   1264s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[04/27 19:23:20   1264s] [PSP] Started earlyGlobalRoute kernel
[04/27 19:23:20   1264s] [PSP] Initial Peak syMemory usage = 1660.7 MB
[04/27 19:23:20   1264s] (I)       Reading DB...
[04/27 19:23:20   1264s] (I)       congestionReportName   : 
[04/27 19:23:20   1264s] (I)       layerRangeFor2DCongestion : 
[04/27 19:23:20   1264s] (I)       buildTerm2TermWires    : 1
[04/27 19:23:20   1264s] (I)       doTrackAssignment      : 1
[04/27 19:23:20   1264s] (I)       dumpBookshelfFiles     : 0
[04/27 19:23:20   1264s] (I)       numThreads             : 1
[04/27 19:23:20   1264s] [NR-eGR] honorMsvRouteConstraint: false
[04/27 19:23:20   1264s] (I)       honorPin               : false
[04/27 19:23:20   1264s] (I)       honorPinGuide          : true
[04/27 19:23:20   1264s] (I)       honorPartition         : false
[04/27 19:23:20   1264s] (I)       allowPartitionCrossover: false
[04/27 19:23:20   1264s] (I)       honorSingleEntry       : true
[04/27 19:23:20   1264s] (I)       honorSingleEntryStrong : true
[04/27 19:23:20   1264s] (I)       handleViaSpacingRule   : false
[04/27 19:23:20   1264s] (I)       handleEolSpacingRule   : false
[04/27 19:23:20   1264s] (I)       PDConstraint           : none
[04/27 19:23:20   1264s] (I)       expBetterNDRHandling   : false
[04/27 19:23:20   1264s] [NR-eGR] honorClockSpecNDR      : 0
[04/27 19:23:20   1264s] (I)       routingEffortLevel     : 3
[04/27 19:23:20   1264s] (I)       effortLevel            : standard
[04/27 19:23:20   1264s] [NR-eGR] minRouteLayer          : 2
[04/27 19:23:20   1264s] [NR-eGR] maxRouteLayer          : 2147483647
[04/27 19:23:20   1264s] (I)       numRowsPerGCell        : 1
[04/27 19:23:20   1264s] (I)       speedUpLargeDesign     : 0
[04/27 19:23:20   1264s] (I)       speedUpBlkViolationClean: 1
[04/27 19:23:20   1264s] (I)       multiThreadingTA       : 1
[04/27 19:23:20   1264s] (I)       blockedPinEscape       : 1
[04/27 19:23:20   1264s] (I)       blkAwareLayerSwitching : 1
[04/27 19:23:20   1264s] (I)       betterClockWireModeling: 1
[04/27 19:23:20   1264s] (I)       congestionCleanMode    : 0
[04/27 19:23:20   1264s] (I)       optimizationMode       : false
[04/27 19:23:20   1264s] (I)       routeSecondPG          : false
[04/27 19:23:20   1264s] (I)       punchThroughDistance   : 500.00
[04/27 19:23:20   1264s] (I)       scenicBound            : 1.15
[04/27 19:23:20   1264s] (I)       maxScenicToAvoidBlk    : 100.00
[04/27 19:23:20   1264s] (I)       source-to-sink ratio   : 0.00
[04/27 19:23:20   1264s] (I)       targetCongestionRatioH : 1.00
[04/27 19:23:20   1264s] (I)       targetCongestionRatioV : 1.00
[04/27 19:23:20   1264s] (I)       layerCongestionRatio   : 0.70
[04/27 19:23:20   1264s] (I)       m1CongestionRatio      : 0.10
[04/27 19:23:20   1264s] (I)       m2m3CongestionRatio    : 0.70
[04/27 19:23:20   1264s] (I)       localRouteEffort       : 1.00
[04/27 19:23:20   1264s] (I)       numSitesBlockedByOneVia: 8.00
[04/27 19:23:20   1264s] (I)       supplyScaleFactorH     : 1.00
[04/27 19:23:20   1264s] (I)       supplyScaleFactorV     : 1.00
[04/27 19:23:20   1264s] (I)       highlight3DOverflowFactor: 0.00
[04/27 19:23:20   1264s] (I)       doubleCutViaModelingRatio: 0.00
[04/27 19:23:20   1264s] (I)       blockTrack             : 
[04/27 19:23:20   1264s] (I)       routeVias              : 
[04/27 19:23:20   1264s] (I)       readTROption           : true
[04/27 19:23:20   1264s] (I)       extraSpacingFactor     : 1.00
[04/27 19:23:20   1264s] [NR-eGR] numTracksPerClockWire  : 0
[04/27 19:23:20   1264s] (I)       routeSelectedNetsOnly  : false
[04/27 19:23:20   1264s] (I)       before initializing RouteDB syMemory usage = 1660.7 MB
[04/27 19:23:20   1264s] (I)       starting read tracks
[04/27 19:23:20   1264s] (I)       build grid graph
[04/27 19:23:20   1264s] (I)       build grid graph start
[04/27 19:23:20   1264s] [NR-eGR] Layer1 has no routable track
[04/27 19:23:20   1264s] [NR-eGR] Layer2 has single uniform track structure
[04/27 19:23:20   1264s] [NR-eGR] Layer3 has single uniform track structure
[04/27 19:23:20   1264s] (I)       build grid graph end
[04/27 19:23:20   1264s] (I)       numViaLayers=2
[04/27 19:23:20   1264s] (I)       Reading via M2_M1 for layer: 0 
[04/27 19:23:20   1264s] (I)       Reading via M3_M2 for layer: 1 
[04/27 19:23:20   1264s] (I)       end build via table
[04/27 19:23:21   1264s] [NR-eGR] numRoutingBlks=0 numInstBlks=3354 numPGBlocks=390 numBumpBlks=0 numBoundaryFakeBlks=0
[04/27 19:23:21   1264s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/27 19:23:21   1264s] (I)       readDataFromPlaceDB
[04/27 19:23:21   1264s] (I)       Read net information..
[04/27 19:23:21   1264s] [NR-eGR] Read numTotalNets=15654  numIgnoredNets=0
[04/27 19:23:21   1264s] (I)       Read testcase time = 0.000 seconds
[04/27 19:23:21   1264s] 
[04/27 19:23:21   1264s] (I)       build grid graph start
[04/27 19:23:21   1264s] (I)       build grid graph end
[04/27 19:23:21   1264s] (I)       Model blockage into capacity
[04/27 19:23:21   1264s] (I)       Read numBlocks=31642  numPreroutedWires=0  numCapScreens=0
[04/27 19:23:21   1264s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/27 19:23:21   1264s] (I)       blocked area on Layer2 : 6228922680000  (18.71%)
[04/27 19:23:21   1264s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/27 19:23:21   1264s] (I)       Modeling time = 0.020 seconds
[04/27 19:23:21   1264s] 
[04/27 19:23:21   1264s] (I)       totalPins=48605  totalGlobalPin=47035 (96.77%)
[04/27 19:23:21   1264s] (I)       Number of ignored nets = 0
[04/27 19:23:21   1264s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of clock nets = 1.  Ignored: No
[04/27 19:23:21   1264s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of special nets = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/27 19:23:21   1264s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/27 19:23:21   1264s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/27 19:23:21   1264s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/27 19:23:21   1264s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1660.7 MB
[04/27 19:23:21   1264s] (I)       Layer1  viaCost=200.00
[04/27 19:23:21   1264s] (I)       Layer2  viaCost=100.00
[04/27 19:23:21   1264s] (I)       ---------------------Grid Graph Info--------------------
[04/27 19:23:21   1264s] (I)       routing area        :  (0, 0) - (5798400, 5742000)
[04/27 19:23:21   1264s] (I)       core area           :  (50400, 51000) - (5748000, 5691000)
[04/27 19:23:21   1264s] (I)       Site Width          :  2400  (dbu)
[04/27 19:23:21   1264s] (I)       Row Height          : 30000  (dbu)
[04/27 19:23:21   1264s] (I)       GCell Width         : 30000  (dbu)
[04/27 19:23:21   1264s] (I)       GCell Height        : 30000  (dbu)
[04/27 19:23:21   1264s] (I)       grid                :   193   191     3
[04/27 19:23:21   1264s] (I)       vertical capacity   :     0 30000     0
[04/27 19:23:21   1264s] (I)       horizontal capacity :     0     0 30000
[04/27 19:23:21   1264s] (I)       Default wire width  :   900   900  1500
[04/27 19:23:21   1264s] (I)       Default wire space  :   900   900   900
[04/27 19:23:21   1264s] (I)       Default pitch size  :  1800  2400  3000
[04/27 19:23:21   1264s] (I)       First Track Coord   :     0  1200  1500
[04/27 19:23:21   1264s] (I)       Num tracks per GCell:  0.00 12.50 10.00
[04/27 19:23:21   1264s] (I)       Total num of tracks :     0  2416  1914
[04/27 19:23:21   1264s] (I)       Num of masks        :     1     1     1
[04/27 19:23:21   1264s] (I)       Num of trim masks   :     0     0     0
[04/27 19:23:21   1264s] (I)       --------------------------------------------------------
[04/27 19:23:21   1264s] 
[04/27 19:23:21   1264s] [NR-eGR] ============ Routing rule table ============
[04/27 19:23:21   1264s] [NR-eGR] Rule id 0. Nets 15654 
[04/27 19:23:21   1264s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/27 19:23:21   1264s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[04/27 19:23:21   1264s] [NR-eGR] ========================================
[04/27 19:23:21   1264s] [NR-eGR] 
[04/27 19:23:21   1264s] (I)       After initializing earlyGlobalRoute syMemory usage = 1660.7 MB
[04/27 19:23:21   1264s] (I)       Loading and dumping file time : 0.13 seconds
[04/27 19:23:21   1264s] (I)       ============= Initialization =============
[04/27 19:23:21   1264s] (I)       total 2D Cap : 782633 = (369402 H, 413231 V)
[04/27 19:23:21   1264s] [NR-eGR] Layer group 1: route 15654 net(s) in layer range [2, 3]
[04/27 19:23:21   1264s] (I)       ============  Phase 1a Route ============
[04/27 19:23:21   1264s] (I)       Phase 1a runs 0.03 seconds
[04/27 19:23:21   1264s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=1
[04/27 19:23:21   1264s] (I)       Usage: 97780 = (47585 H, 50195 V) = (12.88% H, 12.15% V) = (1.428e+06um H, 1.506e+06um V)
[04/27 19:23:21   1264s] (I)       
[04/27 19:23:21   1264s] (I)       ============  Phase 1b Route ============
[04/27 19:23:21   1264s] (I)       Phase 1b runs 0.01 seconds
[04/27 19:23:21   1264s] (I)       Usage: 97800 = (47603 H, 50197 V) = (12.89% H, 12.15% V) = (1.428e+06um H, 1.506e+06um V)
[04/27 19:23:21   1264s] (I)       
[04/27 19:23:21   1264s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.934000e+06um
[04/27 19:23:21   1264s] (I)       ============  Phase 1c Route ============
[04/27 19:23:21   1264s] (I)       Level2 Grid: 39 x 39
[04/27 19:23:21   1264s] (I)       Phase 1c runs 0.00 seconds
[04/27 19:23:21   1264s] (I)       Usage: 97800 = (47603 H, 50197 V) = (12.89% H, 12.15% V) = (1.428e+06um H, 1.506e+06um V)
[04/27 19:23:21   1264s] (I)       
[04/27 19:23:21   1264s] (I)       ============  Phase 1d Route ============
[04/27 19:23:21   1264s] (I)       Phase 1d runs 0.01 seconds
[04/27 19:23:21   1264s] (I)       Usage: 97801 = (47604 H, 50197 V) = (12.89% H, 12.15% V) = (1.428e+06um H, 1.506e+06um V)
[04/27 19:23:21   1264s] (I)       
[04/27 19:23:21   1264s] (I)       ============  Phase 1e Route ============
[04/27 19:23:21   1264s] (I)       Phase 1e runs 0.00 seconds
[04/27 19:23:21   1264s] (I)       Usage: 97801 = (47604 H, 50197 V) = (12.89% H, 12.15% V) = (1.428e+06um H, 1.506e+06um V)
[04/27 19:23:21   1264s] (I)       
[04/27 19:23:21   1264s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.934030e+06um
[04/27 19:23:21   1264s] [NR-eGR] 
[04/27 19:23:21   1264s] (I)       ============  Phase 1l Route ============
[04/27 19:23:21   1264s] (I)       Phase 1l runs 0.02 seconds
[04/27 19:23:21   1264s] (I)       Total Global Routing Runtime: 0.14 seconds
[04/27 19:23:21   1264s] (I)       total 2D Cap : 787258 = (369402 H, 417856 V)
[04/27 19:23:21   1264s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.17% V
[04/27 19:23:21   1264s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.20% V
[04/27 19:23:21   1264s] (I)       ============= track Assignment ============
[04/27 19:23:21   1264s] (I)       extract Global 3D Wires
[04/27 19:23:21   1264s] (I)       Extract Global WL : time=0.01
[04/27 19:23:21   1264s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[04/27 19:23:21   1264s] (I)       Initialization real time=0.00 seconds
[04/27 19:23:21   1264s] (I)       Kernel real time=0.23 seconds
[04/27 19:23:21   1264s] (I)       End Greedy Track Assignment
[04/27 19:23:21   1264s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 48445
[04/27 19:23:21   1264s] [NR-eGR] Layer2(metal2)(V) length: 1.582434e+06um, number of vias: 75118
[04/27 19:23:21   1264s] [NR-eGR] Layer3(metal3)(H) length: 1.504574e+06um, number of vias: 0
[04/27 19:23:21   1264s] [NR-eGR] Total length: 3.087008e+06um, number of vias: 123563
[04/27 19:23:21   1265s] [NR-eGR] End Peak syMemory usage = 1514.0 MB
[04/27 19:23:21   1265s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.80 seconds
[04/27 19:23:21   1265s] GigaOpt: Cleaning up extraction
[04/27 19:23:21   1265s] Extraction called for design 'Top_Level' of instances=15350 and nets=16442 using extraction engine 'preRoute' .
[04/27 19:23:21   1265s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:23:21   1265s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:23:21   1265s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:23:21   1265s] RC Extraction called in multi-corner(1) mode.
[04/27 19:23:21   1265s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:23:21   1265s]       RC Corner Indexes            0   
[04/27 19:23:21   1265s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:23:21   1265s] Resistance Scaling Factor    : 1.00000 
[04/27 19:23:21   1265s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:23:21   1265s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:23:21   1265s] Shrink Factor                : 1.00000
[04/27 19:23:21   1265s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:23:21   1265s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:23:21   1265s] Using capacitance table file ...
[04/27 19:23:21   1265s] Updating RC grid for preRoute extraction ...
[04/27 19:23:21   1265s] Initializing multi-corner capacitance tables ... 
[04/27 19:23:21   1265s] Initializing multi-corner resistance tables ...
[04/27 19:23:21   1265s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1511.527M)
[04/27 19:23:21   1265s] GigaOpt: Cleaning up delay & timing
[04/27 19:23:21   1265s] #################################################################################
[04/27 19:23:21   1265s] # Design Stage: PreRoute
[04/27 19:23:21   1265s] # Design Name: Top_Level
[04/27 19:23:21   1265s] # Design Mode: 90nm
[04/27 19:23:21   1265s] # Analysis Mode: MMMC OCV 
[04/27 19:23:21   1265s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:21   1265s] # Signoff Settings: SI Off 
[04/27 19:23:21   1265s] #################################################################################
[04/27 19:23:22   1265s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:22   1265s] Calculate early delays in OCV mode...
[04/27 19:23:22   1265s] Calculate late delays in OCV mode...
[04/27 19:23:22   1265s] Topological Sorting (CPU = 0:00:00.0, MEM = 1513.9M, InitMEM = 1511.5M)
[04/27 19:23:32   1276s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:32   1276s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 387. 
[04/27 19:23:32   1276s] Total number of fetched objects 15654
[04/27 19:23:33   1276s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/27 19:23:33   1276s] End delay calculation. (MEM=1565.51 CPU=0:00:10.6 REAL=0:00:11.0)
[04/27 19:23:33   1276s] *** CDM Built up (cpu=0:00:11.3  real=0:00:12.0  mem= 1565.5M) ***
[04/27 19:23:33   1276s] Begin: GigaOpt DRV Optimization (small scale fixing)
[04/27 19:23:33   1276s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:23:33   1276s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:23:33   1276s] ### Creating PhyDesignMc. totSessionCpu=0:21:17 mem=1565.5M
[04/27 19:23:33   1276s] Core basic site is core
[04/27 19:23:33   1276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:33   1277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:17 mem=1565.5M
[04/27 19:23:33   1277s] ### Creating LA Mngr. totSessionCpu=0:21:17 mem=1565.5M
[04/27 19:23:33   1277s] ### Creating LA Mngr, finished. totSessionCpu=0:21:17 mem=1565.5M
[04/27 19:23:34   1277s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:34   1277s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/27 19:23:34   1277s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:34   1277s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/27 19:23:34   1277s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:34   1277s] Info: violation cost 0.012174 (cap = 0.012174, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:34   1277s] |     0   |     0   |     4   |      4  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  21.58  |            |           |
[04/27 19:23:34   1278s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:34   1278s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.30 |          4|          0|          3|  21.58  |   0:00:00.0|    1657.1M|
[04/27 19:23:34   1278s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/27 19:23:34   1278s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  21.58  |   0:00:00.0|    1657.1M|
[04/27 19:23:34   1278s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/27 19:23:34   1278s] 
[04/27 19:23:34   1278s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1657.1M) ***
[04/27 19:23:34   1278s] 
[04/27 19:23:34   1278s] *** Starting refinePlace (0:21:18 mem=1687.1M) ***
[04/27 19:23:34   1278s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:23:34   1278s] Starting refinePlace ...
[04/27 19:23:34   1278s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:34   1278s] default core: bins with density >  0.75 =    0 % ( 0 / 361 )
[04/27 19:23:34   1278s] Density distribution unevenness ratio = 37.517%
[04/27 19:23:34   1278s]   Spread Effort: high, pre-route mode, useDDP on.
[04/27 19:23:34   1278s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1687.1MB) @(0:21:18 - 0:21:18).
[04/27 19:23:34   1278s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/27 19:23:34   1278s] wireLenOptFixPriorityInst 0 inst fixed
[04/27 19:23:34   1278s] Move report: legalization moves 2 insts, mean move: 4.80 um, max move: 7.20 um
[04/27 19:23:34   1278s] 	Max move on inst (FE_OFC3126_FE_OFN1568_n_rst): (100.80, 4371.00) --> (108.00, 4371.00)
[04/27 19:23:34   1278s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1687.1MB) @(0:21:18 - 0:21:18).
[04/27 19:23:34   1278s] Move report: Detail placement moves 2 insts, mean move: 4.80 um, max move: 7.20 um
[04/27 19:23:34   1278s] 	Max move on inst (FE_OFC3126_FE_OFN1568_n_rst): (100.80, 4371.00) --> (108.00, 4371.00)
[04/27 19:23:34   1278s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1687.1MB
[04/27 19:23:34   1278s] Statistics of distance of Instance movement in refine placement:
[04/27 19:23:34   1278s]   maximum (X+Y) =         7.20 um
[04/27 19:23:34   1278s]   inst (FE_OFC3126_FE_OFN1568_n_rst) with max move: (100.8, 4371) -> (108, 4371)
[04/27 19:23:34   1278s]   mean    (X+Y) =         4.80 um
[04/27 19:23:34   1278s] Summary Report:
[04/27 19:23:34   1278s] Instances move: 2 (out of 15354 movable)
[04/27 19:23:34   1278s] Instances flipped: 0
[04/27 19:23:34   1278s] Mean displacement: 4.80 um
[04/27 19:23:34   1278s] Max displacement: 7.20 um (Instance: FE_OFC3126_FE_OFN1568_n_rst) (100.8, 4371) -> (108, 4371)
[04/27 19:23:34   1278s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFX4
[04/27 19:23:34   1278s] Total instances moved : 2
[04/27 19:23:34   1278s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:23:34   1278s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1687.1MB
[04/27 19:23:34   1278s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1687.1MB) @(0:21:18 - 0:21:18).
[04/27 19:23:34   1278s] *** Finished refinePlace (0:21:18 mem=1687.1M) ***
[04/27 19:23:35   1278s] *** maximum move = 7.20 um ***
[04/27 19:23:35   1278s] *** Finished re-routing un-routed nets (1687.1M) ***
[04/27 19:23:35   1278s] 
[04/27 19:23:35   1278s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1687.1M) ***
[04/27 19:23:35   1278s] End: GigaOpt DRV Optimization (small scale fixing)
[04/27 19:23:35   1278s] GigaOpt: Cleaning up delay & timing
[04/27 19:23:35   1278s] 
------------------------------------------------------------
     Summary (cpu=0.27min real=0.28min mem=1538.3M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.298  |
|           TNS (ns):| -18.425 |
|    Violating Paths:|   175   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1536.3M, totSessionCpu=0:21:19 **
[04/27 19:23:35   1279s] Effort level <high> specified for reg2reg path_group
[04/27 19:23:35   1279s] Reported timing to dir ./timingReports
[04/27 19:23:35   1279s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1538.3M, totSessionCpu=0:21:19 **
[04/27 19:23:36   1280s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.298  |  0.116  |
|           TNS (ns):| -18.425 | -18.425 |  0.000  |
|    Violating Paths:|   175   |   175   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1536.3M, totSessionCpu=0:21:20 **
[04/27 19:23:36   1280s] *** Finished optDesign ***
[04/27 19:23:36   1280s] 
[04/27 19:23:36   1280s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:24.5 real=0:00:24.3)
[04/27 19:23:36   1280s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:23:37   1280s] <CMD> clockDesign
[04/27 19:23:37   1280s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[04/27 19:23:37   1280s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/27 19:23:37   1280s] <clockDesign CMD> ccopt_design -cts
[04/27 19:23:37   1280s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 19:23:37   1280s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/27 19:23:37   1280s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 19:23:37   1280s]                          [-em_ndr_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-input_stack_via_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-min_stack_layer <layer>] -name <string>
[04/27 19:23:37   1280s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 19:23:37   1280s]                          [-output_stack_via_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-shield_side {one_side both_side}]
[04/27 19:23:37   1280s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 19:23:37   1280s] **ERROR: (IMPTCM-162):	"" does not match any object in design for specified type "layer " object in command "create_route_type".
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] Usage: create_route_type [-help] [-em_ndr_dist <float>]
[04/27 19:23:37   1280s]                          [-em_ndr_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-input_stack_via_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-min_stack_layer <layer>] -name <string>
[04/27 19:23:37   1280s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum]
[04/27 19:23:37   1280s]                          [-output_stack_via_rule <rule_name>]
[04/27 19:23:37   1280s]                          [-shield_side {one_side both_side}]
[04/27 19:23:37   1280s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-bottom_shield_layer <layer>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] **ERROR: (IMPTCM-4):	The value "" specified for the object type of argument "-top_preferred_layer" is not valid. Review the command specification and remove the argument or specify a legal value.
[04/27 19:23:37   1280s] **ERROR: (IMPCCOPT-2156):	The supplied input 'default_route_type_nonleaf' does not correspond to an existing route_type object.
[04/27 19:23:37   1280s] **ERROR: (IMPCCOPT-2149):	Invalid value for property: Could not convert value "default_route_type_nonleaf" to a compatible type.
[04/27 19:23:37   1280s] **ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'route_type' gave result ''.
[04/27 19:23:37   1280s] For help on this property run 'set_ccopt_property -help route_type'
[04/27 19:23:37   1280s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/27 19:23:37   1280s] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1487.6M, totSessionCpu=0:21:21 **
[04/27 19:23:37   1280s] **ERROR: (IMPCK-9000):	
[04/27 19:23:37   1280s] *** Summary of all messages that are not suppressed in this session:
[04/27 19:23:37   1280s] Severity  ID               Count  Summary                                  
[04/27 19:23:37   1280s] ERROR     IMPCK-9000           1  %s                                       
[04/27 19:23:37   1280s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[04/27 19:23:37   1280s] ERROR     IMPCCOPT-2149        1  Invalid value for property: %s.          
[04/27 19:23:37   1280s] ERROR     IMPCCOPT-2156        1  The supplied input '%s' does not corresp...
[04/27 19:23:37   1280s] ERROR     IMPTCM-4             2  The value "%s" specified for the %s type...
[04/27 19:23:37   1280s] ERROR     IMPTCM-162           2  "%s" does not match any object in design...
[04/27 19:23:37   1280s] *** Message Summary: 0 warning(s), 8 error(s)
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] <CMD> trialRoute
[04/27 19:23:37   1280s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/27 19:23:37   1280s] Set wireMPool w/ noThreadCheck
[04/27 19:23:37   1280s] *** Starting trialRoute (mem=1487.6M) ***
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] Using hname+ instead name for net compare
[04/27 19:23:37   1280s] There are 0 guide points passed to trialRoute for fixed pins.
[04/27 19:23:37   1280s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[04/27 19:23:37   1280s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[04/27 19:23:37   1280s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.1 mem= 1487.6M)
[04/27 19:23:37   1280s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[04/27 19:23:37   1280s] 
[04/27 19:23:37   1280s] Nr of prerouted/Fixed nets = 0
[04/27 19:23:37   1280s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[04/27 19:23:37   1280s] routingBox: (0 0) (5798400 5742000)
[04/27 19:23:37   1280s] coreBox:    (50400 51000) (5748000 5691000)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1492.4M):
[04/27 19:23:37   1281s] Est net length = 2.937e+06um = 1.439e+06H + 1.498e+06V
[04/27 19:23:37   1281s] Usage: (15.3%H 21.2%V) = (1.677e+06um 2.773e+06um) = (139328 92439)
[04/27 19:23:37   1281s] Obstruct: 501 = 0 (0.0%H) + 501 (0.5%V)
[04/27 19:23:37   1281s] Overflow: 1629 = 0 (0.00% H) + 1629 (1.79% V)
[04/27 19:23:37   1281s] Number obstruct path=1 reroute=0
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1492.4M):
[04/27 19:23:37   1281s] Usage: (15.2%H 21.2%V) = (1.671e+06um 2.772e+06um) = (138890 92422)
[04/27 19:23:37   1281s] Overflow: 1606 = 0 (0.00% H) + 1606 (1.77% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1492.4M):
[04/27 19:23:37   1281s] Usage: (15.2%H 21.2%V) = (1.667e+06um 2.775e+06um) = (138549 92520)
[04/27 19:23:37   1281s] Overflow: 1517 = 0 (0.00% H) + 1517 (1.67% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1492.4M):
[04/27 19:23:37   1281s] Usage: (15.2%H 21.3%V) = (1.669e+06um 2.782e+06um) = (138751 92730)
[04/27 19:23:37   1281s] Overflow: 1160 = 0 (0.00% H) + 1160 (1.28% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1a-1d Overflow: 0.00% H + 1.28% V (0:00:00.4 1492.4M)

[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1492.4M):
[04/27 19:23:37   1281s] Usage: (15.3%H 21.3%V) = (1.675e+06um 2.791e+06um) = (139169 93028)
[04/27 19:23:37   1281s] Overflow: 884 = 0 (0.00% H) + 884 (0.97% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1492.4M):
[04/27 19:23:37   1281s] Usage: (15.4%H 21.4%V) = (1.684e+06um 2.801e+06um) = (139933 93388)
[04/27 19:23:37   1281s] Overflow: 447 = 0 (0.00% H) + 447 (0.49% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Congestion distribution:
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Remain	cntH		cntV
[04/27 19:23:37   1281s] --------------------------------------
[04/27 19:23:37   1281s]  -2:	0	 0.00%	1	 0.00%
[04/27 19:23:37   1281s]  -1:	0	 0.00%	446	 0.49%
[04/27 19:23:37   1281s] --------------------------------------
[04/27 19:23:37   1281s]   0:	0	 0.00%	5318	 5.85%
[04/27 19:23:37   1281s]   1:	0	 0.00%	4776	 5.25%
[04/27 19:23:37   1281s]   2:	30	 0.03%	8582	 9.44%
[04/27 19:23:37   1281s]   3:	251	 0.27%	12456	13.70%
[04/27 19:23:37   1281s]   4:	1339	 1.47%	14364	15.80%
[04/27 19:23:37   1281s]   5:	89772	98.23%	44948	49.45%
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1e-1f Overflow: 0.00% H + 0.49% V (0:00:00.1 1492.4M)

[04/27 19:23:37   1281s] Global route (cpu=0.5s real=0.5s 1492.4M)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] *** After '-updateRemainTrks' operation: 
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Usage: (15.4%H 21.4%V) = (1.684e+06um 2.801e+06um) = (139933 93388)
[04/27 19:23:37   1281s] Overflow: 447 = 0 (0.00% H) + 447 (0.49% V)
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Phase 1l Overflow: 0.00% H + 0.49% V (0:00:00.0 1492.4M)

[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Congestion distribution:
[04/27 19:23:37   1281s] 
[04/27 19:23:37   1281s] Remain	cntH		cntV
[04/27 19:23:37   1281s] --------------------------------------
[04/27 19:23:37   1281s]  -2:	0	 0.00%	1	 0.00%
[04/27 19:23:37   1281s]  -1:	0	 0.00%	446	 0.49%
[04/27 19:23:37   1281s] --------------------------------------
[04/27 19:23:37   1281s]   0:	0	 0.00%	5318	 5.85%
[04/27 19:23:37   1281s]   1:	0	 0.00%	4776	 5.25%
[04/27 19:23:37   1281s]   2:	30	 0.03%	8582	 9.44%
[04/27 19:23:37   1281s]   3:	251	 0.27%	12456	13.70%
[04/27 19:23:37   1281s]   4:	1339	 1.47%	14364	15.80%
[04/27 19:23:37   1281s]   5:	89772	98.23%	44948	49.45%
[04/27 19:23:37   1281s] 
[04/27 19:23:38   1281s] Starting trMTInitAdjWires in ST mode ...
[04/27 19:23:38   1281s] 
[04/27 19:23:38   1281s] *** Completed Phase 1 route (cpu=0:00:00.8 real=0:00:00.8 1492.4M) ***
[04/27 19:23:38   1281s] 
[04/27 19:23:38   1281s] Using trMTFlushLazyWireDel= 1
[04/27 19:23:38   1281s] Not using mpools for CRoute
[04/27 19:23:38   1281s] Starting trMTDtrRoute1CleanupA in ST mode ...
[04/27 19:23:38   1281s] Phase 2a (cpu=0:00:00.2 real=0:00:00.2 mem=1492.4M)
[04/27 19:23:38   1281s] Not using mpools for CRoute
[04/27 19:23:38   1281s] Remain wire count= 68 (w/term= 68)
[04/27 19:23:38   1281s] Phase 2b (cpu=0:00:00.2 real=0:00:00.2 mem=1492.4M)
[04/27 19:23:38   1281s] Starting trMTDtrRoute1CleanupB in ST mode ...
[04/27 19:23:38   1281s] Cleanup real= 0:00:00.1
[04/27 19:23:38   1281s] Phase 2 total (cpu=0:00:00.5 real=0:00:00.5 mem=1492.4M)
[04/27 19:23:38   1281s] 
[04/27 19:23:38   1281s] Total length: 2.998e+06um, number of vias: 96113
[04/27 19:23:38   1281s] M1(H) length: 0.000e+00um, number of vias: 48453
[04/27 19:23:38   1281s] M2(V) length: 1.569e+06um, number of vias: 47660
[04/27 19:23:38   1281s] M3(H) length: 1.429e+06um
[04/27 19:23:38   1281s] *** Completed Phase 2 route (cpu=0:00:00.5 real=0:00:00.5 1492.4M) ***
[04/27 19:23:38   1281s] 
[04/27 19:23:38   1281s] Skipping QALenRecalc
[04/27 19:23:38   1281s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[04/27 19:23:38   1281s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[04/27 19:23:38   1282s] *** Finished all Phases (cpu=0:00:01.3 mem=1492.4M) ***
[04/27 19:23:38   1282s] trMTFlushLazyWireDel was already disabled
[04/27 19:23:38   1282s] Starting trMTSprFixZeroViaCodes in ST mode ...
[04/27 19:23:38   1282s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[04/27 19:23:38   1282s] Starting trMTRemoveAntenna in ST mode ...
[04/27 19:23:38   1282s] Peak Memory Usage was 1492.4M 
[04/27 19:23:38   1282s] TrialRoute+GlbRouteEst total runtime= +0:00:01.4 = 0:00:08.7
[04/27 19:23:38   1282s]   TrialRoute full (called 6x) runtime= 0:00:07.4
[04/27 19:23:38   1282s]   GlbRouteEst (called 10x) runtime= 0:00:01.3
[04/27 19:23:38   1282s] *** Finished trialRoute (cpu=0:00:01.4 mem=1492.4M) ***
[04/27 19:23:38   1282s] 
[04/27 19:23:38   1282s] Set wireMPool w/ threadCheck
[04/27 19:23:38   1282s] <CMD> timeDesign -postCTS
[04/27 19:23:39   1282s] Start to check current routing status for nets...
[04/27 19:23:39   1282s] Using hname+ instead name for net compare
[04/27 19:23:39   1282s] All nets are already routed correctly.
[04/27 19:23:39   1282s] End to check current routing status for nets (mem=1490.4M)
[04/27 19:23:39   1282s] Extraction called for design 'Top_Level' of instances=15354 and nets=16446 using extraction engine 'preRoute' .
[04/27 19:23:39   1282s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:23:39   1282s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:23:39   1282s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:23:39   1282s] RC Extraction called in multi-corner(1) mode.
[04/27 19:23:39   1282s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:23:39   1282s]       RC Corner Indexes            0   
[04/27 19:23:39   1282s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:23:39   1282s] Resistance Scaling Factor    : 1.00000 
[04/27 19:23:39   1282s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:23:39   1282s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:23:39   1282s] Shrink Factor                : 1.00000
[04/27 19:23:39   1282s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:23:39   1282s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:23:39   1282s] Using capacitance table file ...
[04/27 19:23:39   1282s] Updating RC grid for preRoute extraction ...
[04/27 19:23:39   1282s] Initializing multi-corner capacitance tables ... 
[04/27 19:23:39   1282s] Initializing multi-corner resistance tables ...
[04/27 19:23:39   1282s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1490.426M)
[04/27 19:23:39   1282s] Effort level <high> specified for reg2reg path_group
[04/27 19:23:39   1282s] #################################################################################
[04/27 19:23:39   1282s] # Design Stage: PreRoute
[04/27 19:23:39   1282s] # Design Name: Top_Level
[04/27 19:23:39   1282s] # Design Mode: 90nm
[04/27 19:23:39   1282s] # Analysis Mode: MMMC OCV 
[04/27 19:23:39   1282s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:39   1282s] # Signoff Settings: SI On 
[04/27 19:23:39   1282s] #################################################################################
[04/27 19:23:39   1283s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:39   1283s] Calculate early delays in OCV mode...
[04/27 19:23:39   1283s] Calculate late delays in OCV mode...
[04/27 19:23:39   1283s] Topological Sorting (CPU = 0:00:00.0, MEM = 1495.8M, InitMEM = 1493.4M)
[04/27 19:23:44   1287s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:44   1287s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 389. 
[04/27 19:23:44   1287s] Total number of fetched objects 15658
[04/27 19:23:44   1287s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:23:44   1287s] End delay calculation. (MEM=1547.41 CPU=0:00:04.7 REAL=0:00:05.0)
[04/27 19:23:44   1287s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1547.4M) ***
[04/27 19:23:44   1288s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:21:28 mem=1547.4M)
[04/27 19:23:45   1289s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.257  |
|           TNS (ns):| -12.716 | -12.716 |  0.000  |
|    Violating Paths:|   121   |   121   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/27 19:23:45   1289s] Total CPU time: 7.35 sec
[04/27 19:23:45   1289s] Total Real time: 7.0 sec
[04/27 19:23:45   1289s] Total Memory Usage: 1484.824219 Mbytes
[04/27 19:23:46   1289s] <CMD> setExtractRCMode -assumeMetFill
[04/27 19:23:46   1289s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/27 19:23:46   1289s] Type 'man IMPEXT-3493' for more detail.
[04/27 19:23:46   1289s] <CMD> extractRC -outfile encounter.cap
[04/27 19:23:46   1289s] Extraction called for design 'Top_Level' of instances=15354 and nets=16446 using extraction engine 'preRoute' .
[04/27 19:23:46   1289s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:23:46   1289s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:23:46   1289s] PreRoute RC Extraction called for design Top_Level.
[04/27 19:23:46   1289s] RC Extraction called in multi-corner(1) mode.
[04/27 19:23:46   1289s] RCMode: PreRoute, with Assume Metal Fill 1.00
[04/27 19:23:46   1289s]       RC Corner Indexes            0   
[04/27 19:23:46   1289s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:23:46   1289s] Resistance Scaling Factor    : 1.00000 
[04/27 19:23:46   1289s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:23:46   1289s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:23:46   1289s] Shrink Factor                : 1.00000
[04/27 19:23:46   1289s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/27 19:23:46   1289s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:23:46   1289s] Using capacitance table file ...
[04/27 19:23:46   1289s] Updating RC grid for preRoute extraction ...
[04/27 19:23:46   1289s] Initializing multi-corner capacitance tables ... 
[04/27 19:23:46   1289s] Initializing multi-corner resistance tables ...
[04/27 19:23:46   1289s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1484.824M)
[04/27 19:23:46   1289s] <CMD> setOptMode -yieldEffort none
[04/27 19:23:46   1289s] <CMD> setOptMode -highEffort
[04/27 19:23:46   1289s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[04/27 19:23:46   1289s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:23:46   1289s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:23:46   1289s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:23:46   1289s] <CMD> setOptMode -noSimplifyNetlist
[04/27 19:23:46   1289s] **WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
[04/27 19:23:46   1289s] <CMD> optDesign -postCTS -hold
[04/27 19:23:46   1289s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:23:46   1289s] GigaOpt running with 1 threads.
[04/27 19:23:46   1289s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:23:46   1289s] #spOpts: mergeVia=F 
[04/27 19:23:46   1289s] Core basic site is core
[04/27 19:23:46   1289s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:46   1290s] #spOpts: mergeVia=F 
[04/27 19:23:46   1290s] #spOpts: mergeVia=F 
[04/27 19:23:46   1290s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:23:46   1290s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:23:46   1290s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:23:46   1290s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:23:46   1290s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:23:46   1290s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:23:46   1290s] 	...
[04/27 19:23:46   1290s] 	Reporting only the 20 first cells found...
[04/27 19:23:46   1290s] 
[04/27 19:23:46   1290s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1502.4M, totSessionCpu=0:21:30 **
[04/27 19:23:46   1290s] *** optDesign -postCTS ***
[04/27 19:23:46   1290s] DRC Margin: user margin 0.0
[04/27 19:23:46   1290s] Hold Target Slack: user slack 0
[04/27 19:23:46   1290s] Setup Target Slack: user slack 0;
[04/27 19:23:46   1290s] Summary for sequential cells idenfication: 
[04/27 19:23:46   1290s] Identified SBFF number: 3
[04/27 19:23:46   1290s] Identified MBFF number: 0
[04/27 19:23:46   1290s] Not identified SBFF number: 0
[04/27 19:23:46   1290s] Not identified MBFF number: 0
[04/27 19:23:46   1290s] Number of sequential cells which are not FFs: 1
[04/27 19:23:46   1290s] 
[04/27 19:23:46   1290s] Start to check current routing status for nets...
[04/27 19:23:46   1290s] Using hname+ instead name for net compare
[04/27 19:23:47   1290s] All nets are already routed correctly.
[04/27 19:23:47   1290s] End to check current routing status for nets (mem=1502.4M)
[04/27 19:23:47   1290s] ### Creating LA Mngr. totSessionCpu=0:21:30 mem=1569.2M
[04/27 19:23:47   1290s] ### Creating LA Mngr, finished. totSessionCpu=0:21:31 mem=1569.2M
[04/27 19:23:47   1290s] Compute RC Scale Done ...
[04/27 19:23:47   1290s] *info: All cells identified as Buffer and Delay cells:
[04/27 19:23:47   1290s] *info:   with footprint "CLKBUF2" or "BUFX2": 
[04/27 19:23:47   1290s] *info: ------------------------------------------------------------------
[04/27 19:23:47   1290s] *info: (dly) CLKBUF3           -  osu05_stdcells
[04/27 19:23:47   1290s] *info: (dly) CLKBUF2           -  osu05_stdcells
[04/27 19:23:47   1290s] *info: (buf) BUFX2             -  osu05_stdcells
[04/27 19:23:47   1290s] *info: (buf) BUFX4             -  osu05_stdcells
[04/27 19:23:47   1290s] *info: (buf) CLKBUF1           -  osu05_stdcells
[04/27 19:23:47   1290s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:23:47   1290s] ### Creating PhyDesignMc. totSessionCpu=0:21:31 mem=1609.7M
[04/27 19:23:47   1290s] #spOpts: mergeVia=F 
[04/27 19:23:47   1290s] Core basic site is core
[04/27 19:23:47   1290s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:23:47   1290s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:31 mem=1609.7M
[04/27 19:23:47   1290s] GigaOpt Hold Optimizer is used
[04/27 19:23:47   1290s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:21:31 mem=1603.7M ***
[04/27 19:23:47   1290s] Effort level <high> specified for reg2reg path_group
[04/27 19:23:47   1291s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 19:23:47   1291s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 19:23:47   1291s] #################################################################################
[04/27 19:23:47   1291s] # Design Stage: PreRoute
[04/27 19:23:47   1291s] # Design Name: Top_Level
[04/27 19:23:47   1291s] # Design Mode: 90nm
[04/27 19:23:47   1291s] # Analysis Mode: MMMC OCV 
[04/27 19:23:47   1291s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:47   1291s] # Signoff Settings: SI On 
[04/27 19:23:47   1291s] #################################################################################
[04/27 19:23:47   1291s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:47   1291s] Calculate late delays in OCV mode...
[04/27 19:23:47   1291s] Calculate early delays in OCV mode...
[04/27 19:23:47   1291s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 19:23:47   1291s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:47   1291s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15657. 
[04/27 19:23:47   1291s] Total number of fetched objects 15658
[04/27 19:23:47   1291s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/27 19:23:47   1291s] End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:05.0)
[04/27 19:23:47   1291s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 0.0M) ***
[04/27 19:23:47   1291s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:00:29.6 mem=0.0M)
[04/27 19:23:47   1291s] Done building cte hold timing graph (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:29.7 mem=0.0M ***
[04/27 19:23:47   1291s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:30.4 mem=0.0M ***
[04/27 19:23:54   1297s]  
_______________________________________________________________________
[04/27 19:23:54   1297s] #################################################################################
[04/27 19:23:54   1297s] # Design Stage: PreRoute
[04/27 19:23:54   1297s] # Design Name: Top_Level
[04/27 19:23:54   1297s] # Design Mode: 90nm
[04/27 19:23:54   1297s] # Analysis Mode: MMMC OCV 
[04/27 19:23:54   1297s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:23:54   1297s] # Signoff Settings: SI On 
[04/27 19:23:54   1297s] #################################################################################
[04/27 19:23:54   1297s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:23:54   1297s] Calculate early delays in OCV mode...
[04/27 19:23:54   1297s] Calculate late delays in OCV mode...
[04/27 19:23:54   1297s] Topological Sorting (CPU = 0:00:00.0, MEM = 1601.7M, InitMEM = 1601.7M)
[04/27 19:23:58   1302s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:23:58   1302s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 389. 
[04/27 19:23:58   1302s] Total number of fetched objects 15658
[04/27 19:23:59   1302s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[04/27 19:23:59   1302s] End delay calculation. (MEM=1596.07 CPU=0:00:04.6 REAL=0:00:05.0)
[04/27 19:23:59   1302s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1596.1M) ***
[04/27 19:23:59   1302s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:21:43 mem=1596.1M)
[04/27 19:23:59   1302s] Done building cte setup timing graph (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:21:43 mem=1596.1M ***
[04/27 19:24:00   1303s] *info: category slack lower bound [L -260.8] default
[04/27 19:24:00   1303s] *info: category slack lower bound [H -260.8] reg2reg 
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]          WNS    reg2regWNS
[04/27 19:24:00   1303s]    -0.261 ns     -0.261 ns
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.257  |
|           TNS (ns):| -12.716 | -12.716 |  0.000  |
|    Violating Paths:|   121   |   121   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.491  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[04/27 19:24:00   1303s] Identified SBFF number: 3
[04/27 19:24:00   1303s] Identified MBFF number: 0
[04/27 19:24:00   1303s] Not identified SBFF number: 0
[04/27 19:24:00   1303s] Not identified MBFF number: 0
[04/27 19:24:00   1303s] Number of sequential cells which are not FFs: 1
[04/27 19:24:00   1303s] 
[04/27 19:24:00   1303s] Summary for sequential cells idenfication: 
[04/27 19:24:00   1303s] Identified SBFF number: 3
[04/27 19:24:00   1303s] Identified MBFF number: 0
[04/27 19:24:00   1303s] Not identified SBFF number: 0
[04/27 19:24:00   1303s] Not identified MBFF number: 0
[04/27 19:24:00   1303s] Number of sequential cells which are not FFs: 1
[04/27 19:24:00   1303s] 
[04/27 19:24:00   1303s] 
[04/27 19:24:00   1303s] *Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
[04/27 19:24:00   1303s] *Info: worst delay setup view: osu05
[04/27 19:24:00   1303s] Footprint list for hold buffering (delay unit: ps)
[04/27 19:24:00   1303s] =================================================================
[04/27 19:24:00   1303s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/27 19:24:00   1303s] ------------------------------------------------------------------
[04/27 19:24:00   1303s] *Info:      191.0       1.00    3.0   9.25 BUFX2 (A,Y)
[04/27 19:24:00   1303s] *Info:      199.0       1.00    4.0   4.64 BUFX4 (A,Y)
[04/27 19:24:00   1303s] *Info:      310.4       1.00    9.0   4.61 CLKBUF1 (A,Y)
[04/27 19:24:00   1303s] *Info:      427.6       1.00   13.0   4.61 CLKBUF2 (A,Y)
[04/27 19:24:00   1303s] *Info:      547.2       1.00   17.0   4.62 CLKBUF3 (A,Y)
[04/27 19:24:00   1303s] =================================================================
[04/27 19:24:00   1303s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1523.6M, totSessionCpu=0:21:44 **
[04/27 19:24:00   1303s] ### Creating LA Mngr. totSessionCpu=0:21:44 mem=1523.6M
[04/27 19:24:00   1303s] ### Creating LA Mngr, finished. totSessionCpu=0:21:44 mem=1523.6M
[04/27 19:24:00   1303s] gigaOpt Hold fixing search radius: 1200.000000 Microns (40 stdCellHgt)
[04/27 19:24:00   1303s] *info: Run optDesign holdfix with 1 thread.
[04/27 19:24:00   1303s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]    Hold Timing Summary  - Initial 
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]  Target slack: 0.000 ns
[04/27 19:24:00   1303s] View: osu05 
[04/27 19:24:00   1303s] 	WNS: 0.093 
[04/27 19:24:00   1303s] 	TNS: 0.000 
[04/27 19:24:00   1303s] 	VP: 0 
[04/27 19:24:00   1303s] 	Worst hold path end point: AHB_DUT/I/greyscale_data_reg[21]/D 
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]    Setup Timing Summary  - Initial 
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s]  Target slack: 0.000 ns
[04/27 19:24:00   1303s] View: osu05 
[04/27 19:24:00   1303s] 	WNS: -0.261 
[04/27 19:24:00   1303s] 	TNS: -12.716 
[04/27 19:24:00   1303s] 	VP: 121 
[04/27 19:24:00   1303s] 	Worst setup path end point:B2_DUT/o_buffer2_data_reg[0]/D 
[04/27 19:24:00   1303s] --------------------------------------------------- 
[04/27 19:24:00   1303s] *** Hold timing is met. Hold fixing is not needed 
[04/27 19:24:00   1303s] Reported timing to dir ./timingReports
[04/27 19:24:00   1303s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1523.6M, totSessionCpu=0:21:44 **
[04/27 19:24:00   1303s] **INFO: Starting Blocking QThread with 1 CPU
[04/27 19:24:00   1303s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/27 19:24:00   1303s] #################################################################################
[04/27 19:24:00   1303s] # Design Stage: PreRoute
[04/27 19:24:00   1303s] # Design Name: Top_Level
[04/27 19:24:00   1303s] # Design Mode: 90nm
[04/27 19:24:00   1303s] # Analysis Mode: MMMC OCV 
[04/27 19:24:00   1303s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:24:00   1303s] # Signoff Settings: SI On 
[04/27 19:24:00   1303s] #################################################################################
[04/27 19:24:00   1303s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:24:00   1303s] Calculate late delays in OCV mode...
[04/27 19:24:00   1303s] Calculate early delays in OCV mode...
[04/27 19:24:00   1303s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/27 19:24:00   1303s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:24:00   1303s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15657. 
[04/27 19:24:00   1303s] Total number of fetched objects 15658
[04/27 19:24:00   1303s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/27 19:24:00   1303s] End delay calculation. (MEM=0 CPU=0:00:04.6 REAL=0:00:05.0)
[04/27 19:24:00   1303s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 0.0M) ***
[04/27 19:24:00   1303s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:35.6 mem=0.0M)
[04/27 19:24:06   1308s]  
_______________________________________________________________________
[04/27 19:24:07   1310s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.257  |
|           TNS (ns):| -12.716 | -12.716 |  0.000  |
|    Violating Paths:|   121   |   121   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.491  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.4, REAL=0:00:07.0, MEM=1527.6M
[04/27 19:24:07   1310s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1523.6M, totSessionCpu=0:21:50 **
[04/27 19:24:07   1310s] *** Finished optDesign ***
[04/27 19:24:07   1310s] 
[04/27 19:24:07   1310s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:19.8 real=0:00:21.2)
[04/27 19:24:07   1310s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:24:08   1310s] <CMD> optDesign -postCTS -drv
[04/27 19:24:08   1310s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:24:08   1310s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[04/27 19:24:08   1310s] Core basic site is core
[04/27 19:24:08   1310s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:24:08   1310s] #spOpts: mergeVia=F 
[04/27 19:24:08   1310s] GigaOpt running with 1 threads.
[04/27 19:24:08   1310s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:24:08   1310s] #spOpts: mergeVia=F 
[04/27 19:24:08   1310s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:24:08   1310s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:24:08   1310s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:24:08   1310s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:24:08   1310s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:24:08   1310s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:24:08   1310s] 	...
[04/27 19:24:08   1310s] 	Reporting only the 20 first cells found...
[04/27 19:24:08   1310s] 
[04/27 19:24:08   1310s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1502.4M, totSessionCpu=0:21:51 **
[04/27 19:24:08   1310s] *** optDesign -postCTS ***
[04/27 19:24:08   1310s] DRC Margin: user margin 0.0; extra margin 0.2
[04/27 19:24:08   1310s] Hold Target Slack: user slack 0
[04/27 19:24:08   1310s] Setup Target Slack: user slack 0; extra slack 0.1
[04/27 19:24:08   1311s] Multi-VT timing optimization disabled based on library information.
[04/27 19:24:08   1311s] Summary for sequential cells idenfication: 
[04/27 19:24:08   1311s] Identified SBFF number: 3
[04/27 19:24:08   1311s] Identified MBFF number: 0
[04/27 19:24:08   1311s] Not identified SBFF number: 0
[04/27 19:24:08   1311s] Not identified MBFF number: 0
[04/27 19:24:08   1311s] Number of sequential cells which are not FFs: 1
[04/27 19:24:08   1311s] 
[04/27 19:24:08   1311s] Start to check current routing status for nets...
[04/27 19:24:08   1311s] Using hname+ instead name for net compare
[04/27 19:24:09   1311s] All nets are already routed correctly.
[04/27 19:24:09   1311s] End to check current routing status for nets (mem=1502.4M)
[04/27 19:24:09   1311s] #################################################################################
[04/27 19:24:09   1311s] # Design Stage: PreRoute
[04/27 19:24:09   1311s] # Design Name: Top_Level
[04/27 19:24:09   1311s] # Design Mode: 90nm
[04/27 19:24:09   1311s] # Analysis Mode: MMMC OCV 
[04/27 19:24:09   1311s] # Parasitics Mode: No SPEF/RCDB
[04/27 19:24:09   1311s] # Signoff Settings: SI Off 
[04/27 19:24:09   1311s] #################################################################################
[04/27 19:24:09   1311s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:24:09   1311s] Calculate early delays in OCV mode...
[04/27 19:24:09   1311s] Calculate late delays in OCV mode...
[04/27 19:24:09   1311s] Topological Sorting (CPU = 0:00:00.0, MEM = 1502.8M, InitMEM = 1500.4M)
[04/27 19:24:13   1315s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:24:13   1315s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 389. 
[04/27 19:24:13   1315s] Total number of fetched objects 15658
[04/27 19:24:13   1315s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[04/27 19:24:13   1315s] End delay calculation. (MEM=1548.43 CPU=0:00:04.6 REAL=0:00:04.0)
[04/27 19:24:13   1315s] *** CDM Built up (cpu=0:00:04.8  real=0:00:04.0  mem= 1548.4M) ***
[04/27 19:24:14   1316s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:21:56 mem=1548.4M)
[04/27 19:24:14   1316s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.261  |
|           TNS (ns):| -12.716 |
|    Violating Paths:|   121   |
|          All Paths:|  4301   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1482.8M, totSessionCpu=0:21:57 **
[04/27 19:24:14   1316s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:24:14   1316s] ### Creating PhyDesignMc. totSessionCpu=0:21:57 mem=1482.8M
[04/27 19:24:14   1316s] #spOpts: mergeVia=F 
[04/27 19:24:14   1316s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:57 mem=1482.8M
[04/27 19:24:14   1316s] *** Starting optimizing excluded clock nets MEM= 1512.8M) ***
[04/27 19:24:14   1316s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1512.8M) ***
[04/27 19:24:14   1316s] *** Starting optimizing excluded clock nets MEM= 1512.8M) ***
[04/27 19:24:14   1316s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1512.8M) ***
[04/27 19:24:15   1317s] Effort level <high> specified for reg2reg path_group
[04/27 19:24:15   1317s] Reported timing to dir ./timingReports
[04/27 19:24:15   1317s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1520.8M, totSessionCpu=0:21:58 **
[04/27 19:24:16   1318s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  1.257  |
|           TNS (ns):| -12.716 | -12.716 |  0.000  |
|    Violating Paths:|   121   |   121   |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1518.8M, totSessionCpu=0:21:59 **
[04/27 19:24:16   1318s] *** Finished optDesign ***
[04/27 19:24:16   1318s] 
[04/27 19:24:16   1318s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.9 real=0:00:07.9)
[04/27 19:24:16   1318s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:24:16   1318s] <CMD> all_hold_analysis_views
[04/27 19:24:16   1318s] <CMD> all_setup_analysis_views
[04/27 19:24:16   1318s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/27 19:24:16   1318s] Checking spec file integrity...
[04/27 19:24:16   1318s] **WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
[04/27 19:24:16   1318s] a) clock tree synthesis is not yet run, or
[04/27 19:24:16   1318s] b) clock specification file does not contain AutoCTSRootPin statement, or
[04/27 19:24:16   1318s] c) clock specification file mis-spelled clock name
[04/27 19:24:16   1318s] 
[04/27 19:24:16   1318s] Please correct above error(s) before running CTS.
[04/27 19:24:16   1318s] *** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1496.4M) ***
[04/27 19:24:16   1318s] <CMD> addFiller -cell FILL
[04/27 19:24:16   1318s] Core basic site is core
[04/27 19:24:16   1318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:24:16   1319s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/27 19:24:21   1323s] *INFO: Adding fillers to top-module.
[04/27 19:24:21   1323s] *INFO:   Added 350001 filler insts (cell FILL / prefix FILLER).
[04/27 19:24:21   1323s] *INFO: Total 350001 filler insts added - prefix FILLER (CPU: 0:00:04.4).
[04/27 19:24:21   1323s] For 350001 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/27 19:24:21   1323s] <CMD> setMetalFill -layer {1 2 3} -preferredDensity 35 -gapSpacing 0.2 -minWidth 0.1 -maxWidth 1.0 -minLength 0.1 -maxLength 10.0
[04/27 19:24:21   1323s] <CMD> globalNetConnect vdd -type tiehi
[04/27 19:24:21   1323s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
[04/27 19:24:21   1323s] <CMD> globalNetConnect gnd -type tielo
[04/27 19:24:21   1323s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
[04/27 19:24:21   1323s] <CMD> sroute
[04/27 19:24:21   1323s] #- Begin sroute (date=04/27 19:24:21, mem=1539.4M)
[04/27 19:24:23   1325s] *** Begin SPECIAL ROUTE on Thu Apr 27 19:24:23 2017 ***
[04/27 19:24:23   1325s] SPECIAL ROUTE ran on directory: /home/ecegridfs/a/mg163/ece337/Final_Project
[04/27 19:24:23   1325s] SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 3.06Ghz)
[04/27 19:24:23   1325s] 
[04/27 19:24:23   1325s] Begin option processing ...
[04/27 19:24:23   1325s] srouteConnectPowerBump set to false
[04/27 19:24:23   1325s] routeSpecial set to true
[04/27 19:24:23   1325s] srouteConnectConverterPin set to false
[04/27 19:24:23   1325s] srouteFollowCorePinEnd set to 3
[04/27 19:24:23   1325s] srouteJogControl set to "preferWithChanges differentLayer"
[04/27 19:24:23   1325s] sroutePadPinAllPorts set to true
[04/27 19:24:23   1325s] sroutePreserveExistingRoutes set to true
[04/27 19:24:23   1325s] srouteRoutePowerBarPortOnBothDir set to true
[04/27 19:24:23   1325s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2420.00 megs.
[04/27 19:24:23   1325s] 
[04/27 19:24:23   1325s] Reading DB technology information...
[04/27 19:24:23   1325s] Finished reading DB technology information.
[04/27 19:24:23   1325s] Reading floorplan and netlist information...
[04/27 19:24:24   1326s] Finished reading floorplan and netlist information.
[04/27 19:24:24   1326s] Read in 6 layers, 3 routing layers, 0 overlap layer
[04/27 19:24:24   1326s] Read in 34 macros, 26 used
[04/27 19:24:24   1326s] Read in 365355 components
[04/27 19:24:24   1326s]   365355 core components: 0 unplaced, 365355 placed, 0 fixed
[04/27 19:24:24   1326s] Read in 198 physical pins
[04/27 19:24:24   1326s]   198 physical pins: 0 unplaced, 198 placed, 0 fixed
[04/27 19:24:24   1326s] Read in 198 nets
[04/27 19:24:24   1326s] Read in 2 special nets, 2 routed
[04/27 19:24:24   1326s] Read in 730908 terminals
[04/27 19:24:24   1326s] Begin power routing ...
[04/27 19:24:25   1327s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/27 19:24:25   1327s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:24:25   1327s] Type 'man IMPSR-1256' for more detail.
[04/27 19:24:25   1327s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:24:25   1327s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/27 19:24:25   1327s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/27 19:24:25   1327s] Type 'man IMPSR-1256' for more detail.
[04/27 19:24:25   1327s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/27 19:25:00   1362s] CPU time for FollowPin 35 seconds
[04/27 19:25:37   1400s] CPU time for FollowPin 37 seconds
[04/27 19:25:38   1400s]   Number of IO ports routed: 0
[04/27 19:25:38   1400s]   Number of Block ports routed: 0
[04/27 19:25:38   1400s]   Number of Stripe ports routed: 0
[04/27 19:25:38   1400s]   Number of Core ports routed: 0
[04/27 19:25:38   1400s]   Number of Pad ports routed: 0
[04/27 19:25:38   1400s]   Number of Power Bump ports routed: 0
[04/27 19:25:38   1400s] End power routing: cpu: 0:01:14, real: 0:01:14, peak: 2587.00 megs.
[04/27 19:25:38   1400s] 
[04/27 19:25:38   1400s] 
[04/27 19:25:38   1400s] 
[04/27 19:25:38   1400s]  Begin updating DB with routing results ...
[04/27 19:25:38   1400s]  Updating DB with 5 via definition ...
[04/27 19:25:38   1400s]  Updating DB with 198 io pins ...
[04/27 19:25:38   1400s] sroute created 0 wire.
[04/27 19:25:38   1400s] ViaGen created 0 via and deleted 0 via to avoid violation.
[04/27 19:25:38   1400s] #- End sroute (date=04/27 19:25:38, total cpu=0:01:17, real=0:01:17, peak res=1704.4M, current mem=1704.4M)
[04/27 19:25:38   1400s] <CMD> globalDetailRoute
[04/27 19:25:38   1400s] 
[04/27 19:25:38   1400s] globalDetailRoute
[04/27 19:25:38   1400s] 
[04/27 19:25:38   1400s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:25:38   1400s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:25:38   1400s] #Start globalDetailRoute on Thu Apr 27 19:25:38 2017
[04/27 19:25:38   1400s] #
[04/27 19:25:39   1402s] ### Net info: total nets: 16446
[04/27 19:25:39   1402s] ### Net info: dirty nets: 15
[04/27 19:25:39   1402s] ### Net info: marked as disconnected nets: 0
[04/27 19:25:40   1402s] ### Net info: fully routed nets: 0
[04/27 19:25:40   1402s] ### Net info: trivial (single pin) nets: 0
[04/27 19:25:40   1402s] ### Net info: unrouted nets: 16446
[04/27 19:25:40   1402s] ### Net info: re-extraction nets: 0
[04/27 19:25:40   1402s] ### Net info: ignored nets: 0
[04/27 19:25:40   1402s] ### Net info: skip routing nets: 0
[04/27 19:25:40   1402s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:25:40   1402s] #Start routing data preparation.
[04/27 19:25:40   1402s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:25:40   1402s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:25:40   1402s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:25:40   1402s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:25:40   1402s] #Voltage range [0.000 - 5.000] has 16444 nets.
[04/27 19:25:40   1402s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:25:40   1402s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:25:40   1402s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:25:41   1403s] #Regenerating Ggrids automatically.
[04/27 19:25:41   1403s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:25:41   1403s] #Using automatically generated G-grids.
[04/27 19:25:41   1403s] #Done routing data preparation.
[04/27 19:25:41   1403s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.35 (MB), peak = 1376.53 (MB)
[04/27 19:25:41   1403s] #Merging special wires...
[04/27 19:25:41   1404s] #
[04/27 19:25:41   1404s] #Connectivity extraction summary:
[04/27 19:25:41   1404s] #15659 (95.21%) nets are without wires.
[04/27 19:25:41   1404s] #787 nets are fixed|skipped|trivial (not extracted).
[04/27 19:25:41   1404s] #Total number of nets = 16446.
[04/27 19:25:41   1404s] #
[04/27 19:25:41   1404s] #Number of eco nets is 0
[04/27 19:25:41   1404s] #
[04/27 19:25:41   1404s] #Start data preparation...
[04/27 19:25:41   1404s] #
[04/27 19:25:41   1404s] #Data preparation is done on Thu Apr 27 19:25:41 2017
[04/27 19:25:41   1404s] #
[04/27 19:25:41   1404s] #Analyzing routing resource...
[04/27 19:25:42   1404s] #Routing resource analysis is done on Thu Apr 27 19:25:42 2017
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #  Resource Analysis:
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 19:25:42   1404s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 19:25:42   1404s] #  --------------------------------------------------------------
[04/27 19:25:42   1404s] #  Metal 1        H        1914           0       14520    36.54%
[04/27 19:25:42   1404s] #  Metal 2        V        2416           0       14520     0.00%
[04/27 19:25:42   1404s] #  Metal 3        H        1914           0       14520     0.00%
[04/27 19:25:42   1404s] #  --------------------------------------------------------------
[04/27 19:25:42   1404s] #  Total                   6244       0.00%       43560    12.18%
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1316.81 (MB), peak = 1376.53 (MB)
[04/27 19:25:42   1404s] #
[04/27 19:25:42   1404s] #start global routing iteration 1...
[04/27 19:25:43   1405s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.78 (MB), peak = 1376.53 (MB)
[04/27 19:25:43   1405s] #
[04/27 19:25:43   1405s] #start global routing iteration 2...
[04/27 19:25:44   1406s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1357.02 (MB), peak = 1376.53 (MB)
[04/27 19:25:44   1406s] #
[04/27 19:25:44   1406s] #start global routing iteration 3...
[04/27 19:25:45   1407s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.55 (MB), peak = 1376.53 (MB)
[04/27 19:25:45   1407s] #
[04/27 19:25:45   1407s] #start global routing iteration 4...
[04/27 19:25:46   1408s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.83 (MB), peak = 1376.53 (MB)
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Total number of trivial nets (e.g. < 2 pins) = 787 (skipped).
[04/27 19:25:46   1408s] #Total number of routable nets = 15659.
[04/27 19:25:46   1408s] #Total number of nets in the design = 16446.
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #15659 routable nets have only global wires.
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Routed nets constraints summary:
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #        Rules   Unconstrained  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #      Default           15659  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #        Total           15659  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Routing constraints summary of the whole design:
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #        Rules   Unconstrained  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #      Default           15659  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #        Total           15659  
[04/27 19:25:46   1408s] #-----------------------------
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #                 OverCon       OverCon       OverCon          
[04/27 19:25:46   1408s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/27 19:25:46   1408s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[04/27 19:25:46   1408s] #  ------------------------------------------------------------
[04/27 19:25:46   1408s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/27 19:25:46   1408s] #   Metal 2     68(0.47%)     20(0.14%)      1(0.01%)   (0.61%)
[04/27 19:25:46   1408s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/27 19:25:46   1408s] #  ------------------------------------------------------------
[04/27 19:25:46   1408s] #     Total     68(0.16%)     20(0.05%)      1(0.00%)   (0.21%)
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[04/27 19:25:46   1408s] #  Overflow after GR: 0.00% H + 0.61% V
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Complete Global Routing.
[04/27 19:25:46   1408s] #Total wire length = 3093598 um.
[04/27 19:25:46   1408s] #Total half perimeter of net bounding box = 2598956 um.
[04/27 19:25:46   1408s] #Total wire length on LAYER metal1 = 4930 um.
[04/27 19:25:46   1408s] #Total wire length on LAYER metal2 = 1595958 um.
[04/27 19:25:46   1408s] #Total wire length on LAYER metal3 = 1492710 um.
[04/27 19:25:46   1408s] #Total number of vias = 78244
[04/27 19:25:46   1408s] #Up-Via Summary (total 78244):
[04/27 19:25:46   1408s] #           
[04/27 19:25:46   1408s] #-----------------------
[04/27 19:25:46   1408s] #  Metal 1        48790
[04/27 19:25:46   1408s] #  Metal 2        29454
[04/27 19:25:46   1408s] #-----------------------
[04/27 19:25:46   1408s] #                 78244 
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Max overcon = 6 tracks.
[04/27 19:25:46   1408s] #Total overcon = 0.21%.
[04/27 19:25:46   1408s] #Worst layer Gcell overcon rate = 0.00%.
[04/27 19:25:46   1408s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1361.83 (MB), peak = 1376.53 (MB)
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #Connectivity extraction summary:
[04/27 19:25:46   1408s] #Total number of nets = 0.
[04/27 19:25:46   1408s] #
[04/27 19:25:46   1408s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.08 (MB), peak = 1376.53 (MB)
[04/27 19:25:46   1408s] #Start Track Assignment.
[04/27 19:25:49   1411s] #Done with 19581 horizontal wires in 1 hboxes and 21367 vertical wires in 1 hboxes.
[04/27 19:25:51   1413s] #Done with 5483 horizontal wires in 1 hboxes and 5906 vertical wires in 1 hboxes.
[04/27 19:25:52   1414s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 19:25:52   1414s] #
[04/27 19:25:52   1414s] #Track assignment summary:
[04/27 19:25:52   1414s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 19:25:52   1414s] #----------------------------------------------------
[04/27 19:25:52   1414s] #M1 	   4984.65 	127.97%  	  0.00%
[04/27 19:25:52   1414s] #M2 	1560110.62 	  0.21%  	  0.00%
[04/27 19:25:52   1414s] #M3 	1443670.87 	  0.18%  	  0.00%
[04/27 19:25:52   1414s] #----------------------------------------------------
[04/27 19:25:52   1414s] #All 	3008766.14  	  0.41% 	  0.00%
[04/27 19:25:52   1414s] #Complete Track Assignment.
[04/27 19:25:52   1414s] #Total wire length = 3284288 um.
[04/27 19:25:52   1414s] #Total half perimeter of net bounding box = 2598956 um.
[04/27 19:25:52   1414s] #Total wire length on LAYER metal1 = 179136 um.
[04/27 19:25:52   1414s] #Total wire length on LAYER metal2 = 1570822 um.
[04/27 19:25:52   1414s] #Total wire length on LAYER metal3 = 1534329 um.
[04/27 19:25:52   1414s] #Total number of vias = 78244
[04/27 19:25:52   1414s] #Up-Via Summary (total 78244):
[04/27 19:25:52   1414s] #           
[04/27 19:25:52   1414s] #-----------------------
[04/27 19:25:52   1414s] #  Metal 1        48790
[04/27 19:25:52   1414s] #  Metal 2        29454
[04/27 19:25:52   1414s] #-----------------------
[04/27 19:25:52   1414s] #                 78244 
[04/27 19:25:52   1414s] #
[04/27 19:25:52   1414s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1392.90 (MB), peak = 1392.90 (MB)
[04/27 19:25:52   1414s] #
[04/27 19:25:52   1414s] #Cpu time = 00:00:12
[04/27 19:25:52   1414s] #Elapsed time = 00:00:12
[04/27 19:25:52   1414s] #Increased memory = 87.60 (MB)
[04/27 19:25:52   1414s] #Total memory = 1392.90 (MB)
[04/27 19:25:52   1414s] #Peak memory = 1392.90 (MB)
[04/27 19:25:52   1414s] #
[04/27 19:25:52   1414s] #Connectivity extraction summary:
[04/27 19:25:52   1414s] #Total number of nets = 0.
[04/27 19:25:52   1414s] #
[04/27 19:25:52   1415s] #
[04/27 19:25:52   1415s] #Start Detail Routing..
[04/27 19:25:52   1415s] #start initial detail routing ...
[04/27 19:26:30   1452s] #    number of violations = 1
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #    By Layer and Type :
[04/27 19:26:30   1452s] #	          Short   Totals
[04/27 19:26:30   1452s] #	metal1        1        1
[04/27 19:26:30   1452s] #	Totals        1        1
[04/27 19:26:30   1452s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1372.82 (MB), peak = 1392.90 (MB)
[04/27 19:26:30   1452s] #start 1st optimization iteration ...
[04/27 19:26:30   1452s] #    number of violations = 0
[04/27 19:26:30   1452s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.82 (MB), peak = 1392.90 (MB)
[04/27 19:26:30   1452s] #Complete Detail Routing.
[04/27 19:26:30   1452s] #Total wire length = 3166430 um.
[04/27 19:26:30   1452s] #Total half perimeter of net bounding box = 2598956 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal1 = 409799 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal2 = 1618292 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal3 = 1138340 um.
[04/27 19:26:30   1452s] #Total number of vias = 83005
[04/27 19:26:30   1452s] #Up-Via Summary (total 83005):
[04/27 19:26:30   1452s] #           
[04/27 19:26:30   1452s] #-----------------------
[04/27 19:26:30   1452s] #  Metal 1        52060
[04/27 19:26:30   1452s] #  Metal 2        30945
[04/27 19:26:30   1452s] #-----------------------
[04/27 19:26:30   1452s] #                 83005 
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #Total number of DRC violations = 0
[04/27 19:26:30   1452s] #Cpu time = 00:00:38
[04/27 19:26:30   1452s] #Elapsed time = 00:00:38
[04/27 19:26:30   1452s] #Increased memory = -74.24 (MB)
[04/27 19:26:30   1452s] #Total memory = 1318.66 (MB)
[04/27 19:26:30   1452s] #Peak memory = 1392.90 (MB)
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #Connectivity extraction summary:
[04/27 19:26:30   1452s] #Total number of nets = 0.
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #Start Detail Routing..
[04/27 19:26:30   1452s] #start initial detail routing ...
[04/27 19:26:30   1452s] #    number of violations = 0
[04/27 19:26:30   1452s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.43 (MB), peak = 1392.90 (MB)
[04/27 19:26:30   1452s] #start 1st optimization iteration ...
[04/27 19:26:30   1452s] #    number of violations = 0
[04/27 19:26:30   1452s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.43 (MB), peak = 1392.90 (MB)
[04/27 19:26:30   1452s] #Complete Detail Routing.
[04/27 19:26:30   1452s] #Total wire length = 3166430 um.
[04/27 19:26:30   1452s] #Total half perimeter of net bounding box = 2598956 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal1 = 409799 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal2 = 1618292 um.
[04/27 19:26:30   1452s] #Total wire length on LAYER metal3 = 1138340 um.
[04/27 19:26:30   1452s] #Total number of vias = 83005
[04/27 19:26:30   1452s] #Up-Via Summary (total 83005):
[04/27 19:26:30   1452s] #           
[04/27 19:26:30   1452s] #-----------------------
[04/27 19:26:30   1452s] #  Metal 1        52060
[04/27 19:26:30   1452s] #  Metal 2        30945
[04/27 19:26:30   1452s] #-----------------------
[04/27 19:26:30   1452s] #                 83005 
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #Total number of DRC violations = 0
[04/27 19:26:30   1452s] #
[04/27 19:26:30   1452s] #start routing for process antenna violation fix ...
[04/27 19:26:30   1453s] #
[04/27 19:26:30   1453s] #Connectivity extraction summary:
[04/27 19:26:30   1453s] #Total number of nets = 0.
[04/27 19:26:30   1453s] #
[04/27 19:26:30   1453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.66 (MB), peak = 1392.90 (MB)
[04/27 19:26:30   1453s] #
[04/27 19:26:30   1453s] #Total wire length = 3166430 um.
[04/27 19:26:30   1453s] #Total half perimeter of net bounding box = 2598956 um.
[04/27 19:26:30   1453s] #Total wire length on LAYER metal1 = 409799 um.
[04/27 19:26:30   1453s] #Total wire length on LAYER metal2 = 1618292 um.
[04/27 19:26:30   1453s] #Total wire length on LAYER metal3 = 1138340 um.
[04/27 19:26:30   1453s] #Total number of vias = 83005
[04/27 19:26:30   1453s] #Up-Via Summary (total 83005):
[04/27 19:26:30   1453s] #           
[04/27 19:26:30   1453s] #-----------------------
[04/27 19:26:30   1453s] #  Metal 1        52060
[04/27 19:26:30   1453s] #  Metal 2        30945
[04/27 19:26:30   1453s] #-----------------------
[04/27 19:26:30   1453s] #                 83005 
[04/27 19:26:30   1453s] #
[04/27 19:26:30   1453s] #Total number of DRC violations = 0
[04/27 19:26:30   1453s] #
[04/27 19:26:30   1453s] #detailRoute Statistics:
[04/27 19:26:30   1453s] #Cpu time = 00:00:39
[04/27 19:26:30   1453s] #Elapsed time = 00:00:38
[04/27 19:26:30   1453s] #Increased memory = -73.82 (MB)
[04/27 19:26:30   1453s] #Total memory = 1319.08 (MB)
[04/27 19:26:30   1453s] #Peak memory = 1392.90 (MB)
[04/27 19:26:31   1453s] #
[04/27 19:26:31   1453s] #globalDetailRoute statistics:
[04/27 19:26:31   1453s] #Cpu time = 00:00:53
[04/27 19:26:31   1453s] #Elapsed time = 00:00:53
[04/27 19:26:31   1453s] #Increased memory = -159.59 (MB)
[04/27 19:26:31   1453s] #Total memory = 1211.59 (MB)
[04/27 19:26:31   1453s] #Peak memory = 1392.90 (MB)
[04/27 19:26:31   1453s] #Number of warnings = 1
[04/27 19:26:31   1453s] #Total number of warnings = 49
[04/27 19:26:31   1453s] #Number of fails = 0
[04/27 19:26:31   1453s] #Total number of fails = 0
[04/27 19:26:31   1453s] #Complete globalDetailRoute on Thu Apr 27 19:26:31 2017
[04/27 19:26:31   1453s] #
[04/27 19:26:31   1453s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
[04/27 19:26:31   1453s] <CMD> extractRC
[04/27 19:26:31   1453s] Extraction called for design 'Top_Level' of instances=365355 and nets=16446 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:26:31   1453s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:26:31   1453s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:26:31   1453s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:26:31   1453s] RC Extraction called in multi-corner(1) mode.
[04/27 19:26:31   1453s] Process corner(s) are loaded.
[04/27 19:26:31   1453s]  Corner: osu05
[04/27 19:26:31   1453s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:26:31   1453s] Assumed metal fill uses the following parameters:
[04/27 19:26:31   1453s]               Active Spacing      Min. Width
[04/27 19:26:31   1453s]                 [microns]         [microns]
[04/27 19:26:31   1453s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:26:31   1453s]   Layer M1        0.600             0.400 
[04/27 19:26:31   1453s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:26:31   1453s]   Layer M2        0.600             0.400 
[04/27 19:26:31   1453s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:26:31   1453s]   Layer M3        0.600             0.400 
[04/27 19:26:31   1453s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:26:31   1453s]       RC Corner Indexes            0   
[04/27 19:26:31   1453s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:26:31   1453s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:26:31   1453s] Resistance Scaling Factor    : 1.00000 
[04/27 19:26:31   1453s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:26:31   1453s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:26:31   1453s] Shrink Factor                : 1.00000
[04/27 19:26:31   1453s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:26:31   1453s] Initializing multi-corner capacitance tables ... 
[04/27 19:26:31   1453s] Initializing multi-corner resistance tables ...
[04/27 19:26:31   1453s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1634.2M)
[04/27 19:26:31   1454s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:26:32   1454s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1686.2M)
[04/27 19:26:32   1454s] Extracted 20.0018% (CPU Time= 0:00:00.6  MEM= 1686.2M)
[04/27 19:26:32   1454s] Extracted 30.0017% (CPU Time= 0:00:00.8  MEM= 1686.2M)
[04/27 19:26:32   1454s] Extracted 40.0016% (CPU Time= 0:00:01.1  MEM= 1686.2M)
[04/27 19:26:32   1455s] Extracted 50.0015% (CPU Time= 0:00:01.3  MEM= 1686.2M)
[04/27 19:26:33   1455s] Extracted 60.0014% (CPU Time= 0:00:01.4  MEM= 1686.2M)
[04/27 19:26:33   1455s] Extracted 70.0013% (CPU Time= 0:00:01.6  MEM= 1686.2M)
[04/27 19:26:33   1455s] Extracted 80.0012% (CPU Time= 0:00:01.8  MEM= 1690.2M)
[04/27 19:26:33   1455s] Extracted 90.0011% (CPU Time= 0:00:02.0  MEM= 1690.2M)
[04/27 19:26:33   1456s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1690.2M)
[04/27 19:26:33   1456s] Number of Extracted Resistors     : 187395
[04/27 19:26:33   1456s] Number of Extracted Ground Cap.   : 203051
[04/27 19:26:33   1456s] Number of Extracted Coupling Cap. : 195460
[04/27 19:26:33   1456s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:33   1456s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:26:33   1456s]  Corner: osu05
[04/27 19:26:33   1456s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1658.2M)
[04/27 19:26:33   1456s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:26:33   1456s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15658 times net's RC data read were performed.
[04/27 19:26:34   1456s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1662.160M)
[04/27 19:26:34   1456s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:34   1456s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1662.160M)
[04/27 19:26:34   1456s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 1662.160M)
[04/27 19:26:34   1456s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/27 19:26:34   1456s] <CMD> setOptMode -yieldEffort none
[04/27 19:26:34   1456s] <CMD> setOptMode -effort high
[04/27 19:26:34   1456s] <CMD> setOptMode -maxDensity 0.95
[04/27 19:26:34   1456s] <CMD> setOptMode -drcMargin 0.0
[04/27 19:26:34   1456s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[04/27 19:26:34   1456s] <CMD> setOptMode -simplifyNetlist false
[04/27 19:26:34   1456s] <CMD> setOptMode -usefulSkew false
[04/27 19:26:34   1456s] <CMD> optDesign -postRoute -incr
[04/27 19:26:34   1456s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/27 19:26:34   1456s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/27 19:26:34   1456s] #spOpts: mergeVia=F 
[04/27 19:26:34   1456s] Core basic site is core
[04/27 19:26:34   1456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:26:34   1457s] Summary for sequential cells idenfication: 
[04/27 19:26:34   1457s] Identified SBFF number: 3
[04/27 19:26:34   1457s] Identified MBFF number: 0
[04/27 19:26:34   1457s] Not identified SBFF number: 0
[04/27 19:26:34   1457s] Not identified MBFF number: 0
[04/27 19:26:34   1457s] Number of sequential cells which are not FFs: 1
[04/27 19:26:34   1457s] 
[04/27 19:26:34   1457s] #spOpts: mergeVia=F 
[04/27 19:26:35   1457s] GigaOpt running with 1 threads.
[04/27 19:26:35   1457s] Info: 1 threads available for lower-level modules during optimization.
[04/27 19:26:35   1457s] #spOpts: mergeVia=F 
[04/27 19:26:35   1457s] Initializing multi-corner capacitance tables ... 
[04/27 19:26:35   1457s] Initializing multi-corner resistance tables ...
[04/27 19:26:35   1457s] Effort level <high> specified for reg2reg path_group
[04/27 19:26:35   1458s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[04/27 19:26:35   1458s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[04/27 19:26:35   1458s] 			Cell PADVDD is dont_touch but not dont_use
[04/27 19:26:35   1458s] 			Cell PADNC is dont_touch but not dont_use
[04/27 19:26:35   1458s] 			Cell PADGND is dont_touch but not dont_use
[04/27 19:26:35   1458s] 			Cell PADFC is dont_touch but not dont_use
[04/27 19:26:35   1458s] 	...
[04/27 19:26:35   1458s] 	Reporting only the 20 first cells found...
[04/27 19:26:35   1458s] 
[04/27 19:26:35   1458s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1660.2M, totSessionCpu=0:24:18 **
[04/27 19:26:35   1458s] **INFO: DRVs not fixed with -incr option
[04/27 19:26:35   1458s] #Created 41 library cell signatures
[04/27 19:26:35   1458s] #Created 16446 NETS and 0 SPECIALNETS signatures
[04/27 19:26:35   1458s] #Created 365355 instance signatures
[04/27 19:26:35   1458s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.00 (MB), peak = 1392.90 (MB)
[04/27 19:26:36   1459s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1220.01 (MB), peak = 1392.90 (MB)
[04/27 19:26:36   1459s] Begin checking placement ... (start mem=1663.9M, init mem=1663.9M)
[04/27 19:26:37   1460s] *info: Placed = 365355        
[04/27 19:26:37   1460s] *info: Unplaced = 0           
[04/27 19:26:37   1460s] Placement Density:100.00%(32134464/32134464)
[04/27 19:26:37   1460s] Placement Density (including fixed std cells):100.00%(32134464/32134464)
[04/27 19:26:37   1460s] Finished checkPlace (cpu: total=0:00:01.3, vio checks=0:00:00.9; mem=1663.9M)
[04/27 19:26:37   1460s]  Initial DC engine is -> aae
[04/27 19:26:37   1460s]  
[04/27 19:26:37   1460s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/27 19:26:37   1460s]  
[04/27 19:26:37   1460s]  
[04/27 19:26:37   1460s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/27 19:26:37   1460s]  
[04/27 19:26:37   1460s] Reset EOS DB
[04/27 19:26:37   1460s] Ignoring AAE DB Resetting ...
[04/27 19:26:37   1460s]  Set Options for AAE Based Opt flow 
[04/27 19:26:37   1460s] *** optDesign -postRoute ***
[04/27 19:26:37   1460s] DRC Margin: user margin 0.0; extra margin 0
[04/27 19:26:37   1460s] Setup Target Slack: user slack 0
[04/27 19:26:37   1460s] Hold Target Slack: user slack 0
[04/27 19:26:37   1460s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[04/27 19:26:37   1460s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:37   1460s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1663.9M)
[04/27 19:26:38   1460s] Multi-VT timing optimization disabled based on library information.
[04/27 19:26:38   1460s] Summary for sequential cells idenfication: 
[04/27 19:26:38   1460s] Identified SBFF number: 3
[04/27 19:26:38   1460s] Identified MBFF number: 0
[04/27 19:26:38   1460s] Not identified SBFF number: 0
[04/27 19:26:38   1460s] Not identified MBFF number: 0
[04/27 19:26:38   1460s] Number of sequential cells which are not FFs: 1
[04/27 19:26:38   1460s] 
[04/27 19:26:38   1460s] ** INFO : this run is activating 'postRoute' automaton
[04/27 19:26:38   1460s] Extraction called for design 'Top_Level' of instances=365355 and nets=16446 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:26:38   1460s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:26:38   1460s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:26:38   1460s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:26:38   1460s] RC Extraction called in multi-corner(1) mode.
[04/27 19:26:38   1460s] Process corner(s) are loaded.
[04/27 19:26:38   1460s]  Corner: osu05
[04/27 19:26:38   1460s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:26:38   1460s] Assumed metal fill uses the following parameters:
[04/27 19:26:38   1460s]               Active Spacing      Min. Width
[04/27 19:26:38   1460s]                 [microns]         [microns]
[04/27 19:26:38   1460s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:26:38   1460s]   Layer M1        0.600             0.400 
[04/27 19:26:38   1460s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:26:38   1460s]   Layer M2        0.600             0.400 
[04/27 19:26:38   1460s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:26:38   1460s]   Layer M3        0.600             0.400 
[04/27 19:26:38   1460s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:26:38   1460s]       RC Corner Indexes            0   
[04/27 19:26:38   1460s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:26:38   1460s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:26:38   1460s] Resistance Scaling Factor    : 1.00000 
[04/27 19:26:38   1460s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:26:38   1460s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:26:38   1460s] Shrink Factor                : 1.00000
[04/27 19:26:38   1460s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:26:38   1460s] Initializing multi-corner capacitance tables ... 
[04/27 19:26:38   1460s] Initializing multi-corner resistance tables ...
[04/27 19:26:38   1461s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1652.1M)
[04/27 19:26:38   1461s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:26:38   1461s] Extracted 10.0019% (CPU Time= 0:00:00.5  MEM= 1704.2M)
[04/27 19:26:39   1461s] Extracted 20.0018% (CPU Time= 0:00:00.9  MEM= 1704.2M)
[04/27 19:26:39   1462s] Extracted 30.0017% (CPU Time= 0:00:01.1  MEM= 1704.2M)
[04/27 19:26:39   1462s] Extracted 40.0016% (CPU Time= 0:00:01.3  MEM= 1704.2M)
[04/27 19:26:39   1462s] Extracted 50.0015% (CPU Time= 0:00:01.4  MEM= 1704.2M)
[04/27 19:26:39   1462s] Extracted 60.0014% (CPU Time= 0:00:01.6  MEM= 1704.2M)
[04/27 19:26:39   1462s] Extracted 70.0013% (CPU Time= 0:00:01.8  MEM= 1704.2M)
[04/27 19:26:40   1462s] Extracted 80.0012% (CPU Time= 0:00:02.0  MEM= 1708.2M)
[04/27 19:26:40   1463s] Extracted 90.0011% (CPU Time= 0:00:02.2  MEM= 1708.2M)
[04/27 19:26:40   1463s] Extracted 100% (CPU Time= 0:00:02.4  MEM= 1708.2M)
[04/27 19:26:40   1463s] Number of Extracted Resistors     : 187395
[04/27 19:26:40   1463s] Number of Extracted Ground Cap.   : 203051
[04/27 19:26:40   1463s] Number of Extracted Coupling Cap. : 195460
[04/27 19:26:40   1463s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:40   1463s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:26:40   1463s]  Corner: osu05
[04/27 19:26:40   1463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1670.1M)
[04/27 19:26:40   1463s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:26:40   1463s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15658 times net's RC data read were performed.
[04/27 19:26:40   1463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1674.145M)
[04/27 19:26:40   1463s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:40   1463s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1674.145M)
[04/27 19:26:40   1463s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:02.0  MEM: 1674.145M)
[04/27 19:26:40   1463s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:26:40   1463s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1674.1M)
[04/27 19:26:41   1463s] Initializing multi-corner capacitance tables ... 
[04/27 19:26:41   1463s] Initializing multi-corner resistance tables ...
[04/27 19:26:41   1464s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:26:41   1464s] #################################################################################
[04/27 19:26:41   1464s] # Design Stage: PostRoute
[04/27 19:26:41   1464s] # Design Name: Top_Level
[04/27 19:26:41   1464s] # Design Mode: 90nm
[04/27 19:26:41   1464s] # Analysis Mode: MMMC OCV 
[04/27 19:26:41   1464s] # Parasitics Mode: SPEF/RCDB
[04/27 19:26:41   1464s] # Signoff Settings: SI On 
[04/27 19:26:41   1464s] #################################################################################
[04/27 19:26:41   1464s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:26:41   1464s] Setting infinite Tws ...
[04/27 19:26:41   1464s] First Iteration Infinite Tw... 
[04/27 19:26:41   1464s] Calculate early delays in OCV mode...
[04/27 19:26:41   1464s] Calculate late delays in OCV mode...
[04/27 19:26:41   1464s] Topological Sorting (CPU = 0:00:00.1, MEM = 1672.1M, InitMEM = 1672.1M)
[04/27 19:26:49   1472s] Total number of fetched objects 15658
[04/27 19:26:49   1472s] AAE_INFO-618: Total number of nets in the design is 16446,  95.2 percent of the nets selected for SI analysis
[04/27 19:26:50   1472s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[04/27 19:26:50   1472s] End delay calculation. (MEM=1717.26 CPU=0:00:07.8 REAL=0:00:08.0)
[04/27 19:26:50   1472s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:26:50   1472s] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1717.3M) ***
[04/27 19:26:50   1473s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1717.3M)
[04/27 19:26:50   1473s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:26:51   1473s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1717.3M)
[04/27 19:26:51   1473s] 
[04/27 19:26:51   1473s] Executing IPO callback for view pruning ..
[04/27 19:26:51   1473s] Starting SI iteration 2
[04/27 19:26:51   1473s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:26:51   1473s] Calculate early delays in OCV mode...
[04/27 19:26:51   1473s] Calculate late delays in OCV mode...
[04/27 19:26:51   1474s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:26:51   1474s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15658. 
[04/27 19:26:51   1474s] Total number of fetched objects 15658
[04/27 19:26:51   1474s] AAE_INFO-618: Total number of nets in the design is 16446,  0.1 percent of the nets selected for SI analysis
[04/27 19:26:51   1474s] End delay calculation. (MEM=1725.31 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:26:51   1474s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1725.3M) ***
[04/27 19:26:52   1474s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:24:35 mem=1725.3M)
[04/27 19:26:52   1475s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.093  | -0.093  |  1.489  |
|           TNS (ns):| -0.294  | -0.294  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1639.3M, totSessionCpu=0:24:36 **
[04/27 19:26:53   1475s] Setting latch borrow mode to budget during optimization.
[04/27 19:26:53   1476s] *** Timing NOT met, worst failing slack is -0.093
[04/27 19:26:53   1476s] *** Check timing (0:00:00.0)
[04/27 19:26:53   1476s] Begin: GigaOpt Optimization in WNS mode
[04/27 19:26:53   1476s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:26:53   1476s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:26:53   1476s] ### Creating PhyDesignMc. totSessionCpu=0:24:36 mem=1639.3M
[04/27 19:26:53   1476s] #spOpts: mergeVia=F 
[04/27 19:26:53   1476s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:37 mem=1639.3M
[04/27 19:26:53   1476s] ### Creating LA Mngr. totSessionCpu=0:24:37 mem=1639.3M
[04/27 19:26:54   1476s] ### Creating LA Mngr, finished. totSessionCpu=0:24:37 mem=1659.3M
[04/27 19:26:54   1477s] ### Creating LA Mngr. totSessionCpu=0:24:37 mem=1709.3M
[04/27 19:26:54   1477s] ### Creating LA Mngr, finished. totSessionCpu=0:24:37 mem=1709.3M
[04/27 19:26:55   1478s] *info: 1 clock net excluded
[04/27 19:26:55   1478s] *info: 2 special nets excluded.
[04/27 19:26:55   1478s] *info: 750 no-driver nets excluded.
[04/27 19:26:56   1478s] ** GigaOpt Optimizer WNS Slack -0.093 TNS Slack -0.294 Density 100.00
[04/27 19:26:56   1478s] Optimizer WNS Pass 0
[04/27 19:26:56   1479s] Active Path Group: reg2reg  
[04/27 19:26:56   1479s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:26:56   1479s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:26:56   1479s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:26:56   1479s] |  -0.093|   -0.093|  -0.294|   -0.294|   100.00%|   0:00:00.0| 1839.8M|     osu05|  reg2reg| EDC_DUT/E7/B2_reg[8]/D                   |
[04/27 19:26:57   1480s] |  -0.040|   -0.040|  -0.180|   -0.180|   100.00%|   0:00:01.0| 1858.9M|     osu05|  reg2reg| EDC_DUT/E7/B2_reg[8]/D                   |
[04/27 19:26:57   1480s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:26:57   1480s] 
[04/27 19:26:57   1480s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1858.9M) ***
[04/27 19:26:57   1480s] 
[04/27 19:26:57   1480s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1858.9M) ***
[04/27 19:26:57   1480s] ** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -0.180 Density 100.00
[04/27 19:26:57   1480s] Update Timing Windows (Threshold 0.066) ...
[04/27 19:26:57   1480s] Re Calculate Delays on 0 Nets
[04/27 19:26:57   1480s] 
[04/27 19:26:57   1480s] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1858.9M) ***
[04/27 19:26:57   1480s] *** Starting refinePlace (0:24:41 mem=1837.8M) ***
[04/27 19:26:57   1480s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:26:58   1480s] Starting refinePlace ...
[04/27 19:26:58   1481s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 19:26:58   1481s] Type 'man IMPSP-2002' for more detail.
[04/27 19:26:58   1481s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:26:58   1481s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1837.8MB
[04/27 19:26:58   1481s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1837.8MB) @(0:24:41 - 0:24:41).
[04/27 19:26:58   1481s] *** Finished refinePlace (0:24:41 mem=1837.8M) ***
[04/27 19:26:58   1481s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 19:26:58   1481s] End: GigaOpt Optimization in WNS mode
[04/27 19:26:58   1481s] Begin: GigaOpt Optimization in TNS mode
[04/27 19:26:58   1481s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:26:58   1481s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:26:58   1481s] ### Creating PhyDesignMc. totSessionCpu=0:24:41 mem=1690.1M
[04/27 19:26:58   1481s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:42 mem=1690.1M
[04/27 19:26:58   1481s] ### Creating LA Mngr. totSessionCpu=0:24:42 mem=1690.1M
[04/27 19:26:58   1481s] ### Creating LA Mngr, finished. totSessionCpu=0:24:42 mem=1690.1M
[04/27 19:26:59   1482s] *info: 1 clock net excluded
[04/27 19:26:59   1482s] *info: 2 special nets excluded.
[04/27 19:26:59   1482s] *info: 750 no-driver nets excluded.
[04/27 19:27:00   1483s] ** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -0.180 Density 100.00
[04/27 19:27:00   1483s] Optimizer TNS Opt
[04/27 19:27:01   1483s] Active Path Group: reg2reg  
[04/27 19:27:01   1483s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:01   1483s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:27:01   1483s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:01   1483s] |  -0.040|   -0.040|  -0.180|   -0.180|   100.00%|   0:00:00.0| 1847.6M|     osu05|  reg2reg| EDC_DUT/E7/B2_reg[8]/D                   |
[04/27 19:27:01   1484s] |  -0.040|   -0.040|  -0.180|   -0.180|   100.00%|   0:00:00.0| 1847.6M|     osu05|  reg2reg| EDC_DUT/E7/B2_reg[8]/D                   |
[04/27 19:27:01   1484s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:01   1484s] 
[04/27 19:27:01   1484s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1847.6M) ***
[04/27 19:27:01   1484s] 
[04/27 19:27:01   1484s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1847.6M) ***
[04/27 19:27:01   1484s] 
[04/27 19:27:01   1484s] *** Finish Post Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1847.6M) ***
[04/27 19:27:01   1484s] *** Starting refinePlace (0:24:45 mem=1806.6M) ***
[04/27 19:27:01   1484s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:27:01   1484s] Starting refinePlace ...
[04/27 19:27:01   1484s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[04/27 19:27:01   1484s] Type 'man IMPSP-2002' for more detail.
[04/27 19:27:01   1484s] Total net bbox length = 2.550e+06 (1.224e+06 1.326e+06) (ext = 1.208e+05)
[04/27 19:27:01   1484s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1806.6MB
[04/27 19:27:01   1484s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1806.6MB) @(0:24:45 - 0:24:45).
[04/27 19:27:01   1484s] *** Finished refinePlace (0:24:45 mem=1806.6M) ***
[04/27 19:27:01   1484s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[04/27 19:27:01   1484s] End: GigaOpt Optimization in TNS mode
[04/27 19:27:02   1485s]   Timing/DRV Snapshot: (REF)
[04/27 19:27:02   1485s]      Weighted WNS: -0.040
[04/27 19:27:02   1485s]       All  PG WNS: -0.040
[04/27 19:27:02   1485s]       High PG WNS: -0.040
[04/27 19:27:02   1485s]       All  PG TNS: -0.180
[04/27 19:27:02   1485s]       High PG TNS: -0.180
[04/27 19:27:02   1485s]          Tran DRV: 0
[04/27 19:27:02   1485s]           Cap DRV: 0
[04/27 19:27:02   1485s]        Fanout DRV: 0
[04/27 19:27:02   1485s]            Glitch: 0
[04/27 19:27:02   1485s]    Category Slack: { [L, -0.040] [H, -0.040] }
[04/27 19:27:02   1485s] 
[04/27 19:27:02   1485s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 19:27:02   1485s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/27 19:27:03   1485s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.040  | -0.040  |  1.489  |
|           TNS (ns):| -0.180  | -0.180  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1690.1M, totSessionCpu=0:24:46 **
[04/27 19:27:03   1486s] -routeWithEco false                      # bool, default=false
[04/27 19:27:03   1486s] -routeWithEco true                       # bool, default=false, user setting
[04/27 19:27:03   1486s] -routeSelectedNetOnly false              # bool, default=false
[04/27 19:27:03   1486s] -routeWithTimingDriven false             # bool, default=false
[04/27 19:27:03   1486s] -routeWithSiDriven false                 # bool, default=false
[04/27 19:27:03   1486s] 
[04/27 19:27:03   1486s] globalDetailRoute
[04/27 19:27:03   1486s] 
[04/27 19:27:03   1486s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:27:03   1486s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:27:03   1486s] #setNanoRouteMode -routeWithEco true
[04/27 19:27:03   1486s] #Start globalDetailRoute on Thu Apr 27 19:27:03 2017
[04/27 19:27:03   1486s] #
[04/27 19:27:03   1486s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15752 times net's RC data read were performed.
[04/27 19:27:03   1486s] ### Net info: total nets: 16446
[04/27 19:27:03   1486s] ### Net info: dirty nets: 7
[04/27 19:27:03   1486s] ### Net info: marked as disconnected nets: 0
[04/27 19:27:04   1487s] ### Net info: fully routed nets: 15652
[04/27 19:27:04   1487s] ### Net info: trivial (single pin) nets: 0
[04/27 19:27:04   1487s] ### Net info: unrouted nets: 787
[04/27 19:27:04   1487s] ### Net info: re-extraction nets: 7
[04/27 19:27:04   1487s] ### Net info: ignored nets: 0
[04/27 19:27:04   1487s] ### Net info: skip routing nets: 0
[04/27 19:27:04   1487s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:27:04   1487s] #Loading the last recorded routing design signature
[04/27 19:27:05   1489s] #Created 19 NETS and 0 SPECIALNETS new signatures
[04/27 19:27:06   1489s] #No placement changes detected since last routing
[04/27 19:27:06   1490s] #Start routing data preparation.
[04/27 19:27:06   1490s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:27:06   1490s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:27:06   1490s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:27:06   1490s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:27:06   1490s] #Voltage range [0.000 - 5.000] has 16444 nets.
[04/27 19:27:06   1490s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:27:06   1490s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:27:06   1490s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:27:07   1491s] #Regenerating Ggrids automatically.
[04/27 19:27:07   1491s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:27:07   1491s] #Using automatically generated G-grids.
[04/27 19:27:07   1491s] #Done routing data preparation.
[04/27 19:27:07   1491s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1383.47 (MB), peak = 1392.90 (MB)
[04/27 19:27:07   1491s] #Merging special wires...
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 5082.000 2611.500 ) on metal1 for NET AHB_DUT/II/FE_OCPN2390_FE_OFN1913_n310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 4966.800 2611.500 ) on metal1 for NET AHB_DUT/II/FE_OCPN2390_FE_OFN1913_n310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 5077.200 2617.500 ) on metal1 for NET AHB_DUT/start_raddr[23]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 4971.600 2617.500 ) on metal1 for NET AHB_DUT/start_raddr[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1851.600 2884.500 ) on metal1 for NET EDC_DUT/E7/sub_202/n5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1897.200 2647.500 ) on metal1 for NET EDC_DUT/E7/sub_202/n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1846.800 2890.500 ) on metal1 for NET EDC_DUT/E7/sub_202/FE_RN_950_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1894.800 2650.500 ) on metal1 for NET EDC_DUT/E7/sub_202/n9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/27 19:27:08   1491s] #
[04/27 19:27:08   1491s] #Connectivity extraction summary:
[04/27 19:27:08   1491s] #8 routed nets are extracted.
[04/27 19:27:08   1491s] #    7 (0.04%) extracted nets are partially routed.
[04/27 19:27:08   1491s] #15651 routed net(s) are imported.
[04/27 19:27:08   1491s] #787 nets are fixed|skipped|trivial (not extracted).
[04/27 19:27:08   1491s] #Total number of nets = 16446.
[04/27 19:27:08   1491s] #
[04/27 19:27:08   1491s] #Found 0 nets for post-route si or timing fixing.
[04/27 19:27:08   1491s] #Number of eco nets is 7
[04/27 19:27:08   1491s] #
[04/27 19:27:08   1491s] #Start data preparation...
[04/27 19:27:08   1491s] #
[04/27 19:27:08   1491s] #Data preparation is done on Thu Apr 27 19:27:08 2017
[04/27 19:27:08   1491s] #
[04/27 19:27:08   1491s] #Analyzing routing resource...
[04/27 19:27:09   1492s] #Routing resource analysis is done on Thu Apr 27 19:27:09 2017
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #  Resource Analysis:
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/27 19:27:09   1492s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/27 19:27:09   1492s] #  --------------------------------------------------------------
[04/27 19:27:09   1492s] #  Metal 1        H        1914           0       14520    36.54%
[04/27 19:27:09   1492s] #  Metal 2        V        2416           0       14520     0.00%
[04/27 19:27:09   1492s] #  Metal 3        H        1914           0       14520     0.00%
[04/27 19:27:09   1492s] #  --------------------------------------------------------------
[04/27 19:27:09   1492s] #  Total                   6244       0.00%       43560    12.18%
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1383.93 (MB), peak = 1392.90 (MB)
[04/27 19:27:09   1492s] #
[04/27 19:27:09   1492s] #start global routing iteration 1...
[04/27 19:27:09   1493s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.65 (MB), peak = 1392.90 (MB)
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Total number of trivial nets (e.g. < 2 pins) = 787 (skipped).
[04/27 19:27:09   1493s] #Total number of routable nets = 15659.
[04/27 19:27:09   1493s] #Total number of nets in the design = 16446.
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #7 routable nets have only global wires.
[04/27 19:27:09   1493s] #15652 routable nets have only detail routed wires.
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Routed nets constraints summary:
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #        Rules   Unconstrained  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #      Default               7  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #        Total               7  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Routing constraints summary of the whole design:
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #        Rules   Unconstrained  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #      Default           15659  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #        Total           15659  
[04/27 19:27:09   1493s] #-----------------------------
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #                 OverCon          
[04/27 19:27:09   1493s] #                  #Gcell    %Gcell
[04/27 19:27:09   1493s] #     Layer           (1)   OverCon
[04/27 19:27:09   1493s] #  --------------------------------
[04/27 19:27:09   1493s] #   Metal 1      0(0.00%)   (0.00%)
[04/27 19:27:09   1493s] #   Metal 2      0(0.00%)   (0.00%)
[04/27 19:27:09   1493s] #   Metal 3      0(0.00%)   (0.00%)
[04/27 19:27:09   1493s] #  --------------------------------
[04/27 19:27:09   1493s] #     Total      0(0.00%)   (0.00%)
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/27 19:27:09   1493s] #  Overflow after GR: 0.00% H + 0.00% V
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Complete Global Routing.
[04/27 19:27:09   1493s] #Total wire length = 3166399 um.
[04/27 19:27:09   1493s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:09   1493s] #Total wire length on LAYER metal1 = 409768 um.
[04/27 19:27:09   1493s] #Total wire length on LAYER metal2 = 1618292 um.
[04/27 19:27:09   1493s] #Total wire length on LAYER metal3 = 1138340 um.
[04/27 19:27:09   1493s] #Total number of vias = 83005
[04/27 19:27:09   1493s] #Up-Via Summary (total 83005):
[04/27 19:27:09   1493s] #           
[04/27 19:27:09   1493s] #-----------------------
[04/27 19:27:09   1493s] #  Metal 1        52060
[04/27 19:27:09   1493s] #  Metal 2        30945
[04/27 19:27:09   1493s] #-----------------------
[04/27 19:27:09   1493s] #                 83005 
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Max overcon = 0 track.
[04/27 19:27:09   1493s] #Total overcon = 0.00%.
[04/27 19:27:09   1493s] #Worst layer Gcell overcon rate = 0.00%.
[04/27 19:27:09   1493s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1392.07 (MB), peak = 1392.90 (MB)
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #Connectivity extraction summary:
[04/27 19:27:09   1493s] #Total number of nets = 0.
[04/27 19:27:09   1493s] #
[04/27 19:27:09   1493s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.74 (MB), peak = 1392.90 (MB)
[04/27 19:27:09   1493s] #Start Track Assignment.
[04/27 19:27:10   1493s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 19:27:10   1494s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/27 19:27:10   1494s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/27 19:27:10   1494s] #
[04/27 19:27:10   1494s] #Track assignment summary:
[04/27 19:27:10   1494s] #layer  (wire length)   (overlap)        (long ovlp) 
[04/27 19:27:10   1494s] #----------------------------------------------------
[04/27 19:27:10   1494s] #M1 	      0.00 	  0.00%  	  0.00%
[04/27 19:27:10   1494s] #M2 	      0.00 	  0.00%  	  0.00%
[04/27 19:27:10   1494s] #M3 	      0.00 	  0.00%  	  0.00%
[04/27 19:27:10   1494s] #----------------------------------------------------
[04/27 19:27:10   1494s] #All 	      0.00  	  0.00% 	  0.00%
[04/27 19:27:10   1494s] #Complete Track Assignment.
[04/27 19:27:10   1494s] #Total wire length = 3166399 um.
[04/27 19:27:10   1494s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:10   1494s] #Total wire length on LAYER metal1 = 409768 um.
[04/27 19:27:10   1494s] #Total wire length on LAYER metal2 = 1618292 um.
[04/27 19:27:10   1494s] #Total wire length on LAYER metal3 = 1138340 um.
[04/27 19:27:10   1494s] #Total number of vias = 83005
[04/27 19:27:10   1494s] #Up-Via Summary (total 83005):
[04/27 19:27:10   1494s] #           
[04/27 19:27:10   1494s] #-----------------------
[04/27 19:27:10   1494s] #  Metal 1        52060
[04/27 19:27:10   1494s] #  Metal 2        30945
[04/27 19:27:10   1494s] #-----------------------
[04/27 19:27:10   1494s] #                 83005 
[04/27 19:27:10   1494s] #
[04/27 19:27:10   1494s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1376.24 (MB), peak = 1392.90 (MB)
[04/27 19:27:10   1494s] #
[04/27 19:27:10   1494s] #Cpu time = 00:00:04
[04/27 19:27:10   1494s] #Elapsed time = 00:00:04
[04/27 19:27:10   1494s] #Increased memory = -10.27 (MB)
[04/27 19:27:10   1494s] #Total memory = 1376.24 (MB)
[04/27 19:27:10   1494s] #Peak memory = 1392.90 (MB)
[04/27 19:27:11   1494s] #
[04/27 19:27:11   1494s] #Connectivity extraction summary:
[04/27 19:27:11   1494s] #Total number of nets = 0.
[04/27 19:27:11   1494s] #
[04/27 19:27:11   1494s] #
[04/27 19:27:11   1494s] #Start Detail Routing..
[04/27 19:27:11   1494s] #start initial detail routing ...
[04/27 19:27:11   1495s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.5% required routing.
[04/27 19:27:11   1495s] #    number of violations = 0
[04/27 19:27:11   1495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.38 (MB), peak = 1393.38 (MB)
[04/27 19:27:11   1495s] #start 1st optimization iteration ...
[04/27 19:27:11   1495s] #    number of violations = 0
[04/27 19:27:11   1495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.49 (MB), peak = 1393.50 (MB)
[04/27 19:27:11   1495s] #Complete Detail Routing.
[04/27 19:27:11   1495s] #Total wire length = 3166412 um.
[04/27 19:27:11   1495s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:11   1495s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:11   1495s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:11   1495s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:11   1495s] #Total number of vias = 83003
[04/27 19:27:11   1495s] #Up-Via Summary (total 83003):
[04/27 19:27:11   1495s] #           
[04/27 19:27:11   1495s] #-----------------------
[04/27 19:27:11   1495s] #  Metal 1        52057
[04/27 19:27:11   1495s] #  Metal 2        30946
[04/27 19:27:11   1495s] #-----------------------
[04/27 19:27:11   1495s] #                 83003 
[04/27 19:27:11   1495s] #
[04/27 19:27:11   1495s] #Total number of DRC violations = 0
[04/27 19:27:11   1495s] #Cpu time = 00:00:01
[04/27 19:27:11   1495s] #Elapsed time = 00:00:01
[04/27 19:27:11   1495s] #Increased memory = 0.08 (MB)
[04/27 19:27:11   1495s] #Total memory = 1376.32 (MB)
[04/27 19:27:11   1495s] #Peak memory = 1393.92 (MB)
[04/27 19:27:12   1495s] #
[04/27 19:27:12   1495s] #Connectivity extraction summary:
[04/27 19:27:12   1495s] #Total number of nets = 0.
[04/27 19:27:12   1495s] #
[04/27 19:27:12   1495s] #
[04/27 19:27:12   1495s] #Start Detail Routing..
[04/27 19:27:12   1495s] #start initial detail routing ...
[04/27 19:27:12   1495s] #    number of violations = 0
[04/27 19:27:12   1495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.09 (MB), peak = 1393.92 (MB)
[04/27 19:27:12   1495s] #start 1st optimization iteration ...
[04/27 19:27:12   1495s] #    number of violations = 0
[04/27 19:27:12   1495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.09 (MB), peak = 1393.92 (MB)
[04/27 19:27:12   1495s] #Complete Detail Routing.
[04/27 19:27:12   1496s] #Total wire length = 3166412 um.
[04/27 19:27:12   1496s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:12   1496s] #Total number of vias = 83003
[04/27 19:27:12   1496s] #Up-Via Summary (total 83003):
[04/27 19:27:12   1496s] #           
[04/27 19:27:12   1496s] #-----------------------
[04/27 19:27:12   1496s] #  Metal 1        52057
[04/27 19:27:12   1496s] #  Metal 2        30946
[04/27 19:27:12   1496s] #-----------------------
[04/27 19:27:12   1496s] #                 83003 
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #Total number of DRC violations = 0
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #start routing for process antenna violation fix ...
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #Connectivity extraction summary:
[04/27 19:27:12   1496s] #Total number of nets = 0.
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1376.32 (MB), peak = 1393.92 (MB)
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #Total wire length = 3166412 um.
[04/27 19:27:12   1496s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:12   1496s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:12   1496s] #Total number of vias = 83003
[04/27 19:27:12   1496s] #Up-Via Summary (total 83003):
[04/27 19:27:12   1496s] #           
[04/27 19:27:12   1496s] #-----------------------
[04/27 19:27:12   1496s] #  Metal 1        52057
[04/27 19:27:12   1496s] #  Metal 2        30946
[04/27 19:27:12   1496s] #-----------------------
[04/27 19:27:12   1496s] #                 83003 
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #Total number of DRC violations = 0
[04/27 19:27:12   1496s] #
[04/27 19:27:12   1496s] #detailRoute Statistics:
[04/27 19:27:12   1496s] #Cpu time = 00:00:02
[04/27 19:27:12   1496s] #Elapsed time = 00:00:02
[04/27 19:27:12   1496s] #Increased memory = 0.50 (MB)
[04/27 19:27:12   1496s] #Total memory = 1376.74 (MB)
[04/27 19:27:12   1496s] #Peak memory = 1393.92 (MB)
[04/27 19:27:12   1496s] #Updating routing design signature
[04/27 19:27:12   1496s] #Created 41 library cell signatures
[04/27 19:27:12   1496s] #Created 16446 NETS and 0 SPECIALNETS signatures
[04/27 19:27:12   1496s] #Created 365355 instance signatures
[04/27 19:27:12   1496s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.82 (MB), peak = 1393.92 (MB)
[04/27 19:27:13   1498s] #Save design signature : cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1388.86 (MB), peak = 1393.92 (MB)
[04/27 19:27:14   1498s] #
[04/27 19:27:14   1498s] #globalDetailRoute statistics:
[04/27 19:27:14   1498s] #Cpu time = 00:00:13
[04/27 19:27:14   1498s] #Elapsed time = 00:00:11
[04/27 19:27:14   1498s] #Increased memory = -12.30 (MB)
[04/27 19:27:14   1498s] #Total memory = 1261.08 (MB)
[04/27 19:27:14   1498s] #Peak memory = 1393.92 (MB)
[04/27 19:27:14   1498s] #Number of warnings = 9
[04/27 19:27:14   1498s] #Total number of warnings = 58
[04/27 19:27:14   1498s] #Number of fails = 0
[04/27 19:27:14   1498s] #Total number of fails = 0
[04/27 19:27:14   1498s] #Complete globalDetailRoute on Thu Apr 27 19:27:14 2017
[04/27 19:27:14   1498s] #
[04/27 19:27:14   1498s] **optDesign ... cpu = 0:00:41, real = 0:00:39, mem = 1669.6M, totSessionCpu=0:24:59 **
[04/27 19:27:14   1498s] -routeWithEco false                      # bool, default=false
[04/27 19:27:14   1498s] -routeSelectedNetOnly false              # bool, default=false
[04/27 19:27:14   1498s] -routeWithTimingDriven false             # bool, default=false
[04/27 19:27:14   1498s] -routeWithSiDriven false                 # bool, default=false
[04/27 19:27:14   1498s] Extraction called for design 'Top_Level' of instances=365355 and nets=16446 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:27:14   1498s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:27:14   1498s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:27:14   1498s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:27:14   1498s] RC Extraction called in multi-corner(1) mode.
[04/27 19:27:14   1498s] Process corner(s) are loaded.
[04/27 19:27:14   1498s]  Corner: osu05
[04/27 19:27:14   1498s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:27:14   1498s] Assumed metal fill uses the following parameters:
[04/27 19:27:14   1498s]               Active Spacing      Min. Width
[04/27 19:27:14   1498s]                 [microns]         [microns]
[04/27 19:27:14   1498s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:27:14   1498s]   Layer M1        0.600             0.400 
[04/27 19:27:14   1498s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:27:14   1498s]   Layer M2        0.600             0.400 
[04/27 19:27:14   1498s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:27:14   1498s]   Layer M3        0.600             0.400 
[04/27 19:27:14   1498s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:27:14   1498s]       RC Corner Indexes            0   
[04/27 19:27:14   1498s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:27:14   1498s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:27:14   1498s] Resistance Scaling Factor    : 1.00000 
[04/27 19:27:14   1498s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:27:14   1498s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:27:14   1498s] Shrink Factor                : 1.00000
[04/27 19:27:14   1498s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:27:14   1499s] Initializing multi-corner capacitance tables ... 
[04/27 19:27:14   1499s] Initializing multi-corner resistance tables ...
[04/27 19:27:14   1499s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1669.6M)
[04/27 19:27:14   1499s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:27:14   1499s] Extracted 10.0018% (CPU Time= 0:00:00.4  MEM= 1721.6M)
[04/27 19:27:15   1499s] Extracted 20.0016% (CPU Time= 0:00:00.6  MEM= 1721.6M)
[04/27 19:27:15   1499s] Extracted 30.0014% (CPU Time= 0:00:00.8  MEM= 1721.6M)
[04/27 19:27:15   1499s] Extracted 40.0012% (CPU Time= 0:00:00.9  MEM= 1721.6M)
[04/27 19:27:15   1500s] Extracted 50.002% (CPU Time= 0:00:01.1  MEM= 1721.6M)
[04/27 19:27:15   1500s] Extracted 60.0018% (CPU Time= 0:00:01.2  MEM= 1721.6M)
[04/27 19:27:15   1500s] Extracted 70.0016% (CPU Time= 0:00:01.4  MEM= 1721.6M)
[04/27 19:27:16   1500s] Extracted 80.0014% (CPU Time= 0:00:01.6  MEM= 1725.6M)
[04/27 19:27:16   1500s] Extracted 90.0012% (CPU Time= 0:00:01.8  MEM= 1725.6M)
[04/27 19:27:16   1501s] Extracted 100% (CPU Time= 0:00:02.0  MEM= 1725.6M)
[04/27 19:27:16   1501s] Number of Extracted Resistors     : 187394
[04/27 19:27:16   1501s] Number of Extracted Ground Cap.   : 203050
[04/27 19:27:16   1501s] Number of Extracted Coupling Cap. : 195448
[04/27 19:27:16   1501s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:27:16   1501s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:27:16   1501s]  Corner: osu05
[04/27 19:27:16   1501s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1693.6M)
[04/27 19:27:16   1501s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:27:16   1501s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15658 times net's RC data read were performed.
[04/27 19:27:16   1501s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1701.582M)
[04/27 19:27:16   1501s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:27:16   1501s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1701.582M)
[04/27 19:27:16   1501s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 1701.582M)
[04/27 19:27:16   1501s] **optDesign ... cpu = 0:00:43, real = 0:00:41, mem = 1669.6M, totSessionCpu=0:25:01 **
[04/27 19:27:16   1501s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:27:16   1501s] Begin IPO call back ...
[04/27 19:27:17   1501s] End IPO call back ...
[04/27 19:27:17   1501s] #################################################################################
[04/27 19:27:17   1501s] # Design Stage: PostRoute
[04/27 19:27:17   1501s] # Design Name: Top_Level
[04/27 19:27:17   1501s] # Design Mode: 90nm
[04/27 19:27:17   1501s] # Analysis Mode: MMMC OCV 
[04/27 19:27:17   1501s] # Parasitics Mode: SPEF/RCDB
[04/27 19:27:17   1501s] # Signoff Settings: SI On 
[04/27 19:27:17   1501s] #################################################################################
[04/27 19:27:17   1502s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:27:17   1502s] Setting infinite Tws ...
[04/27 19:27:17   1502s] First Iteration Infinite Tw... 
[04/27 19:27:17   1502s] Calculate early delays in OCV mode...
[04/27 19:27:17   1502s] Calculate late delays in OCV mode...
[04/27 19:27:17   1502s] Topological Sorting (CPU = 0:00:00.1, MEM = 1673.7M, InitMEM = 1671.3M)
[04/27 19:27:17   1502s] Initializing multi-corner capacitance tables ... 
[04/27 19:27:17   1502s] Initializing multi-corner resistance tables ...
[04/27 19:27:17   1502s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:27:17   1502s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1690.1M)
[04/27 19:27:17   1502s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:27:25   1509s] Total number of fetched objects 15658
[04/27 19:27:25   1509s] AAE_INFO-618: Total number of nets in the design is 16446,  95.2 percent of the nets selected for SI analysis
[04/27 19:27:25   1510s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[04/27 19:27:25   1510s] End delay calculation. (MEM=1737.97 CPU=0:00:07.6 REAL=0:00:07.0)
[04/27 19:27:25   1510s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:27:25   1510s] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1738.0M) ***
[04/27 19:27:26   1511s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1738.0M)
[04/27 19:27:26   1511s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:27:26   1511s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1738.0M)
[04/27 19:27:26   1511s] Starting SI iteration 2
[04/27 19:27:26   1511s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:27:27   1511s] Calculate early delays in OCV mode...
[04/27 19:27:27   1511s] Calculate late delays in OCV mode...
[04/27 19:27:27   1511s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:27:27   1511s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15658. 
[04/27 19:27:27   1511s] Total number of fetched objects 15658
[04/27 19:27:27   1511s] AAE_INFO-618: Total number of nets in the design is 16446,  0.1 percent of the nets selected for SI analysis
[04/27 19:27:27   1511s] End delay calculation. (MEM=1746.02 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:27:27   1511s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1746.0M) ***
[04/27 19:27:28   1512s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:25:13 mem=1746.0M)
[04/27 19:27:28   1512s] **optDesign ... cpu = 0:00:55, real = 0:00:53, mem = 1670.1M, totSessionCpu=0:25:13 **
[04/27 19:27:28   1513s] *** Timing NOT met, worst failing slack is -0.026
[04/27 19:27:28   1513s] *** Check timing (0:00:00.0)
[04/27 19:27:28   1513s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/27 19:27:28   1513s] Info: 1 clock net  excluded from IPO operation.
[04/27 19:27:28   1513s] PhyDesignGrid: maxLocalDensity 0.98
[04/27 19:27:28   1513s] ### Creating PhyDesignMc. totSessionCpu=0:25:13 mem=1670.1M
[04/27 19:27:28   1513s] #spOpts: mergeVia=F 
[04/27 19:27:28   1513s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:13 mem=1670.1M
[04/27 19:27:28   1513s] ### Creating LA Mngr. totSessionCpu=0:25:14 mem=1670.1M
[04/27 19:27:28   1513s] ### Creating LA Mngr, finished. totSessionCpu=0:25:14 mem=1670.1M
[04/27 19:27:29   1514s] *info: 1 clock net excluded
[04/27 19:27:29   1514s] *info: 2 special nets excluded.
[04/27 19:27:30   1514s] *info: 750 no-driver nets excluded.
[04/27 19:27:30   1515s] ** GigaOpt Optimizer WNS Slack -0.026 TNS Slack -0.143 Density 100.00
[04/27 19:27:30   1515s] Optimizer TNS Opt
[04/27 19:27:31   1515s] Active Path Group: reg2reg  
[04/27 19:27:31   1515s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:31   1515s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                 |
[04/27 19:27:31   1515s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:31   1515s] |  -0.026|   -0.026|  -0.143|   -0.143|   100.00%|   0:00:00.0| 1836.9M|     osu05|  reg2reg| AHB_DUT/II/start_raddr_reg[23]/D         |
[04/27 19:27:31   1515s] |  -0.026|   -0.026|  -0.143|   -0.143|   100.00%|   0:00:00.0| 1836.9M|     osu05|  reg2reg| AHB_DUT/II/start_raddr_reg[23]/D         |
[04/27 19:27:31   1515s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------------------------+
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1836.9M) ***
[04/27 19:27:31   1515s]   Timing Snapshot: (TGT)
[04/27 19:27:31   1515s]      Weighted WNS: -0.026
[04/27 19:27:31   1515s]       All  PG WNS: -0.026
[04/27 19:27:31   1515s]       High PG WNS: -0.026
[04/27 19:27:31   1515s]       All  PG TNS: -0.143
[04/27 19:27:31   1515s]       High PG TNS: -0.143
[04/27 19:27:31   1515s]    Category Slack: { [L, -0.026] [H, -0.026] }
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] Checking setup slack degradation ...
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] Recovery Manager:
[04/27 19:27:31   1515s]   Low  Effort WNS Jump: 0.000 (REF: -0.040, TGT: -0.026, Threshold: 0.150) - Skip
[04/27 19:27:31   1515s]   High Effort WNS Jump: 0.000 (REF: -0.040, TGT: -0.026, Threshold: 0.075) - Skip
[04/27 19:27:31   1515s]   Low  Effort TNS Jump: 0.000 (REF: -0.180, TGT: -0.143, Threshold: 25.000) - Disabled
[04/27 19:27:31   1515s]   High Effort TNS Jump: 0.000 (REF: -0.180, TGT: -0.143, Threshold: 25.000) - Disabled
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1836.9M) ***
[04/27 19:27:31   1515s] 
[04/27 19:27:31   1515s] *** Finish Post Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1836.9M) ***
[04/27 19:27:31   1516s] End: GigaOpt Optimization in post-eco TNS mode
[04/27 19:27:31   1516s] Running postRoute recovery in postEcoRoute mode
[04/27 19:27:31   1516s] **optDesign ... cpu = 0:00:58, real = 0:00:56, mem = 1700.1M, totSessionCpu=0:25:16 **
[04/27 19:27:32   1516s]   Timing/DRV Snapshot: (TGT)
[04/27 19:27:32   1516s]      Weighted WNS: -0.026
[04/27 19:27:32   1516s]       All  PG WNS: -0.026
[04/27 19:27:32   1516s]       High PG WNS: -0.026
[04/27 19:27:32   1516s]       All  PG TNS: -0.143
[04/27 19:27:32   1516s]       High PG TNS: -0.143
[04/27 19:27:32   1516s]          Tran DRV: 0
[04/27 19:27:32   1516s]           Cap DRV: 0
[04/27 19:27:32   1516s]        Fanout DRV: 0
[04/27 19:27:32   1516s]            Glitch: 0
[04/27 19:27:32   1516s]    Category Slack: { [L, -0.026] [H, -0.026] }
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] Checking setup slack degradation ...
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] Recovery Manager:
[04/27 19:27:32   1516s]   Low  Effort WNS Jump: 0.000 (REF: -0.040, TGT: -0.026, Threshold: 0.150) - Skip
[04/27 19:27:32   1516s]   High Effort WNS Jump: 0.000 (REF: -0.040, TGT: -0.026, Threshold: 0.075) - Skip
[04/27 19:27:32   1516s]   Low  Effort TNS Jump: 0.000 (REF: -0.180, TGT: -0.143, Threshold: 25.000) - Disabled
[04/27 19:27:32   1516s]   High Effort TNS Jump: 0.000 (REF: -0.180, TGT: -0.143, Threshold: 25.000) - Disabled
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] Checking DRV degradation...
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] Recovery Manager:
[04/27 19:27:32   1516s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:27:32   1516s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:27:32   1516s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:27:32   1516s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/27 19:27:32   1516s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1700.10M, totSessionCpu=0:25:17).
[04/27 19:27:32   1516s] **optDesign ... cpu = 0:00:59, real = 0:00:57, mem = 1700.1M, totSessionCpu=0:25:17 **
[04/27 19:27:32   1516s] 
[04/27 19:27:32   1516s] Latch borrow mode reset to max_borrow
[04/27 19:27:32   1517s] Reported timing to dir ./timingReports
[04/27 19:27:32   1517s] **optDesign ... cpu = 0:00:59, real = 0:00:57, mem = 1700.1M, totSessionCpu=0:25:17 **
[04/27 19:27:32   1517s] Begin: glitch net info
[04/27 19:27:32   1517s] glitch slack range: number of glitch nets
[04/27 19:27:32   1517s] glitch slack < -0.32 : 0
[04/27 19:27:32   1517s] -0.32 < glitch slack < -0.28 : 0
[04/27 19:27:32   1517s] -0.28 < glitch slack < -0.24 : 0
[04/27 19:27:32   1517s] -0.24 < glitch slack < -0.2 : 0
[04/27 19:27:32   1517s] -0.2 < glitch slack < -0.16 : 0
[04/27 19:27:32   1517s] -0.16 < glitch slack < -0.12 : 0
[04/27 19:27:32   1517s] -0.12 < glitch slack < -0.08 : 0
[04/27 19:27:32   1517s] -0.08 < glitch slack < -0.04 : 0
[04/27 19:27:32   1517s] -0.04 < glitch slack : 0
[04/27 19:27:32   1517s] End: glitch net info
[04/27 19:27:34   1519s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  1.489  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:00:59, mem = 1700.1M, totSessionCpu=0:25:19 **
[04/27 19:27:34   1519s]  ReSet Options after AAE Based Opt flow 
[04/27 19:27:34   1519s] *** Finished optDesign ***
[04/27 19:27:34   1519s] 
[04/27 19:27:34   1519s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:02)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.4 real=0:00:05.4)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.5 real=0:00:21.3)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:12.9 real=0:00:11.3)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.7 real=0:00:11.6)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.4 real=0:00:03.3)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[04/27 19:27:34   1519s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/27 19:27:34   1519s] Info: pop threads available for lower-level modules during optimization.
[04/27 19:27:34   1519s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:27:34   1519s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15657 times net's RC data read were performed.
[04/27 19:27:34   1519s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1700.1M)
[04/27 19:27:34   1519s] <CMD> addFiller -cell FILL -prefix FIL -fillBoundary
[04/27 19:27:34   1519s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[04/27 19:27:34   1519s] Type 'man IMPSP-5217' for more detail.
[04/27 19:27:35   1519s] Core basic site is core
[04/27 19:27:35   1519s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/27 19:27:35   1519s]   Signal wire search tree: 187670 elements. (cpu=0:00:00.1, mem=0.0M)
[04/27 19:27:35   1520s] *INFO: Adding fillers to top-module.
[04/27 19:27:35   1520s] *INFO:   Added 0 filler inst of any cell-type.
[04/27 19:27:36   1520s] <CMD> ecoRoute
[04/27 19:27:36   1520s] 
[04/27 19:27:36   1520s] globalDetailRoute
[04/27 19:27:36   1520s] 
[04/27 19:27:36   1520s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/27 19:27:36   1520s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/27 19:27:36   1520s] #setNanoRouteMode -routeWithEco true
[04/27 19:27:36   1520s] #Start globalDetailRoute on Thu Apr 27 19:27:36 2017
[04/27 19:27:36   1520s] #
[04/27 19:27:36   1521s] ### Net info: total nets: 16446
[04/27 19:27:36   1521s] ### Net info: dirty nets: 0
[04/27 19:27:36   1521s] ### Net info: marked as disconnected nets: 0
[04/27 19:27:37   1522s] ### Net info: fully routed nets: 15659
[04/27 19:27:37   1522s] ### Net info: trivial (single pin) nets: 0
[04/27 19:27:37   1522s] ### Net info: unrouted nets: 787
[04/27 19:27:37   1522s] ### Net info: re-extraction nets: 0
[04/27 19:27:37   1522s] ### Net info: ignored nets: 0
[04/27 19:27:37   1522s] ### Net info: skip routing nets: 0
[04/27 19:27:38   1522s] #NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
[04/27 19:27:38   1522s] #Start routing data preparation.
[04/27 19:27:38   1522s] #Minimum voltage of a net in the design = 0.000.
[04/27 19:27:38   1522s] #Maximum voltage of a net in the design = 5.000.
[04/27 19:27:38   1522s] #Voltage range [0.000 - 0.000] has 1 net.
[04/27 19:27:38   1522s] #Voltage range [5.000 - 5.000] has 1 net.
[04/27 19:27:38   1522s] #Voltage range [0.000 - 5.000] has 16444 nets.
[04/27 19:27:38   1522s] # metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
[04/27 19:27:38   1522s] # metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
[04/27 19:27:38   1522s] # metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
[04/27 19:27:39   1524s] #Regenerating Ggrids automatically.
[04/27 19:27:39   1524s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
[04/27 19:27:39   1524s] #Using automatically generated G-grids.
[04/27 19:27:39   1524s] #Done routing data preparation.
[04/27 19:27:39   1524s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1349.23 (MB), peak = 1393.92 (MB)
[04/27 19:27:39   1524s] #Merging special wires...
[04/27 19:27:39   1524s] #
[04/27 19:27:39   1524s] #Connectivity extraction summary:
[04/27 19:27:39   1524s] #Total number of nets = 0.
[04/27 19:27:39   1524s] #
[04/27 19:27:39   1524s] #WARNING (NRGR-22) Design is already detail routed.
[04/27 19:27:40   1524s] #
[04/27 19:27:40   1524s] #Connectivity extraction summary:
[04/27 19:27:40   1524s] #Total number of nets = 0.
[04/27 19:27:40   1524s] #
[04/27 19:27:40   1524s] #Cpu time = 00:00:02
[04/27 19:27:40   1524s] #Elapsed time = 00:00:02
[04/27 19:27:40   1524s] #Increased memory = 10.67 (MB)
[04/27 19:27:40   1524s] #Total memory = 1350.01 (MB)
[04/27 19:27:40   1524s] #Peak memory = 1393.92 (MB)
[04/27 19:27:40   1524s] #
[04/27 19:27:40   1524s] #Connectivity extraction summary:
[04/27 19:27:40   1524s] #Total number of nets = 0.
[04/27 19:27:40   1524s] #
[04/27 19:27:40   1525s] #
[04/27 19:27:40   1525s] #Start Detail Routing..
[04/27 19:27:40   1525s] #start initial detail routing ...
[04/27 19:27:40   1525s] #    number of violations = 0
[04/27 19:27:40   1525s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.27 (MB), peak = 1393.92 (MB)
[04/27 19:27:40   1525s] #start 1st optimization iteration ...
[04/27 19:27:40   1525s] #    number of violations = 0
[04/27 19:27:40   1525s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.39 (MB), peak = 1393.92 (MB)
[04/27 19:27:40   1525s] #Complete Detail Routing.
[04/27 19:27:40   1525s] #Total wire length = 3166412 um.
[04/27 19:27:40   1525s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:40   1525s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:40   1525s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:40   1525s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:40   1525s] #Total number of vias = 83003
[04/27 19:27:40   1525s] #Up-Via Summary (total 83003):
[04/27 19:27:40   1525s] #           
[04/27 19:27:40   1525s] #-----------------------
[04/27 19:27:40   1525s] #  Metal 1        52057
[04/27 19:27:40   1525s] #  Metal 2        30946
[04/27 19:27:40   1525s] #-----------------------
[04/27 19:27:40   1525s] #                 83003 
[04/27 19:27:40   1525s] #
[04/27 19:27:40   1525s] #Total number of DRC violations = 0
[04/27 19:27:40   1525s] #Cpu time = 00:00:01
[04/27 19:27:40   1525s] #Elapsed time = 00:00:01
[04/27 19:27:40   1525s] #Increased memory = 1.61 (MB)
[04/27 19:27:40   1525s] #Total memory = 1351.62 (MB)
[04/27 19:27:40   1525s] #Peak memory = 1393.92 (MB)
[04/27 19:27:40   1525s] #
[04/27 19:27:40   1525s] #Connectivity extraction summary:
[04/27 19:27:40   1525s] #Total number of nets = 0.
[04/27 19:27:40   1525s] #
[04/27 19:27:41   1525s] #
[04/27 19:27:41   1525s] #Start Detail Routing..
[04/27 19:27:41   1525s] #start initial detail routing ...
[04/27 19:27:41   1525s] #    number of violations = 0
[04/27 19:27:41   1525s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.41 (MB), peak = 1393.92 (MB)
[04/27 19:27:41   1525s] #start 1st optimization iteration ...
[04/27 19:27:41   1525s] #    number of violations = 0
[04/27 19:27:41   1525s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.41 (MB), peak = 1393.92 (MB)
[04/27 19:27:41   1525s] #Complete Detail Routing.
[04/27 19:27:41   1525s] #Total wire length = 3166412 um.
[04/27 19:27:41   1525s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:41   1525s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:41   1525s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:41   1525s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:41   1525s] #Total number of vias = 83003
[04/27 19:27:41   1525s] #Up-Via Summary (total 83003):
[04/27 19:27:41   1525s] #           
[04/27 19:27:41   1525s] #-----------------------
[04/27 19:27:41   1525s] #  Metal 1        52057
[04/27 19:27:41   1525s] #  Metal 2        30946
[04/27 19:27:41   1525s] #-----------------------
[04/27 19:27:41   1525s] #                 83003 
[04/27 19:27:41   1525s] #
[04/27 19:27:41   1525s] #Total number of DRC violations = 0
[04/27 19:27:41   1525s] #
[04/27 19:27:41   1525s] #start routing for process antenna violation fix ...
[04/27 19:27:41   1526s] #
[04/27 19:27:41   1526s] #Connectivity extraction summary:
[04/27 19:27:41   1526s] #Total number of nets = 0.
[04/27 19:27:41   1526s] #
[04/27 19:27:41   1526s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.64 (MB), peak = 1393.92 (MB)
[04/27 19:27:41   1526s] #
[04/27 19:27:41   1526s] #Total wire length = 3166412 um.
[04/27 19:27:41   1526s] #Total half perimeter of net bounding box = 2598988 um.
[04/27 19:27:41   1526s] #Total wire length on LAYER metal1 = 409736 um.
[04/27 19:27:41   1526s] #Total wire length on LAYER metal2 = 1618327 um.
[04/27 19:27:41   1526s] #Total wire length on LAYER metal3 = 1138349 um.
[04/27 19:27:41   1526s] #Total number of vias = 83003
[04/27 19:27:41   1526s] #Up-Via Summary (total 83003):
[04/27 19:27:41   1526s] #           
[04/27 19:27:41   1526s] #-----------------------
[04/27 19:27:41   1526s] #  Metal 1        52057
[04/27 19:27:41   1526s] #  Metal 2        30946
[04/27 19:27:41   1526s] #-----------------------
[04/27 19:27:41   1526s] #                 83003 
[04/27 19:27:41   1526s] #
[04/27 19:27:41   1526s] #Total number of DRC violations = 0
[04/27 19:27:41   1526s] #
[04/27 19:27:41   1526s] #detailRoute Statistics:
[04/27 19:27:41   1526s] #Cpu time = 00:00:02
[04/27 19:27:41   1526s] #Elapsed time = 00:00:02
[04/27 19:27:41   1526s] #Increased memory = 2.05 (MB)
[04/27 19:27:41   1526s] #Total memory = 1352.06 (MB)
[04/27 19:27:41   1526s] #Peak memory = 1393.92 (MB)
[04/27 19:27:42   1526s] #
[04/27 19:27:42   1526s] #globalDetailRoute statistics:
[04/27 19:27:42   1526s] #Cpu time = 00:00:06
[04/27 19:27:42   1526s] #Elapsed time = 00:00:06
[04/27 19:27:42   1526s] #Increased memory = -50.30 (MB)
[04/27 19:27:42   1526s] #Total memory = 1261.59 (MB)
[04/27 19:27:42   1526s] #Peak memory = 1393.92 (MB)
[04/27 19:27:42   1526s] #Number of warnings = 2
[04/27 19:27:42   1526s] #Total number of warnings = 60
[04/27 19:27:42   1526s] #Number of fails = 0
[04/27 19:27:42   1526s] #Total number of fails = 0
[04/27 19:27:42   1526s] #Complete globalDetailRoute on Thu Apr 27 19:27:42 2017
[04/27 19:27:42   1526s] #
[04/27 19:27:42   1526s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/27 19:27:42   1526s] VERIFY_CONNECTIVITY use new engine.
[04/27 19:27:42   1526s] 
[04/27 19:27:42   1526s] ******** Start: VERIFY CONNECTIVITY ********
[04/27 19:27:42   1526s] Start Time: Thu Apr 27 19:27:42 2017
[04/27 19:27:42   1526s] 
[04/27 19:27:42   1526s] Design Name: Top_Level
[04/27 19:27:42   1526s] Database Units: 1000
[04/27 19:27:42   1526s] Design Boundary: (0.0000, 0.0000) (5798.4000, 5742.0000)
[04/27 19:27:42   1526s] Error Limit = 1000; Warning Limit = 50
[04/27 19:27:42   1526s] Check all nets
[04/27 19:27:42   1526s] **** 19:27:42 **** Processed 5000 nets.
[04/27 19:27:42   1527s] **** 19:27:42 **** Processed 10000 nets.
[04/27 19:27:42   1527s] **** 19:27:42 **** Processed 15000 nets.
[04/27 19:27:44   1528s] 
[04/27 19:27:44   1528s] Begin Summary 
[04/27 19:27:44   1528s]   Found no problems or warnings.
[04/27 19:27:44   1528s] End Summary
[04/27 19:27:44   1528s] 
[04/27 19:27:44   1528s] End Time: Thu Apr 27 19:27:44 2017
[04/27 19:27:44   1528s] Time Elapsed: 0:00:02.0
[04/27 19:27:44   1528s] 
[04/27 19:27:44   1528s] ******** End: VERIFY CONNECTIVITY ********
[04/27 19:27:44   1528s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/27 19:27:44   1528s]   (CPU Time: 0:00:01.8  MEM: -0.555M)
[04/27 19:27:44   1528s] 
[04/27 19:27:44   1528s] <CMD> verify_drc
[04/27 19:27:44   1528s]  *** Starting Verify DRC (MEM: 1674.6) ***
[04/27 19:27:44   1528s] 
[04/27 19:27:44   1528s]   VERIFY DRC ...... Starting Verification
[04/27 19:27:44   1528s]   VERIFY DRC ...... Initializing
[04/27 19:27:44   1528s]   VERIFY DRC ...... Deleting Existing Violations
[04/27 19:27:44   1528s]   VERIFY DRC ...... Creating Sub-Areas
[04/27 19:27:44   1528s]   VERIFY DRC ...... Using new threading
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 1 of 100
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 2 of 100
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 3 of 100
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 4 of 100
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/27 19:27:44   1528s]   VERIFY DRC ...... Sub-Area : 5 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 6 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 7 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 8 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 9 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 10 of 100
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/27 19:27:44   1529s]   VERIFY DRC ...... Sub-Area : 11 of 100
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 12 of 100
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 13 of 100
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 14 of 100
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/27 19:27:45   1529s]   VERIFY DRC ...... Sub-Area : 15 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 16 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 17 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 18 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 19 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 20 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 21 of 100
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/27 19:27:45   1530s]   VERIFY DRC ...... Sub-Area : 22 of 100
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 23 of 100
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 24 of 100
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 25 of 100
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/27 19:27:46   1530s]   VERIFY DRC ...... Sub-Area : 26 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 27 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 28 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 29 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 30 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 31 of 100
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/27 19:27:46   1531s]   VERIFY DRC ...... Sub-Area : 32 of 100
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 33 of 100
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 34 of 100
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/27 19:27:47   1531s]   VERIFY DRC ...... Sub-Area : 35 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 36 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 37 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 38 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 39 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 40 of 100
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/27 19:27:47   1532s]   VERIFY DRC ...... Sub-Area : 41 of 100
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 42 of 100
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 43 of 100
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 44 of 100
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/27 19:27:48   1532s]   VERIFY DRC ...... Sub-Area : 45 of 100
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 46 of 100
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 47 of 100
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 48 of 100
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 49 of 100
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/27 19:27:48   1533s]   VERIFY DRC ...... Sub-Area : 50 of 100
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 51 of 100
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 52 of 100
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 53 of 100
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/27 19:27:49   1533s]   VERIFY DRC ...... Sub-Area : 54 of 100
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 55 of 100
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 56 of 100
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 57 of 100
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 58 of 100
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/27 19:27:49   1534s]   VERIFY DRC ...... Sub-Area : 59 of 100
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 60 of 100
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 61 of 100
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 62 of 100
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/27 19:27:50   1534s]   VERIFY DRC ...... Sub-Area : 63 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 64 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 65 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 66 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 67 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 68 of 100
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[04/27 19:27:50   1535s]   VERIFY DRC ...... Sub-Area : 69 of 100
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 70 of 100
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 71 of 100
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 72 of 100
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[04/27 19:27:51   1535s]   VERIFY DRC ...... Sub-Area : 73 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 74 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 75 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 76 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 77 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 78 of 100
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[04/27 19:27:51   1536s]   VERIFY DRC ...... Sub-Area : 79 of 100
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 80 of 100
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 81 of 100
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 82 of 100
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 83 of 100
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[04/27 19:27:52   1536s]   VERIFY DRC ...... Sub-Area : 84 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 85 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 86 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 87 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 88 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 89 of 100
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[04/27 19:27:52   1537s]   VERIFY DRC ...... Sub-Area : 90 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 91 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 92 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 93 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 94 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 95 of 100
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[04/27 19:27:53   1537s]   VERIFY DRC ...... Sub-Area : 96 of 100
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 97 of 100
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 98 of 100
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 99 of 100
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 100 of 100
[04/27 19:27:53   1538s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[04/27 19:27:53   1538s] 
[04/27 19:27:53   1538s]   Verification Complete : 0 Viols.
[04/27 19:27:53   1538s] 
[04/27 19:27:53   1538s]  *** End Verify DRC (CPU: 0:00:09.7  ELAPSED TIME: 9.00  MEM: 48.7M) ***
[04/27 19:27:53   1538s] 
[04/27 19:27:53   1538s] <CMD> streamOut final.gds2 -mapFile gds2_innovus.map -outputMacros -stripes 1 -units 1000 -mode ALL
[04/27 19:27:53   1538s] Parse map file...
[04/27 19:27:53   1538s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIA object is(are) specified in map file 'gds2_innovus.map'. A VIA object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): poly cc or remove VIA construct(s) from the map file for the following layer(s): metal1.
[04/27 19:27:53   1538s] Type 'man IMPOGDS-399' for more detail.
[04/27 19:27:53   1538s] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (metal1) of a VIAFILL object is(are) specified in map file 'gds2_innovus.map'. A VIAFILL object needs 3 layers (poly cc metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): poly cc or remove VIAFILL construct(s) from the map file for the following layer(s): metal1.
[04/27 19:27:53   1538s] Type 'man IMPOGDS-399' for more detail.
[04/27 19:27:53   1538s] Writing GDSII file ...
[04/27 19:27:53   1538s] 	****** db unit per micron = 1000 ******
[04/27 19:27:53   1538s] 	****** output gds2 file unit per micron = 1000 ******
[04/27 19:27:53   1538s] 	****** unit scaling factor = 1 ******
[04/27 19:27:53   1538s] Output for instance
[04/27 19:27:53   1538s] Output for bump
[04/27 19:27:53   1538s] Output for physical terminals
[04/27 19:27:53   1538s] Output for logical terminals
[04/27 19:27:53   1538s] Output for regular nets
[04/27 19:27:54   1538s] Output for special nets and metal fills
[04/27 19:27:54   1538s] Output for via structure generation
[04/27 19:27:54   1538s] Statistics for GDS generated (version 3)
[04/27 19:27:54   1538s] ----------------------------------------
[04/27 19:27:54   1538s] Stream Out Layer Mapping Information:
[04/27 19:27:54   1538s] GDS Layer Number          GDS Layer Name
[04/27 19:27:54   1538s] ----------------------------------------
[04/27 19:27:54   1538s]     49                            metal1
[04/27 19:27:54   1538s]     50                               via
[04/27 19:27:54   1538s]     51                            metal2
[04/27 19:27:54   1538s]     61                              via2
[04/27 19:27:54   1538s]     62                            metal3
[04/27 19:27:54   1538s]     49                            metal1
[04/27 19:27:54   1538s]     51                            metal2
[04/27 19:27:54   1538s]     62                            metal3
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Stream Out Information Processed for GDS version 3:
[04/27 19:27:54   1538s] Units: 1000 DBU
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Object                             Count
[04/27 19:27:54   1538s] ----------------------------------------
[04/27 19:27:54   1538s] Instances                         365355
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Ports/Pins                           196
[04/27 19:27:54   1538s]     metal layer metal2                69
[04/27 19:27:54   1538s]     metal layer metal3               127
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Nets                              104664
[04/27 19:27:54   1538s]     metal layer metal1             32231
[04/27 19:27:54   1538s]     metal layer metal2             54008
[04/27 19:27:54   1538s]     metal layer metal3             18425
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s]     Via Instances                  83003
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Special Nets                         573
[04/27 19:27:54   1538s]     metal layer metal1               570
[04/27 19:27:54   1538s]     metal layer metal2                 3
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s]     Via Instances                    386
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Metal Fills                            0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s]     Via Instances                      0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Metal FillOPCs                         0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s]     Via Instances                      0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Text                                 197
[04/27 19:27:54   1538s]     metal layer metal1                 1
[04/27 19:27:54   1538s]     metal layer metal2                69
[04/27 19:27:54   1538s]     metal layer metal3               127
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Blockages                              0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Custom Text                            0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Custom Box                             0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Trim Metal                             0
[04/27 19:27:54   1538s] 
[04/27 19:27:54   1538s] Output for cells
[04/27 19:27:54   1538s] **WARN: (IMPOGDS-1176):	There are 78 empty cells. Check innovus.log# for the details.
[04/27 19:27:54   1538s]   It is probably because your mapping file does not contain corresponding rules.
[04/27 19:27:54   1538s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[04/27 19:27:54   1538s] ######Streamout is finished!
[04/27 19:27:54   1538s] <CMD> saveNetlist -excludeLeafCell final.v
[04/27 19:27:54   1538s] Writing Netlist "final.v" ...
[04/27 19:27:54   1538s] <CMD> rcOut -spf final.dspf
[04/27 19:27:54   1538s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
[04/27 19:27:54   1538s] Type 'man IMPDC-495' for more detail.
[04/27 19:27:54   1538s] 
[04/27 19:28:11   1541s] <CMD> fit
[04/27 19:28:23   1542s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/27 19:28:23   1542s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_Level_postRoute -outDir timingReports
[04/27 19:28:24   1542s]  Reset EOS DB
[04/27 19:28:24   1542s] Ignoring AAE DB Resetting ...
[04/27 19:28:24   1542s] Extraction called for design 'Top_Level' of instances=365355 and nets=16446 using extraction engine 'postRoute' at effort level 'low' .
[04/27 19:28:24   1542s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/27 19:28:24   1542s] Type 'man IMPEXT-3530' for more detail.
[04/27 19:28:24   1542s] PostRoute (effortLevel low) RC Extraction called for design Top_Level.
[04/27 19:28:24   1542s] RC Extraction called in multi-corner(1) mode.
[04/27 19:28:24   1542s] Process corner(s) are loaded.
[04/27 19:28:24   1542s]  Corner: osu05
[04/27 19:28:24   1542s] extractDetailRC Option : -outfile /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[04/27 19:28:24   1542s] Assumed metal fill uses the following parameters:
[04/27 19:28:24   1542s]               Active Spacing      Min. Width
[04/27 19:28:24   1542s]                 [microns]         [microns]
[04/27 19:28:24   1542s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[04/27 19:28:24   1542s]   Layer M1        0.600             0.400 
[04/27 19:28:24   1542s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[04/27 19:28:24   1542s]   Layer M2        0.600             0.400 
[04/27 19:28:24   1542s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[04/27 19:28:24   1542s]   Layer M3        0.600             0.400 
[04/27 19:28:24   1542s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[04/27 19:28:24   1542s]       RC Corner Indexes            0   
[04/27 19:28:24   1542s] Capacitance Scaling Factor   : 1.00000 
[04/27 19:28:24   1542s] Coupling Cap. Scaling Factor : 1.00000 
[04/27 19:28:24   1542s] Resistance Scaling Factor    : 1.00000 
[04/27 19:28:24   1542s] Clock Cap. Scaling Factor    : 1.00000 
[04/27 19:28:24   1542s] Clock Res. Scaling Factor    : 1.00000 
[04/27 19:28:24   1542s] Shrink Factor                : 1.00000
[04/27 19:28:24   1542s] RC extraction is honoring NDR for assume metal fill.
[04/27 19:28:24   1543s] Initializing multi-corner capacitance tables ... 
[04/27 19:28:24   1543s] Initializing multi-corner resistance tables ...
[04/27 19:28:24   1543s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1722.2M)
[04/27 19:28:24   1543s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for storing RC.
[04/27 19:28:24   1543s] Extracted 10.0018% (CPU Time= 0:00:00.7  MEM= 1762.3M)
[04/27 19:28:25   1544s] Extracted 20.0016% (CPU Time= 0:00:01.0  MEM= 1762.3M)
[04/27 19:28:25   1544s] Extracted 30.0014% (CPU Time= 0:00:01.2  MEM= 1762.3M)
[04/27 19:28:25   1544s] Extracted 40.0012% (CPU Time= 0:00:01.4  MEM= 1762.3M)
[04/27 19:28:25   1544s] Extracted 50.002% (CPU Time= 0:00:01.5  MEM= 1762.3M)
[04/27 19:28:25   1544s] Extracted 60.0018% (CPU Time= 0:00:01.7  MEM= 1762.3M)
[04/27 19:28:26   1544s] Extracted 70.0016% (CPU Time= 0:00:01.8  MEM= 1762.3M)
[04/27 19:28:26   1545s] Extracted 80.0014% (CPU Time= 0:00:02.1  MEM= 1766.3M)
[04/27 19:28:26   1545s] Extracted 90.0012% (CPU Time= 0:00:02.3  MEM= 1766.3M)
[04/27 19:28:26   1545s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 1766.3M)
[04/27 19:28:26   1545s] Number of Extracted Resistors     : 187394
[04/27 19:28:26   1545s] Number of Extracted Ground Cap.   : 203050
[04/27 19:28:26   1545s] Number of Extracted Coupling Cap. : 195448
[04/27 19:28:26   1545s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:28:26   1545s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/27 19:28:26   1545s]  Corner: osu05
[04/27 19:28:26   1545s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1712.8M)
[04/27 19:28:26   1545s] Creating parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb_Filter.rcdb.d' for storing RC.
[04/27 19:28:26   1545s] Closing parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d'. 15658 times net's RC data read were performed.
[04/27 19:28:26   1545s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1720.773M)
[04/27 19:28:26   1545s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:28:27   1545s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1720.773M)
[04/27 19:28:27   1545s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:03.0  MEM: 1720.773M)
[04/27 19:28:27   1546s] Starting SI iteration 1 using Infinite Timing Windows
[04/27 19:28:27   1546s] Begin IPO call back ...
[04/27 19:28:28   1547s] End IPO call back ...
[04/27 19:28:28   1547s] #################################################################################
[04/27 19:28:28   1547s] # Design Stage: PostRoute
[04/27 19:28:28   1547s] # Design Name: Top_Level
[04/27 19:28:28   1547s] # Design Mode: 90nm
[04/27 19:28:28   1547s] # Analysis Mode: MMMC OCV 
[04/27 19:28:28   1547s] # Parasitics Mode: SPEF/RCDB
[04/27 19:28:28   1547s] # Signoff Settings: SI On 
[04/27 19:28:28   1547s] #################################################################################
[04/27 19:28:28   1547s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:28:28   1547s] Setting infinite Tws ...
[04/27 19:28:28   1547s] First Iteration Infinite Tw... 
[04/27 19:28:28   1547s] Calculate early delays in OCV mode...
[04/27 19:28:28   1547s] Calculate late delays in OCV mode...
[04/27 19:28:28   1547s] Topological Sorting (CPU = 0:00:00.1, MEM = 1696.4M, InitMEM = 1696.4M)
[04/27 19:28:28   1547s] Initializing multi-corner capacitance tables ... 
[04/27 19:28:28   1547s] Initializing multi-corner resistance tables ...
[04/27 19:28:28   1547s] Opening parasitic data file '/tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/Top_Level_14487_Iw37VN.rcdb.d' for reading.
[04/27 19:28:28   1547s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1712.7M)
[04/27 19:28:28   1547s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:28:36   1555s] Total number of fetched objects 15658
[04/27 19:28:36   1555s] AAE_INFO-618: Total number of nets in the design is 16446,  95.2 percent of the nets selected for SI analysis
[04/27 19:28:36   1555s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[04/27 19:28:36   1555s] End delay calculation. (MEM=1749.49 CPU=0:00:07.9 REAL=0:00:08.0)
[04/27 19:28:36   1555s] Save waveform /tmp/innovus_temp_14487_ecegrid-thin2.ecn.purdue.edu_mg163_cVE4DI/.AAE_hJacBw/.AAE_14487/waveform.data...
[04/27 19:28:36   1555s] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1749.5M) ***
[04/27 19:28:37   1556s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1749.5M)
[04/27 19:28:37   1556s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/27 19:28:37   1556s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1749.5M)
[04/27 19:28:37   1556s] Starting SI iteration 2
[04/27 19:28:37   1556s] AAE_INFO: 1 threads acquired from CTE.
[04/27 19:28:37   1556s] Calculate early delays in OCV mode...
[04/27 19:28:37   1556s] Calculate late delays in OCV mode...
[04/27 19:28:38   1557s] Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
[04/27 19:28:38   1557s] Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 15658. 
[04/27 19:28:38   1557s] Total number of fetched objects 15658
[04/27 19:28:38   1557s] AAE_INFO-618: Total number of nets in the design is 16446,  0.1 percent of the nets selected for SI analysis
[04/27 19:28:38   1557s] End delay calculation. (MEM=1757.54 CPU=0:00:00.3 REAL=0:00:00.0)
[04/27 19:28:38   1557s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1757.5M) ***
[04/27 19:28:38   1557s] Effort level <high> specified for reg2reg path_group
[04/27 19:28:39   1558s] Begin: glitch net info
[04/27 19:28:39   1558s] glitch slack range: number of glitch nets
[04/27 19:28:39   1558s] glitch slack < -0.32 : 0
[04/27 19:28:39   1558s] -0.32 < glitch slack < -0.28 : 0
[04/27 19:28:39   1558s] -0.28 < glitch slack < -0.24 : 0
[04/27 19:28:39   1558s] -0.24 < glitch slack < -0.2 : 0
[04/27 19:28:39   1558s] -0.2 < glitch slack < -0.16 : 0
[04/27 19:28:39   1558s] -0.16 < glitch slack < -0.12 : 0
[04/27 19:28:39   1558s] -0.12 < glitch slack < -0.08 : 0
[04/27 19:28:39   1558s] -0.08 < glitch slack < -0.04 : 0
[04/27 19:28:39   1558s] -0.04 < glitch slack : 0
[04/27 19:28:39   1558s] End: glitch net info
[04/27 19:28:40   1559s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  1.489  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  4301   |  2171   |  2325   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.579%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[04/27 19:28:41   1559s] Total CPU time: 17.05 sec
[04/27 19:28:41   1559s] Total Real time: 18.0 sec
[04/27 19:28:41   1559s] Total Memory Usage: 1660.761719 Mbytes
[04/27 19:28:41   1559s] Reset AAE Options
[04/27 19:29:17   1564s] 
[04/27 19:29:17   1564s] *** Memory Usage v#1 (Current mem = 1660.762M, initial mem = 166.582M) ***
