<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA_基本概念 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="基于正点原子相关教程整理。后续不再声明。 概述  专用集成电路ASIC： 内部电路连接固定，因此逻辑功能固定； 设计制造成本高，周期长； 可编程逻辑器件PLD： 内部单元连接可编程，可得到不同逻辑功能。 基本原理：任何逻辑函数式都可变换与&#x2F;或表达式，即任一逻辑函数都能用一级与&#x2F;或逻辑电路实现。  简单PLD（SPLD） 复杂PLD（CPLD） 现场可编程门阵列FPGA    FPGA应用领域：">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA_基本概念">
<meta property="og:url" content="http://example.com/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="基于正点原子相关教程整理。后续不再声明。 概述  专用集成电路ASIC： 内部电路连接固定，因此逻辑功能固定； 设计制造成本高，周期长； 可编程逻辑器件PLD： 内部单元连接可编程，可得到不同逻辑功能。 基本原理：任何逻辑函数式都可变换与&#x2F;或表达式，即任一逻辑函数都能用一级与&#x2F;或逻辑电路实现。  简单PLD（SPLD） 复杂PLD（CPLD） 现场可编程门阵列FPGA    FPGA应用领域：">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-12-03T01:00:15.000Z">
<meta property="article:modified_time" content="2024-03-08T09:25:11.849Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA_基本概念',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-03-08 17:25:11'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/private_img/cover.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="YILON"><span class="site-name">YILON</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA_基本概念</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-03T01:00:15.000Z" title="发表于 2023-12-03 09:00:15">2023-12-03</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-03-08T09:25:11.849Z" title="更新于 2024-03-08 17:25:11">2024-03-08</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA_基本概念"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>基于<a target="_blank" rel="noopener" href="http://www.openedv.com/docs/boards/fpga/index.html">正点原子</a>相关教程整理。后续不再声明。</p>
<h1>概述</h1>
<ul>
<li>专用集成电路ASIC：<br>
内部电路连接固定，因此逻辑功能固定；<br>
设计制造成本高，周期长；</li>
<li>可编程逻辑器件PLD：<br>
内部单元连接可编程，可得到不同逻辑功能。<br>
基本原理：任何逻辑函数式都可变换与/或表达式，即任一逻辑函数都能用一级与/或逻辑电路实现。
<ul>
<li>简单PLD（SPLD）</li>
<li>复杂PLD（CPLD）</li>
<li>现场可编程门阵列FPGA</li>
</ul>
</li>
</ul>
<p>FPGA应用领域：</p>
<ul>
<li>通信</li>
<li>数字信号处理</li>
<li>视频图像处理</li>
<li>高速接口设计</li>
<li>AI</li>
<li>IC验证</li>
</ul>
<h1>主要厂家与型号</h1>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/413840098">参考链接</a></p>
<h2 id="赛灵思Xilinx-被AMD收购"><a target="_blank" rel="noopener" href="https://china.xilinx.com/content/xilinx/en.html">赛灵思Xilinx</a>(被AMD收购)</h2>
<p>按工艺节点，可分为：</p>
<ul>
<li>16nm(UltraScale+ Series)<br>
<img src="./Xilinx_UltraScale+%E7%B3%BB%E5%88%97.png" alt="Xilinx_UltraScale+系列">
<ul>
<li>ARTIX UltraScale+</li>
<li>KINTEX UltraScale+</li>
<li>VIRTEX UltraScale+</li>
</ul>
</li>
<li>20nm(UltraScale Series)<br>
<img src="./Xilinx_UltraScale%E7%B3%BB%E5%88%97.png" alt="Xilinx_UltraScale系列">
<ul>
<li>KINTEX UltraScale</li>
<li>VIRTEX UltraScale</li>
</ul>
</li>
<li>28nm(7 Series)：支持至2035<br>
<img src="./Xilinx_7%E7%B3%BB%E5%88%97.png" alt="Xilinx_7系列">
<ul>
<li>SPARTAN 7：<br>
系列中价格、功耗和尺寸最低、设计难度也最低，<br>
适用于低端应用，比如协议转换、桥接、传感器融合、嵌入式视觉应用等领域。</li>
<li>ARTIX 7：<br>
相对Spartan7系列增加了串行收发器等高级硬核模块，逻辑容量也更大，<br>
特别适用于软件定义无线电和低端无线回程等功耗敏感型应用。</li>
<li>KINTEX 7：在所有系列中拥有最佳的性价比，能满足中低端、以及部分高端应用需求。</li>
<li>VIRTEX 7：只在高端应用中使用。</li>
</ul>
</li>
<li>45nm(6 Series)：支持至2030
<ul>
<li>SPARTAN 6</li>
</ul>
</li>
</ul>
<p>AMD对那些成本优化的FPGA归了一类：</p>
<ul>
<li>Spartan 6：优化 I/O</li>
<li>Spartan 7：用于 I/O 优化，每瓦性能最高</li>
<li>Artix 7： 用于收发器优化和最高 DSP 带宽</li>
<li>Zynq 7000：自适应 SoC 通过可扩展的处理器集成实现系统优化</li>
<li>Artix UltraScale+：用于高 I/O 带宽和 DSP 计算的 FPGA</li>
</ul>
<h2 id="阿尔特拉Altera（被intel收购）"><a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/programmable.html">阿尔特拉Altera</a>（被intel收购）</h2>
<ul>
<li>
<p>Agilex：可实现定向加速。</p>
<ul>
<li><img src="./Altera_Agilex%E7%B3%BB%E5%88%97.png" alt="Altera_Agilex系列"></li>
</ul>
</li>
<li>
<p>Stratix：高性能产品。<br>
<img src="./Altera_Stratix%E7%B3%BB%E5%88%97.png" alt="Altera_Stratix系列"></p>
<ul>
<li>Stratix 10</li>
<li>Stratix V</li>
<li>Stratix IV</li>
<li>Stratix III</li>
<li>Stratix II GX（停止支持）</li>
<li>Stratix II（停止支持）</li>
<li>Stratix GX（停止支持）</li>
<li>Stratix（停止支持）</li>
</ul>
</li>
<li>
<p>Arria：中端性能与能效。</p>
<ul>
<li>Arria 10 FPGA与SOC：<br>
<img src="./Altera_Arria10%E7%B3%BB%E5%88%97.png" alt="Altera_Arria10系列"></li>
<li>Arria V FPGA与SOC：<br>
<img src="./Altera_ArriaV%E7%B3%BB%E5%88%97.png" alt="Altera_ArriaV系列"></li>
</ul>
</li>
<li>
<p>MAX：<br>
这一系列改变主要架构还是CPLD，但是内部结构还是FPGA，<br>
所以不能称为CPLD，更像是CPLD+FPGA，<br>
Intel推广时还是将这一些列作为CPLD推广。</p>
<ul>
<li>MAX 10 FPGA：<br>
与CPLD不同，55纳米英特尔MAX 10 FPGA包括FPGA的全部功能，<br>
例如数字信号处理(DSP)、带有模拟到数字转换器(ADC)、温度传感器的模拟模块、嵌入式软核处理器支持、存储控制器和双配置闪存。</li>
<li>MAX V CPLD：<br>
实现了低成本、低功耗和片上特性。<br>
采用独特的非易失性架构，<br>
非常适合许多细分市场中的通用及功耗和空间受限设计，包括固网、无线、工业、消费类、计算机和存储，以及广播和军事等。</li>
</ul>
</li>
<li>
<p>Cyclone<br>
<img src="./Altera_Cyclone%E7%B3%BB%E5%88%97.png" alt="Altera_Cyclone系列"></p>
<ul>
<li>Cyclone 10：<br>
基本被其他系列给湮灭掉了，和Xilinx S7系列一样，<br>
只是“存在”，低端基本使用MAX 10系列了，高端也不会使用该系列。</li>
<li>Cyclone V：<br>
<img src="./Altera_CycloneV%E7%B3%BB%E5%88%97.png" alt="Altera_CycloneV系列"></li>
<li>Cyclone IV
<ul>
<li>Cyclone IV GX FPGA：架构包含多达 15 万个垂直排列的逻辑元件 (LE)。</li>
<li>Cyclone IV E FPGA：架构包含多达 11.5 万个垂直排列的逻辑元件 (LE)。</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="莱特斯Lattice"><a target="_blank" rel="noopener" href="https://www.latticesemi.com/">莱特斯Lattice</a></h2>
<p><img src="./Lattice%E5%90%84%E4%BA%A7%E5%93%81%E7%B1%BB%E5%88%AB.png" alt="Lattice各产品类别"></p>
<h1>FPGA基本结构</h1>
<p><img src="./FPGA%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84.png" alt="FPGA基本结构"></p>
<h2 id="可编程输入-输出单元">可编程输入/输出单元</h2>
<p>可编程IO单元可通过设置以适配不同的电气标准与IO物理特性，<br>
可以调整阻抗特性、上下拉电阻、驱动电流大小等。</p>
<p>常见的电气标准有LVTTL、LVCMOS、SSTL、HSTL、LVDS、LVPECL、PCI等。</p>
<h2 id="基本可编程逻辑单元">基本可编程逻辑单元</h2>
<p>FPGA一般是基于SRAM工艺的，<br>
器基本可编程逻辑单元几乎都是由<code>查找表LUT</code>和<code>寄存器</code>组成。<br>
LUT一般为4输入，可实现纯组合逻辑。<br>
结合寄存器可实现时序逻辑。</p>
<p>在Altera中，<br>
可编程逻辑单元称为逻辑元件<code>LE</code>，<br>
由一个LUT和一个寄存器组成，<br>
其大多数FPGA将10个LE组合在一起构成<code>逻辑阵列模块LAB</code>，<br>
LAB中除了LE还包括LE的进位链、LAB控制信号、局部互联线资源、LUT级联链、寄存器级联链等。</p>
<p>在Xilinx中，<br>
可编程逻辑单元称为<code>Slice</code>，由上下两部分组成，<br>
每部分由一个寄存器和一个LUT构成，称为逻辑单元<code>LC</code>，<br>
两个LC之间有一些共用逻辑，可以完成LC之间的配合与级联。</p>
<p>在Lattice中，<br>
底层逻辑单元称为可编程功能单元<code>PFU</code>，<br>
由8个LUT和8~9个寄存器构成。</p>
<p>由于FPGA内部处理可编程逻辑单元，还有丰富的嵌入式RAM、PLL、DLL、硬核等资源，<br>
因此只用系统门数量不能准确进行规模估算。<br>
一般可通过器件的寄存器或LUT的数量来进行规模估算。</p>
<h2 id="嵌入式块RAM">嵌入式块RAM</h2>
<p>FPGA内嵌的块RAM一般可配置为单口RAM、双口RAM、伪双口RAM、CAM、FIFO等常用存储结构。</p>
<p>FPGA没有专用的ROM，实现ROM的思路是对RAM赋予初值。</p>
<p>CAM即为内容地址存储器，<br>
其每个存储单元都包含了一个内嵌的比较逻辑，<br>
写入CAM的数据会和其内部存储的每一个数据进行比较，<br>
并返回与端口数据相同的所有内部数据的地址。</p>
<p>不同器件或不同器件族的内嵌块RAM的结构不同，<br>
Xilinx常见的块RAM大小是4kbit和18kbit两种结构，<br>
Altera的块RAM最灵活，一些高端器件内部同时含有3种块RAM结构：M512RAM、M4KRAM、M9KRAM。<br>
Lattice常用的块RAM大小是9KBit。</p>
<p>除了块RAM，还可以将LUT配置称RAM、ROM、FIFO等存储结构，<br>
成为分布式RAM。</p>
<h2 id="布线资源">布线资源</h2>
<p>连线的长度和工艺决定信号在连线上的驱动能力和传输速度。<br>
可分为4个类别：</p>
<ul>
<li>全局布线资源，用以芯片内部全局时钟和全局复位/置位的布线；</li>
<li>长线资源，用以完成芯片Bank间的高速信号和第二全局时钟信号的布线；</li>
<li>短线资源，用以完成基本逻辑单元之间的逻辑互联和布线；</li>
<li>分布式布线资源，用于专有时钟、复位等控制布线。</li>
</ul>
<blockquote>
<p>实际设计不需要直接选择布线资源，<br>
布局布线器会自动根据输入逻辑网表的拓扑结构和约束条件选择布线资源来连接各个模块单元。</p>
</blockquote>
<h2 id="底层嵌入功能单元">底层嵌入功能单元</h2>
<h3 id="时钟单元">时钟单元</h3>
<p>大多数FPGA都集成了DLL（Delay Locked Loop）或PLL（Phase Locked Loop）硬件电路，<br>
用以完成时钟的高精度、低抖动的倍频、分频、占空比调整、相移等功能。</p>
<p>Altera集成的是PLL，分为增强型PLL和快速PLL等；<br>
Xilinx集成的是DLL，称为CLKDLL；其在高端FPGA种的增强型是DCM。<br>
Lattice的新型FPGA同时集成了PLL与DLL以适应不同的需求。</p>
<p>这些时钟模块的生成与配置方法有两种，<br>
一是在HDL代码和原理图种直接例化，<br>
二是在IP核生成器种配置相关参数，自动生成IP。<br>
可以通过在综合、实现步骤的约束文件中完成时钟模块的约束。</p>
<h3 id="软处理核">软处理核</h3>
<p>Altera的StratixIV、Stratix V等器件族内部集成了DSP core，配合同样逻辑资源，可以实现ARM、MIPS、NIOS Ⅱ等嵌入式处理系统；<br>
Xilinx的Virtex Ⅱpro系列FPGA内部集成了Power PC450的CPU core和Micro RISC Core；<br>
Lattice的ECP系列FPGA则集成了DSP Core。</p>
<p>这些CPU或DSP比较适合实现FIR滤波器、编解码、FFT等运算密集型运用。<br>
结合这些软核可实现对SOC的设计验证。</p>
<p>Altera的系统级开发工具是SOPC Builder和DSP Builder；<br>
Xilinx的系统设计工具是EDK和Platform Studio；<br>
Lattice的嵌入式DSP开发工具是Matlab的simulink。</p>
<h2 id="内嵌专用硬核">内嵌专用硬核</h2>
<p>硬核通用性相对较弱，不是所有FPGA都包含硬核。</p>
<p>FPGA实际上也可分为两类，<br>
一类是通用性强，价格适中的，<br>
另一类则是针对性强，价格较高的。</p>
<h1>Cyclone IV系列芯片</h1>
<p>Altera的Cyclone IV系列FPGA主要应用在大批量、低成本的领域。<br>
可分为两种型号：</p>
<ul>
<li>Cyclone IV E<br>
最低的功耗，通过最低的成本实现较高的功能性；</li>
<li>Cyclone IV GX<br>
最低的功耗，集成了3.125Gbps收发器的最低成本FPGA</li>
</ul>
<p>系列资源：<br>
<img src="./Cyclone_IV%E7%B3%BB%E5%88%97FPGA%E8%B5%84%E6%BA%90%E8%A1%A8%E4%B8%80.png" alt="Cyclone_IV系列FPGA资源表一"><br>
<img src="./Cyclone_IV%E7%B3%BB%E5%88%97FPGA%E8%B5%84%E6%BA%90%E8%A1%A8%E4%BA%8C.png" alt="Cyclone_IV系列FPGA资源表二"></p>
<p>芯片命名规则：<br>
<img src="./%E8%8A%AF%E7%89%87%E5%91%BD%E5%90%8D%E8%A7%84%E5%88%99.png" alt="芯片命名规则"></p>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">verilog_I2C总线接口模块设计</div></div></a></div><div class="next-post pull-right"><a href="/2023/12/09/TI_DSP_TMS320C28x_IQmath%E5%BA%93/" title="TI_DSP_TMS320C28x_IQmath库"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">TI_DSP_TMS320C28x_IQmath库</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="title">Lattice_Diamond使用教程</div></div></a></div><div><a href="/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="VHDL_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-16</div><div class="title">VHDL_基本结构</div></div></a></div><div><a href="/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" title="VHDL_构造体的描述方式"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="title">VHDL_构造体的描述方式</div></div></a></div><div><a href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="title">VHDL_数据类型与运算操作符</div></div></a></div><div><a href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-09</div><div class="title">VHDL_概述</div></div></a></div><div><a href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="title">VHDL_语句</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YILON</div><div class="author-info__description">YILON的技术小窝</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到我的博客！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">概述</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">主要厂家与型号</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%B5%9B%E7%81%B5%E6%80%9DXilinx-%E8%A2%ABAMD%E6%94%B6%E8%B4%AD"><span class="toc-number">2.1.</span> <span class="toc-text">赛灵思Xilinx(被AMD收购)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%98%BF%E5%B0%94%E7%89%B9%E6%8B%89Altera%EF%BC%88%E8%A2%ABintel%E6%94%B6%E8%B4%AD%EF%BC%89"><span class="toc-number">2.2.</span> <span class="toc-text">阿尔特拉Altera（被intel收购）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%8E%B1%E7%89%B9%E6%96%AFLattice"><span class="toc-number">2.3.</span> <span class="toc-text">莱特斯Lattice</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">FPGA基本结构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E8%BE%93%E5%85%A5-%E8%BE%93%E5%87%BA%E5%8D%95%E5%85%83"><span class="toc-number">3.1.</span> <span class="toc-text">可编程输入&#x2F;输出单元</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E5%8D%95%E5%85%83"><span class="toc-number">3.2.</span> <span class="toc-text">基本可编程逻辑单元</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%9D%97RAM"><span class="toc-number">3.3.</span> <span class="toc-text">嵌入式块RAM</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%83%E7%BA%BF%E8%B5%84%E6%BA%90"><span class="toc-number">3.4.</span> <span class="toc-text">布线资源</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BA%95%E5%B1%82%E5%B5%8C%E5%85%A5%E5%8A%9F%E8%83%BD%E5%8D%95%E5%85%83"><span class="toc-number">3.5.</span> <span class="toc-text">底层嵌入功能单元</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E5%8D%95%E5%85%83"><span class="toc-number">3.5.1.</span> <span class="toc-text">时钟单元</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BD%AF%E5%A4%84%E7%90%86%E6%A0%B8"><span class="toc-number">3.5.2.</span> <span class="toc-text">软处理核</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%86%85%E5%B5%8C%E4%B8%93%E7%94%A8%E7%A1%AC%E6%A0%B8"><span class="toc-number">3.6.</span> <span class="toc-text">内嵌专用硬核</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">Cyclone IV系列芯片</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Lattice_Diamond使用教程"/></a><div class="content"><a class="title" href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程">Lattice_Diamond使用教程</a><time datetime="2024-10-18T06:36:32.082Z" title="更新于 2024-10-18 14:36:32">2024-10-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/22/TI_DSP_TMS320F28377D_%E6%A6%82%E8%BF%B0/" title="TI_DSP_TMS320F28377D_概述"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_概述"/></a><div class="content"><a class="title" href="/2024/08/22/TI_DSP_TMS320F28377D_%E6%A6%82%E8%BF%B0/" title="TI_DSP_TMS320F28377D_概述">TI_DSP_TMS320F28377D_概述</a><time datetime="2024-10-18T06:36:15.609Z" title="更新于 2024-10-18 14:36:15">2024-10-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/25/TI_DSP_C2000%E7%B3%BB%E5%88%97%E5%BA%94%E5%BD%93%E6%B3%A8%E6%84%8F%E7%9A%84%E9%97%AE%E9%A2%98/" title="TI_DSP_C2000系列应当注意的问题"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_C2000系列应当注意的问题"/></a><div class="content"><a class="title" href="/2024/01/25/TI_DSP_C2000%E7%B3%BB%E5%88%97%E5%BA%94%E5%BD%93%E6%B3%A8%E6%84%8F%E7%9A%84%E9%97%AE%E9%A2%98/" title="TI_DSP_C2000系列应当注意的问题">TI_DSP_C2000系列应当注意的问题</a><time datetime="2024-10-18T06:35:59.201Z" title="更新于 2024-10-18 14:35:59">2024-10-18</time></div></div></div></div></div></div></main><footer id="footer" style="background: #20124d"><div id="footer-wrap"><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>