INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/project_2/project_2.srcs/sources_1/new/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/project_2/project_2.srcs/sim_1/new/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/ece 491/ece491labs/Lab02/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
