INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pasir/Desktop/Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_AXI_tb
