Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fb5fe3bdc0624741b3a2ce8fec952afd --incr --debug typical --relax --mt 2 -L gtwizard_ultrascale_v1_7_7 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gty_wrapper_t_behav xil_defaultlib.gty_wrapper_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rx_polarity' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sim_1/imports/sim/gty_wrapper_t.v:45]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'gearbox_slip' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sim_1/imports/sim/gty_wrapper_t.v:46]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rxslide' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/simproj/simproj.srcs/sim_1/imports/sim/gty_wrapper_t.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rxpolarity_in' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/src/gty_wrapper_0.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rxprbscntreset_in' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/src/gty_wrapper_0.v:132]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'rxdatavalid_out' [C:/XilinxProjects/ip_repo/adc16G4X_datarx/src/gty_wrapper_0.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module xil_defaultlib.sync_it_default
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01010...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gtye4...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_comm...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gtye4...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtye4_chan...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtye4...
Compiling module unisims_ver.BUFG_GT
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_g...
Compiling module xil_defaultlib.gtwizard_ultrascale_0_gtwizard_t...
Compiling module xil_defaultlib.gtwizard_ultrascale_0
Compiling module xil_defaultlib.gty_wrapper_0
Compiling module xil_defaultlib.gty_wrapper_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot gty_wrapper_t_behav
