DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 27,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 158,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 15
suid 1,0
)
)
uid 126,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_l0id_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 2,0
)
)
uid 128,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_map_o"
t "std_logic_vector"
b "(13 downto 0)"
posAdd 0
o 7
suid 3,0
)
)
uid 130,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_valid_o"
t "std_logic"
prec "-- Output"
preAdd 0
o 5
suid 4,0
)
)
uid 132,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
uid 144,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- Infrastructure"
preAdd 0
o 14
suid 11,0
)
)
uid 146,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_i"
t "std_logic"
prec "-- Input"
preAdd 0
o 1
suid 12,0
)
)
uid 148,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_l0id_i"
t "std_logic_vector"
b "(7 downto 0)"
o 2
suid 13,0
)
)
uid 150,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_roi_i"
t "std_logic_vector"
b "(11 downto 0)"
o 3
suid 14,0
)
)
uid 152,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_roi_valid_i"
t "std_logic"
posAdd 0
o 4
suid 15,0
)
)
uid 154,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "ram_ad_i"
t "std_logic_vector"
b "(11 downto 0)"
o 11
suid 22,0
)
)
uid 332,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "ram_din_i"
t "std_logic_vector"
b "(15 downto 0)"
o 12
suid 23,0
)
)
uid 334,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ram_dout_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 24,0
)
)
uid 336,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "ram_rd_i"
t "std_logic"
o 10
suid 25,0
)
)
uid 338,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ram_ready_o"
t "std_logic"
prec "-- I/O interface"
preAdd 0
o 8
suid 26,0
)
)
uid 340,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "ram_wr_i"
t "std_logic"
o 9
suid 27,0
)
)
uid 342,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 171,0
optionalChildren [
*30 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *31 (MRCItem
litem &1
pos 16
dimension 20
)
uid 173,0
optionalChildren [
*32 (MRCItem
litem &2
pos 0
dimension 20
uid 174,0
)
*33 (MRCItem
litem &3
pos 1
dimension 23
uid 175,0
)
*34 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 176,0
)
*35 (MRCItem
litem &14
pos 0
dimension 20
uid 127,0
)
*36 (MRCItem
litem &15
pos 1
dimension 20
uid 129,0
)
*37 (MRCItem
litem &16
pos 2
dimension 20
uid 131,0
)
*38 (MRCItem
litem &17
pos 3
dimension 20
uid 133,0
)
*39 (MRCItem
litem &18
pos 4
dimension 20
uid 145,0
)
*40 (MRCItem
litem &19
pos 5
dimension 20
uid 147,0
)
*41 (MRCItem
litem &20
pos 6
dimension 20
uid 149,0
)
*42 (MRCItem
litem &21
pos 7
dimension 20
uid 151,0
)
*43 (MRCItem
litem &22
pos 8
dimension 20
uid 153,0
)
*44 (MRCItem
litem &23
pos 9
dimension 20
uid 155,0
)
*45 (MRCItem
litem &24
pos 10
dimension 20
uid 333,0
)
*46 (MRCItem
litem &25
pos 11
dimension 20
uid 335,0
)
*47 (MRCItem
litem &26
pos 12
dimension 20
uid 337,0
)
*48 (MRCItem
litem &27
pos 13
dimension 20
uid 339,0
)
*49 (MRCItem
litem &28
pos 14
dimension 20
uid 341,0
)
*50 (MRCItem
litem &29
pos 15
dimension 20
uid 343,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 177,0
optionalChildren [
*51 (MRCItem
litem &5
pos 0
dimension 20
uid 178,0
)
*52 (MRCItem
litem &7
pos 1
dimension 50
uid 179,0
)
*53 (MRCItem
litem &8
pos 2
dimension 100
uid 180,0
)
*54 (MRCItem
litem &9
pos 3
dimension 50
uid 181,0
)
*55 (MRCItem
litem &10
pos 4
dimension 100
uid 182,0
)
*56 (MRCItem
litem &11
pos 5
dimension 100
uid 183,0
)
*57 (MRCItem
litem &12
pos 6
dimension 50
uid 184,0
)
*58 (MRCItem
litem &13
pos 7
dimension 80
uid 185,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 172,0
vaOverrides [
]
)
]
)
uid 157,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *59 (LEmptyRow
)
uid 187,0
optionalChildren [
*60 (RefLabelRowHdr
)
*61 (TitleRowHdr
)
*62 (FilterRowHdr
)
*63 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*64 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*65 (GroupColHdr
tm "GroupColHdrMgr"
)
*66 (NameColHdr
tm "GenericNameColHdrMgr"
)
*67 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*68 (InitColHdr
tm "GenericValueColHdrMgr"
)
*69 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*70 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 199,0
optionalChildren [
*71 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *72 (MRCItem
litem &59
pos 0
dimension 20
)
uid 201,0
optionalChildren [
*73 (MRCItem
litem &60
pos 0
dimension 20
uid 202,0
)
*74 (MRCItem
litem &61
pos 1
dimension 23
uid 203,0
)
*75 (MRCItem
litem &62
pos 2
hidden 1
dimension 20
uid 204,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 205,0
optionalChildren [
*76 (MRCItem
litem &63
pos 0
dimension 20
uid 206,0
)
*77 (MRCItem
litem &65
pos 1
dimension 50
uid 207,0
)
*78 (MRCItem
litem &66
pos 2
dimension 100
uid 208,0
)
*79 (MRCItem
litem &67
pos 3
dimension 100
uid 209,0
)
*80 (MRCItem
litem &68
pos 4
dimension 50
uid 210,0
)
*81 (MRCItem
litem &69
pos 5
dimension 50
uid 211,0
)
*82 (MRCItem
litem &70
pos 6
dimension 80
uid 212,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 200,0
vaOverrides [
]
)
]
)
uid 186,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit"
)
(vvPair
variable "date"
value "04/09/13"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "r3_patmat_unit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ttc"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ttc/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ttc/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ttc/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "r3_patmat_unit"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat_unit/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:20:59"
)
(vvPair
variable "unit"
value "r3_patmat_unit"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 156,0
optionalChildren [
*83 (SymbolBody
uid 8,0
optionalChildren [
*84 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,625,15000,1375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "16000,500,17000,1500"
st "clk"
blo "16000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
)
xt "44000,20000,54900,21000"
st "clk                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 15
suid 1,0
)
)
)
*85 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-13375,26750,-12625"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "18400,-13500,25000,-12500"
st "r3_l0id_o : (7:0)"
ju 2
blo "25000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
)
xt "44000,9000,64500,10000"
st "r3_l0id_o          : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_l0id_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 2,0
)
)
)
*86 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-12375,26750,-11625"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "17800,-12500,25000,-11500"
st "r3_map_o : (13:0)"
ju 2
blo "25000,-11700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
)
xt "44000,10000,65300,11000"
st "r3_map_o           : out    std_logic_vector (13 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_map_o"
t "std_logic_vector"
b "(13 downto 0)"
posAdd 0
o 7
suid 3,0
)
)
)
*87 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-11375,26750,-10625"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "20400,-11500,25000,-10500"
st "r3_valid_o"
ju 2
blo "25000,-10700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "44000,7000,56900,9000"
st "-- Output
r3_valid_o         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_valid_o"
t "std_logic"
prec "-- Output"
preAdd 0
o 5
suid 4,0
)
)
)
*88 (CptPort
uid 96,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,1625,15000,2375"
)
tg (CPTG
uid 98,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "16000,1500,17000,2500"
st "rst"
blo "16000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 100,0
va (VaSet
)
xt "44000,21000,54500,22000"
st "rst                : in     std_logic "
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
)
*89 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,2625,15000,3375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "16000,2500,20600,3500"
st "strobe40_i"
blo "16000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
)
xt "44000,18000,56600,20000"
st "-- Infrastructure
strobe40_i         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- Infrastructure"
preAdd 0
o 14
suid 11,0
)
)
)
*90 (CptPort
uid 106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 109,0
va (VaSet
)
xt "16000,4500,19000,5500"
st "ttc_r3_i"
blo "16000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 110,0
va (VaSet
)
xt "44000,2000,55900,4000"
st "-- Input
ttc_r3_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_i"
t "std_logic"
prec "-- Input"
preAdd 0
o 1
suid 12,0
)
)
)
*91 (CptPort
uid 111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,5625,15000,6375"
)
tg (CPTG
uid 113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "16000,5500,23800,6500"
st "ttc_r3_l0id_i : (7:0)"
blo "16000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 115,0
va (VaSet
)
xt "44000,4000,64600,5000"
st "ttc_r3_l0id_i      : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_l0id_i"
t "std_logic_vector"
b "(7 downto 0)"
o 2
suid 13,0
)
)
)
*92 (CptPort
uid 116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 119,0
va (VaSet
)
xt "16000,7500,23900,8500"
st "ttc_r3_roi_i : (11:0)"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 120,0
va (VaSet
)
xt "44000,5000,64900,6000"
st "ttc_r3_roi_i       : in     std_logic_vector (11 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_roi_i"
t "std_logic_vector"
b "(11 downto 0)"
o 3
suid 14,0
)
)
)
*93 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "16000,8500,23300,9500"
st "ttc_r3_roi_valid_i"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 125,0
va (VaSet
)
xt "44000,6000,57700,7000"
st "ttc_r3_roi_valid_i : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_roi_valid_i"
t "std_logic"
posAdd 0
o 4
suid 15,0
)
)
)
*94 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "16000,9500,22800,10500"
st "ram_ad_i : (11:0)"
blo "16000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 306,0
va (VaSet
)
xt "44000,15000,64600,16000"
st "ram_ad_i           : in     std_logic_vector (11 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ram_ad_i"
t "std_logic_vector"
b "(11 downto 0)"
o 11
suid 22,0
)
)
)
*95 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "16000,10500,23100,11500"
st "ram_din_i : (15:0)"
blo "16000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 311,0
va (VaSet
)
xt "44000,16000,64700,17000"
st "ram_din_i          : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ram_din_i"
t "std_logic_vector"
b "(15 downto 0)"
o 12
suid 23,0
)
)
)
*96 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,6625,34750,7375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "25100,6500,33000,7500"
st "ram_dout_o : (15:0)"
ju 2
blo "33000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 316,0
va (VaSet
)
xt "44000,17000,65600,18000"
st "ram_dout_o         : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ram_dout_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 24,0
)
)
)
*97 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "16000,11500,19300,12500"
st "ram_rd_i"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 321,0
va (VaSet
)
xt "44000,14000,56200,15000"
st "ram_rd_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ram_rd_i"
t "std_logic"
o 10
suid 25,0
)
)
)
*98 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,7625,34750,8375"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "27700,7500,33000,8500"
st "ram_ready_o"
ju 2
blo "33000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 326,0
va (VaSet
)
xt "44000,11000,57400,13000"
st "-- I/O interface
ram_ready_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ram_ready_o"
t "std_logic"
prec "-- I/O interface"
preAdd 0
o 8
suid 26,0
)
)
)
*99 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "16000,12500,19400,13500"
st "ram_wr_i"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 331,0
va (VaSet
)
xt "44000,13000,56300,14000"
st "ram_wr_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ram_wr_i"
t "std_logic"
o 9
suid 27,0
)
)
)
]
shape (Rectangle
uid 278,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,0,34000,26000"
)
oxt "15000,6000,34000,26000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "23550,0,24550,1000"
st "ttc"
blo "23550,800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "23550,1000,30150,2000"
st "r3_patmat_unit"
blo "23550,1800"
)
)
gi *100 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "-8000,-8000,100,-7000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*101 (Grouping
uid 16,0
optionalChildren [
*102 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42500,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*109 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*110 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*111 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,42400,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *112 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*114 (MLText
uid 50,0
va (VaSet
)
xt "0,900,10700,3900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "316,121,1331,811"
viewArea "-500,-8600,70780,38200"
cachedDiagramExtent "-8000,-13500,69000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,-14000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *115 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *116 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,22000,44100,23000"
st "User:"
blo "42000,22800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,23000,44000,23000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 343,0
activeModelName "Symbol"
)
