#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000024be6084890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024be609d6f0 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000024be6080510 .functor NOT 1, L_0000024be60f5b70, C4<0>, C4<0>, C4<0>;
L_0000024be60f7f80 .functor XOR 1, L_0000024be60f4db0, L_0000024be60f4e50, C4<0>, C4<0>;
L_0000024be60f7d50 .functor XOR 1, L_0000024be60f7f80, L_0000024be60f52b0, C4<0>, C4<0>;
v0000024be60f2b20_0 .net *"_ivl_10", 0 0, L_0000024be60f52b0;  1 drivers
v0000024be60f4060_0 .net *"_ivl_12", 0 0, L_0000024be60f7d50;  1 drivers
v0000024be60f2bc0_0 .net *"_ivl_2", 0 0, L_0000024be60f5850;  1 drivers
v0000024be60f2c60_0 .net *"_ivl_4", 0 0, L_0000024be60f4db0;  1 drivers
v0000024be60f2da0_0 .net *"_ivl_6", 0 0, L_0000024be60f4e50;  1 drivers
v0000024be60f6110_0 .net *"_ivl_8", 0 0, L_0000024be60f7f80;  1 drivers
v0000024be60f4b30_0 .net "a", 0 0, v0000024be60f2800_0;  1 drivers
v0000024be60f5fd0_0 .net "b", 0 0, v0000024be60f42e0_0;  1 drivers
v0000024be60f4bd0_0 .net "c", 0 0, v0000024be60f41a0_0;  1 drivers
v0000024be60f55d0_0 .var "clk", 0 0;
v0000024be60f49f0_0 .net "d", 0 0, v0000024be60f2ee0_0;  1 drivers
v0000024be60f64d0_0 .net "q_dut", 0 0, L_0000024be6091270;  1 drivers
v0000024be60f57b0_0 .net "q_ref", 0 0, L_0000024be60806d0;  1 drivers
v0000024be60f4630_0 .var/2u "stats1", 159 0;
v0000024be60f5530_0 .var/2u "strobe", 0 0;
v0000024be60f6070_0 .net "tb_match", 0 0, L_0000024be60f5b70;  1 drivers
v0000024be60f5490_0 .net "tb_mismatch", 0 0, L_0000024be6080510;  1 drivers
v0000024be60f5e90_0 .net "wavedrom_enable", 0 0, v0000024be60f3660_0;  1 drivers
v0000024be60f4a90_0 .net "wavedrom_title", 511 0, v0000024be60f2d00_0;  1 drivers
L_0000024be60f5850 .concat [ 1 0 0 0], L_0000024be60806d0;
L_0000024be60f4db0 .concat [ 1 0 0 0], L_0000024be60806d0;
L_0000024be60f4e50 .concat [ 1 0 0 0], L_0000024be6091270;
L_0000024be60f52b0 .concat [ 1 0 0 0], L_0000024be60806d0;
L_0000024be60f5b70 .cmp/eeq 1, L_0000024be60f5850, L_0000024be60f7d50;
S_0000024be609afa0 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_0000024be609d6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0000024be60805f0 .functor NOT 1, v0000024be60f2800_0, C4<0>, C4<0>, C4<0>;
L_0000024be6080350 .functor XOR 1, L_0000024be60805f0, v0000024be60f42e0_0, C4<0>, C4<0>;
L_0000024be6080660 .functor XOR 1, L_0000024be6080350, v0000024be60f41a0_0, C4<0>, C4<0>;
L_0000024be60806d0 .functor XOR 1, L_0000024be6080660, v0000024be60f2ee0_0, C4<0>, C4<0>;
v0000024be607c8e0_0 .net *"_ivl_0", 0 0, L_0000024be60805f0;  1 drivers
v0000024be607ca20_0 .net *"_ivl_2", 0 0, L_0000024be6080350;  1 drivers
v0000024be607cca0_0 .net *"_ivl_4", 0 0, L_0000024be6080660;  1 drivers
v0000024be607be40_0 .net "a", 0 0, v0000024be60f2800_0;  alias, 1 drivers
v0000024be607bee0_0 .net "b", 0 0, v0000024be60f42e0_0;  alias, 1 drivers
v0000024be60f29e0_0 .net "c", 0 0, v0000024be60f41a0_0;  alias, 1 drivers
v0000024be60f3480_0 .net "d", 0 0, v0000024be60f2ee0_0;  alias, 1 drivers
v0000024be60f44c0_0 .net "q", 0 0, L_0000024be60806d0;  alias, 1 drivers
S_0000024be609b130 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_0000024be609d6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000024be60f2800_0 .var "a", 0 0;
v0000024be60f42e0_0 .var "b", 0 0;
v0000024be60f41a0_0 .var "c", 0 0;
v0000024be60f3de0_0 .net "clk", 0 0, v0000024be60f55d0_0;  1 drivers
v0000024be60f2ee0_0 .var "d", 0 0;
v0000024be60f3660_0 .var "wavedrom_enable", 0 0;
v0000024be60f2d00_0 .var "wavedrom_title", 511 0;
E_0000024be6099a90/0 .event negedge, v0000024be60f3de0_0;
E_0000024be6099a90/1 .event posedge, v0000024be60f3de0_0;
E_0000024be6099a90 .event/or E_0000024be6099a90/0, E_0000024be6099a90/1;
E_0000024be6099bd0 .event posedge, v0000024be60f3de0_0;
E_0000024be6099c10 .event negedge, v0000024be60f3de0_0;
S_0000024be6096bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000024be609b130;
 .timescale -12 -12;
v0000024be60f2e40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000024be6096d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000024be609b130;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000024be6096ed0 .scope module, "top_module1" "TopModule" 3 93, 5 2 0, S_0000024be609d6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0000024be6080970 .functor AND 1, L_0000024be60f5350, L_0000024be60f53f0, C4<1>, C4<1>;
L_0000024be6080d60 .functor AND 1, L_0000024be6080970, L_0000024be60f4c70, C4<1>, C4<1>;
L_0000024be60809e0 .functor AND 1, L_0000024be6080d60, L_0000024be60f58f0, C4<1>, C4<1>;
L_0000024be6080890 .functor AND 1, L_0000024be60f61b0, L_0000024be60f4d10, C4<1>, C4<1>;
L_0000024be6080200 .functor AND 1, L_0000024be6080890, L_0000024be60f46d0, C4<1>, C4<1>;
L_0000024be6080ba0 .functor AND 1, L_0000024be6080200, v0000024be60f2ee0_0, C4<1>, C4<1>;
L_0000024be6080a50 .functor AND 1, L_0000024be60f50d0, v0000024be60f42e0_0, C4<1>, C4<1>;
L_0000024be6080900 .functor AND 1, v0000024be60f2800_0, v0000024be60f41a0_0, C4<1>, C4<1>;
L_0000024be60800b0 .functor OR 1, L_0000024be6080a50, L_0000024be6080900, C4<0>, C4<0>;
L_0000024be6080cf0 .functor AND 1, L_0000024be6080ba0, L_0000024be60800b0, C4<1>, C4<1>;
L_0000024be6080c10 .functor OR 1, L_0000024be60809e0, L_0000024be6080cf0, C4<0>, C4<0>;
L_0000024be6080190 .functor AND 1, L_0000024be60f48b0, v0000024be60f42e0_0, C4<1>, C4<1>;
L_0000024be607fe80 .functor AND 1, L_0000024be6080190, v0000024be60f41a0_0, C4<1>, C4<1>;
L_0000024be607ffd0 .functor AND 1, L_0000024be607fe80, L_0000024be60f6250, C4<1>, C4<1>;
L_0000024be607fef0 .functor AND 1, L_0000024be60f5670, v0000024be60f41a0_0, C4<1>, C4<1>;
L_0000024be6080430 .functor AND 1, v0000024be60f42e0_0, v0000024be60f2ee0_0, C4<1>, C4<1>;
L_0000024be60804a0 .functor OR 1, L_0000024be607fef0, L_0000024be6080430, C4<0>, C4<0>;
L_0000024be608a4c0 .functor AND 1, L_0000024be607ffd0, L_0000024be60804a0, C4<1>, C4<1>;
L_0000024be6091270 .functor OR 1, L_0000024be6080c10, L_0000024be608a4c0, C4<0>, C4<0>;
v0000024be60f3d40_0 .net *"_ivl_1", 0 0, L_0000024be60f5350;  1 drivers
v0000024be60f2f80_0 .net *"_ivl_11", 0 0, L_0000024be60f58f0;  1 drivers
v0000024be60f4240_0 .net *"_ivl_13", 0 0, L_0000024be60809e0;  1 drivers
v0000024be60f3340_0 .net *"_ivl_15", 0 0, L_0000024be60f61b0;  1 drivers
v0000024be60f3520_0 .net *"_ivl_17", 0 0, L_0000024be60f4d10;  1 drivers
v0000024be60f2760_0 .net *"_ivl_19", 0 0, L_0000024be6080890;  1 drivers
v0000024be60f28a0_0 .net *"_ivl_21", 0 0, L_0000024be60f46d0;  1 drivers
v0000024be60f3020_0 .net *"_ivl_23", 0 0, L_0000024be6080200;  1 drivers
v0000024be60f3700_0 .net *"_ivl_25", 0 0, L_0000024be6080ba0;  1 drivers
v0000024be60f35c0_0 .net *"_ivl_27", 0 0, L_0000024be60f50d0;  1 drivers
v0000024be60f33e0_0 .net *"_ivl_29", 0 0, L_0000024be6080a50;  1 drivers
v0000024be60f37a0_0 .net *"_ivl_3", 0 0, L_0000024be60f53f0;  1 drivers
v0000024be60f3840_0 .net *"_ivl_31", 0 0, L_0000024be6080900;  1 drivers
v0000024be60f4380_0 .net *"_ivl_33", 0 0, L_0000024be60800b0;  1 drivers
v0000024be60f3980_0 .net *"_ivl_35", 0 0, L_0000024be6080cf0;  1 drivers
v0000024be60f38e0_0 .net *"_ivl_37", 0 0, L_0000024be6080c10;  1 drivers
v0000024be60f2620_0 .net *"_ivl_39", 0 0, L_0000024be60f48b0;  1 drivers
v0000024be60f32a0_0 .net *"_ivl_41", 0 0, L_0000024be6080190;  1 drivers
v0000024be60f4420_0 .net *"_ivl_43", 0 0, L_0000024be607fe80;  1 drivers
v0000024be60f3a20_0 .net *"_ivl_45", 0 0, L_0000024be60f6250;  1 drivers
v0000024be60f3fc0_0 .net *"_ivl_47", 0 0, L_0000024be607ffd0;  1 drivers
v0000024be60f3e80_0 .net *"_ivl_49", 0 0, L_0000024be60f5670;  1 drivers
v0000024be60f3160_0 .net *"_ivl_5", 0 0, L_0000024be6080970;  1 drivers
v0000024be60f3ac0_0 .net *"_ivl_51", 0 0, L_0000024be607fef0;  1 drivers
v0000024be60f4100_0 .net *"_ivl_53", 0 0, L_0000024be6080430;  1 drivers
v0000024be60f30c0_0 .net *"_ivl_55", 0 0, L_0000024be60804a0;  1 drivers
v0000024be60f26c0_0 .net *"_ivl_57", 0 0, L_0000024be608a4c0;  1 drivers
v0000024be60f3c00_0 .net *"_ivl_7", 0 0, L_0000024be60f4c70;  1 drivers
v0000024be60f3b60_0 .net *"_ivl_9", 0 0, L_0000024be6080d60;  1 drivers
v0000024be60f3200_0 .net "a", 0 0, v0000024be60f2800_0;  alias, 1 drivers
v0000024be60f2940_0 .net "b", 0 0, v0000024be60f42e0_0;  alias, 1 drivers
v0000024be60f3ca0_0 .net "c", 0 0, v0000024be60f41a0_0;  alias, 1 drivers
v0000024be60f2a80_0 .net "d", 0 0, v0000024be60f2ee0_0;  alias, 1 drivers
v0000024be60f3f20_0 .net "q", 0 0, L_0000024be6091270;  alias, 1 drivers
L_0000024be60f5350 .reduce/nor v0000024be60f2800_0;
L_0000024be60f53f0 .reduce/nor v0000024be60f42e0_0;
L_0000024be60f4c70 .reduce/nor v0000024be60f41a0_0;
L_0000024be60f58f0 .reduce/nor v0000024be60f2ee0_0;
L_0000024be60f61b0 .reduce/nor v0000024be60f2800_0;
L_0000024be60f4d10 .reduce/nor v0000024be60f42e0_0;
L_0000024be60f46d0 .reduce/nor v0000024be60f41a0_0;
L_0000024be60f50d0 .reduce/nor v0000024be60f2800_0;
L_0000024be60f48b0 .reduce/nor v0000024be60f2800_0;
L_0000024be60f6250 .reduce/nor v0000024be60f2ee0_0;
L_0000024be60f5670 .reduce/nor v0000024be60f42e0_0;
S_0000024be6053140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0000024be609d6f0;
 .timescale -12 -12;
E_0000024be60992d0 .event edge, v0000024be60f5530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000024be60f5530_0;
    %nor/r;
    %assign/vec4 v0000024be60f5530_0, 0;
    %wait E_0000024be60992d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000024be609b130;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000024be60f2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f42e0_0, 0;
    %assign/vec4 v0000024be60f2800_0, 0;
    %wait E_0000024be6099c10;
    %wait E_0000024be6099bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000024be60f2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f42e0_0, 0;
    %assign/vec4 v0000024be60f2800_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024be6099a90;
    %load/vec4 v0000024be60f2800_0;
    %load/vec4 v0000024be60f42e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024be60f41a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024be60f2ee0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000024be60f2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f42e0_0, 0;
    %assign/vec4 v0000024be60f2800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000024be6096d40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024be6099a90;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0000024be60f2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024be60f42e0_0, 0;
    %assign/vec4 v0000024be60f2800_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000024be609d6f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024be60f55d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024be60f5530_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000024be609d6f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000024be60f55d0_0;
    %inv;
    %store/vec4 v0000024be60f55d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000024be609d6f0;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v0000024be60f3de0_0, v0000024be60f5490_0, v0000024be60f4b30_0, v0000024be60f5fd0_0, v0000024be60f4bd0_0, v0000024be60f49f0_0, v0000024be60f57b0_0, v0000024be60f64d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024be609d6f0;
T_7 ;
    %load/vec4 v0000024be60f4630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000024be60f4630_0, 64, 32>, &PV<v0000024be60f4630_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000024be60f4630_0, 128, 32>, &PV<v0000024be60f4630_0, 0, 32> {0 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", &PV<v0000024be60f4630_0, 128, 32>, &PV<v0000024be60f4630_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000024be609d6f0;
T_8 ;
    %wait E_0000024be6099a90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024be60f4630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024be60f4630_0, 4, 32;
    %load/vec4 v0000024be60f6070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000024be60f4630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024be60f4630_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024be60f4630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024be60f4630_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000024be60f57b0_0;
    %load/vec4 v0000024be60f57b0_0;
    %load/vec4 v0000024be60f64d0_0;
    %xor;
    %load/vec4 v0000024be60f57b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000024be60f4630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024be60f4630_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000024be60f4630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024be60f4630_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024be609d6f0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob103_circuit2_test.sv";
    "dataset_code-complete-iccad2023/Prob103_circuit2_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob103_circuit2/Prob103_circuit2_sample01.sv";
