============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:10 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g212__2398/A2                                                         +0     500   
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R 
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548   
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R 
  g200/B                                                              +0     620   
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R 
  g199/B                                                              +0     695   
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R 
  g197/B                                                              +0     756   
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R 
  g195/B                                                              +0     818   
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R 
  g193/B                                                              +0     879   
  g193/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     956 F 
  g191/A2                                                             +0     956   
  g191/Z                 XOR2D0BWP16P90(timing)        2  2.2   35   +78    1034 F 
  g363__2883/A2                                                       +0    1034   
  g363__2883/ZN          XNR2D0BWP16P90(timing)        1  1.2   23   +70    1104 R 
  g378__9315/A1                                                       +0    1104   
  g378__9315/ZN          ND4D0BWP16P90(timing)         1  1.2   68   +55    1159 F 
  g360__6161/A2                                                       +0    1159   
  g360__6161/ZN          NR3D0BWP16P90(timing)         1  1.3   58   +61    1220 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1220   
  wfull_reg/CP           setup                                   0   +62    1282 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     718ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

