#define OTTO_KSEG2_BASE 0xC0000000
#define CACHELINE_SIZE 0x20
#define ICACHE_SIZE 0x10000
#define DCACHE_SIZE 0x08000
#define L2CACHE_SIZE 0
#define OTTO_SPI_NOR_START 0x94000000
#define OTTO_SRAM_START 0x9f000000
#define OTTO_SRAM_SIZE 0x8000
#define OTTO_SRAM_MASK (0x8000-1)
#define TLB_PAGE_SHIFT 12
#define TLB_PAGE_SIZE (1 << 12)
#define TLB_PAGE_MASK ((1 << 12) - 1)
#define TLB_NUM_TLB_ENTRY 32
#define TLB_NUM_TLB_MASK (32 - 1)
#define TLB_ENTRYHI_MASK 0xFFFFE000
#define OTTO_LPLR_ENTRY 0x9fc00000
#define OTTO_LPLR_SIZE 0x8000
#define OTTO_LPLR_CHECKSUM_OFFSET 0x1c
#define OTTO_SPI_NAND_PLR_ENTRY 0x9f000000
#define OTTO_SPI_NOR_PLR_ENTRY 0x9fc00000
#define OTTO_HEADER_OFFSET 0x20
#define UART_BASE_ADDR 0xb8002000
#define MAX_PAGE_BUF_SIZE 4096
#define MAX_OOB_BUF_SIZE 256
#define MAX_ECC_BUF_SIZE 32
#define MAX_BIG_BUFFER_SIZE 4096+256+32
#define MAX_BYTE_PER_DMA 0x10000
#define MAX_PLR_FIRST_LOAD_PAGE 32
#define MAX_PLR_FIRST_LOAD_PAGE_NUM 65536
#define MIN_STACK_SIZE 0xC00
#define CC_PLAT_FLAGS -mips32r2 -mtune=1004kc
#define AS_PLAT_FLAGS -mips32r2 -mtune=1004kc
#define OTTO_ISR_ENTRY_OFFSET 0x380
#define USE_OTTO_CG_FUNCTION 1
#include "../src/platform/Phoebus/arch.h"
