INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/ASSGT/4X1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/4X1_MUX/4X1_MUX.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/4X1_MUX/4X1_MUX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
