{
  "module_name": "sm4-aesni-avx2-asm_64.S",
  "hash_id": "1ae206940f9b67f0b612b96f2b44eea4df091d09af0b1d2f8623a85a91877617",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/crypto/sm4-aesni-avx2-asm_64.S",
  "human_readable_source": " \n \n\n \n\n#include <linux/linkage.h>\n#include <linux/cfi_types.h>\n#include <asm/frame.h>\n\n#define rRIP         (%rip)\n\n \n#define RX0          %ymm0\n#define RX1          %ymm1\n#define MASK_4BIT    %ymm2\n#define RTMP0        %ymm3\n#define RTMP1        %ymm4\n#define RTMP2        %ymm5\n#define RTMP3        %ymm6\n#define RTMP4        %ymm7\n\n#define RA0          %ymm8\n#define RA1          %ymm9\n#define RA2          %ymm10\n#define RA3          %ymm11\n\n#define RB0          %ymm12\n#define RB1          %ymm13\n#define RB2          %ymm14\n#define RB3          %ymm15\n\n#define RNOT         %ymm0\n#define RBSWAP       %ymm1\n\n#define RX0x         %xmm0\n#define RX1x         %xmm1\n#define MASK_4BITx   %xmm2\n\n#define RNOTx        %xmm0\n#define RBSWAPx      %xmm1\n\n#define RTMP0x       %xmm3\n#define RTMP1x       %xmm4\n#define RTMP2x       %xmm5\n#define RTMP3x       %xmm6\n#define RTMP4x       %xmm7\n\n\n \n\n \n#define transpose_4x4(x0, x1, x2, x3, t1, t2) \\\n\tvpunpckhdq x1, x0, t2;                \\\n\tvpunpckldq x1, x0, x0;                \\\n\t                                      \\\n\tvpunpckldq x3, x2, t1;                \\\n\tvpunpckhdq x3, x2, x2;                \\\n\t                                      \\\n\tvpunpckhqdq t1, x0, x1;               \\\n\tvpunpcklqdq t1, x0, x0;               \\\n\t                                      \\\n\tvpunpckhqdq x2, t2, x3;               \\\n\tvpunpcklqdq x2, t2, x2;\n\n \n#define transform_pre(x, lo_t, hi_t, mask4bit, tmp0) \\\n\tvpand x, mask4bit, tmp0;                     \\\n\tvpandn x, mask4bit, x;                       \\\n\tvpsrld $4, x, x;                             \\\n\t                                             \\\n\tvpshufb tmp0, lo_t, tmp0;                    \\\n\tvpshufb x, hi_t, x;                          \\\n\tvpxor tmp0, x, x;\n\n \n#define transform_post(x, lo_t, hi_t, mask4bit, tmp0) \\\n\tvpandn mask4bit, x, tmp0;                     \\\n\tvpsrld $4, x, x;                              \\\n\tvpand x, mask4bit, x;                         \\\n\t                                              \\\n\tvpshufb tmp0, lo_t, tmp0;                     \\\n\tvpshufb x, hi_t, x;                           \\\n\tvpxor tmp0, x, x;\n\n\n.section\t.rodata.cst16, \"aM\", @progbits, 16\n.align 16\n\n \n\n \n.Lpre_tf_lo_s:\n\t.quad 0x9197E2E474720701, 0xC7C1B4B222245157\n.Lpre_tf_hi_s:\n\t.quad 0xE240AB09EB49A200, 0xF052B91BF95BB012\n\n \n.Lpost_tf_lo_s:\n\t.quad 0x5B67F2CEA19D0834, 0xEDD14478172BBE82\n.Lpost_tf_hi_s:\n\t.quad 0xAE7201DD73AFDC00, 0x11CDBE62CC1063BF\n\n \n.Linv_shift_row:\n\t.byte 0x00, 0x0d, 0x0a, 0x07, 0x04, 0x01, 0x0e, 0x0b\n\t.byte 0x08, 0x05, 0x02, 0x0f, 0x0c, 0x09, 0x06, 0x03\n\n \n.Linv_shift_row_rol_8:\n\t.byte 0x07, 0x00, 0x0d, 0x0a, 0x0b, 0x04, 0x01, 0x0e\n\t.byte 0x0f, 0x08, 0x05, 0x02, 0x03, 0x0c, 0x09, 0x06\n\n \n.Linv_shift_row_rol_16:\n\t.byte 0x0a, 0x07, 0x00, 0x0d, 0x0e, 0x0b, 0x04, 0x01\n\t.byte 0x02, 0x0f, 0x08, 0x05, 0x06, 0x03, 0x0c, 0x09\n\n \n.Linv_shift_row_rol_24:\n\t.byte 0x0d, 0x0a, 0x07, 0x00, 0x01, 0x0e, 0x0b, 0x04\n\t.byte 0x05, 0x02, 0x0f, 0x08, 0x09, 0x06, 0x03, 0x0c\n\n \n.Lbswap128_mask:\n\t.byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0\n\n \n.Lbswap32_mask:\n\t.byte 3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12\n\n.align 4\n \n.L0f0f0f0f:\n\t.long 0x0f0f0f0f\n\n \n.Lpadding_deadbeef:\n\t.long 0xdeadbeef, 0xdeadbeef, 0xdeadbeef\n\n.text\nSYM_FUNC_START_LOCAL(__sm4_crypt_blk16)\n\t \n\tFRAME_BEGIN\n\n\tvbroadcasti128 .Lbswap32_mask rRIP, RTMP2;\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\tvpshufb RTMP2, RB0, RB0;\n\tvpshufb RTMP2, RB1, RB1;\n\tvpshufb RTMP2, RB2, RB2;\n\tvpshufb RTMP2, RB3, RB3;\n\n\tvpbroadcastd .L0f0f0f0f rRIP, MASK_4BIT;\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\ttranspose_4x4(RB0, RB1, RB2, RB3, RTMP0, RTMP1);\n\n#define ROUND(round, s0, s1, s2, s3, r0, r1, r2, r3)                \\\n\tvpbroadcastd (4*(round))(%rdi), RX0;                        \\\n\tvbroadcasti128 .Lpre_tf_lo_s rRIP, RTMP4;                   \\\n\tvbroadcasti128 .Lpre_tf_hi_s rRIP, RTMP1;                   \\\n\tvmovdqa RX0, RX1;                                           \\\n\tvpxor s1, RX0, RX0;                                         \\\n\tvpxor s2, RX0, RX0;                                         \\\n\tvpxor s3, RX0, RX0;                   \\\n\tvbroadcasti128 .Lpost_tf_lo_s rRIP, RTMP2;                  \\\n\tvbroadcasti128 .Lpost_tf_hi_s rRIP, RTMP3;                  \\\n\tvpxor r1, RX1, RX1;                                         \\\n\tvpxor r2, RX1, RX1;                                         \\\n\tvpxor r3, RX1, RX1;                   \\\n\t                                                            \\\n\t                                  \\\n\ttransform_pre(RX0, RTMP4, RTMP1, MASK_4BIT, RTMP0);         \\\n\ttransform_pre(RX1, RTMP4, RTMP1, MASK_4BIT, RTMP0);         \\\n\tvextracti128 $1, RX0, RTMP4x;                               \\\n\tvextracti128 $1, RX1, RTMP0x;                               \\\n\tvaesenclast MASK_4BITx, RX0x, RX0x;                         \\\n\tvaesenclast MASK_4BITx, RTMP4x, RTMP4x;                     \\\n\tvaesenclast MASK_4BITx, RX1x, RX1x;                         \\\n\tvaesenclast MASK_4BITx, RTMP0x, RTMP0x;                     \\\n\tvinserti128 $1, RTMP4x, RX0, RX0;                           \\\n\tvbroadcasti128 .Linv_shift_row rRIP, RTMP4;                 \\\n\tvinserti128 $1, RTMP0x, RX1, RX1;                           \\\n\ttransform_post(RX0, RTMP2, RTMP3, MASK_4BIT, RTMP0);        \\\n\ttransform_post(RX1, RTMP2, RTMP3, MASK_4BIT, RTMP0);        \\\n\t                                                            \\\n\t                                            \\\n\tvpshufb RTMP4, RX0, RTMP0;                                  \\\n\tvpxor RTMP0, s0, s0;                             \\\n\tvpshufb RTMP4, RX1, RTMP2;                                  \\\n\tvbroadcasti128 .Linv_shift_row_rol_8 rRIP, RTMP4;           \\\n\tvpxor RTMP2, r0, r0;                             \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;                 \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvbroadcasti128 .Linv_shift_row_rol_16 rRIP, RTMP4;          \\\n\tvpxor RTMP3, RTMP2, RTMP2;                 \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, RTMP0, RTMP0;     \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvbroadcasti128 .Linv_shift_row_rol_24 rRIP, RTMP4;          \\\n\tvpxor RTMP3, RTMP2, RTMP2;     \\\n\tvpshufb RTMP4, RX0, RTMP1;                                  \\\n\tvpxor RTMP1, s0, s0;                 \\\n\tvpslld $2, RTMP0, RTMP1;                                    \\\n\tvpsrld $30, RTMP0, RTMP0;                                   \\\n\tvpxor RTMP0, s0, s0;                                        \\\n\t  \\\n\tvpxor RTMP1, s0, s0;                                        \\\n\tvpshufb RTMP4, RX1, RTMP3;                                  \\\n\tvpxor RTMP3, r0, r0;                 \\\n\tvpslld $2, RTMP2, RTMP3;                                    \\\n\tvpsrld $30, RTMP2, RTMP2;                                   \\\n\tvpxor RTMP2, r0, r0;                                        \\\n\t  \\\n\tvpxor RTMP3, r0, r0;\n\n\tleaq (32*4)(%rdi), %rax;\n.align 16\n.Lroundloop_blk8:\n\tROUND(0, RA0, RA1, RA2, RA3, RB0, RB1, RB2, RB3);\n\tROUND(1, RA1, RA2, RA3, RA0, RB1, RB2, RB3, RB0);\n\tROUND(2, RA2, RA3, RA0, RA1, RB2, RB3, RB0, RB1);\n\tROUND(3, RA3, RA0, RA1, RA2, RB3, RB0, RB1, RB2);\n\tleaq (4*4)(%rdi), %rdi;\n\tcmpq %rax, %rdi;\n\tjne .Lroundloop_blk8;\n\n#undef ROUND\n\n\tvbroadcasti128 .Lbswap128_mask rRIP, RTMP2;\n\n\ttranspose_4x4(RA0, RA1, RA2, RA3, RTMP0, RTMP1);\n\ttranspose_4x4(RB0, RB1, RB2, RB3, RTMP0, RTMP1);\n\tvpshufb RTMP2, RA0, RA0;\n\tvpshufb RTMP2, RA1, RA1;\n\tvpshufb RTMP2, RA2, RA2;\n\tvpshufb RTMP2, RA3, RA3;\n\tvpshufb RTMP2, RB0, RB0;\n\tvpshufb RTMP2, RB1, RB1;\n\tvpshufb RTMP2, RB2, RB2;\n\tvpshufb RTMP2, RB3, RB3;\n\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(__sm4_crypt_blk16)\n\n#define inc_le128(x, minus_one, tmp) \\\n\tvpcmpeqq minus_one, x, tmp;  \\\n\tvpsubq minus_one, x, x;      \\\n\tvpslldq $8, tmp, tmp;        \\\n\tvpsubq tmp, x, x;\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx2_ctr_enc_blk16)\n\t \n\tFRAME_BEGIN\n\n\tmovq 8(%rcx), %rax;\n\tbswapq %rax;\n\n\tvzeroupper;\n\n\tvbroadcasti128 .Lbswap128_mask rRIP, RTMP3;\n\tvpcmpeqd RNOT, RNOT, RNOT;\n\tvpsrldq $8, RNOT, RNOT;    \n\tvpaddq RNOT, RNOT, RTMP2;  \n\n\t \n\tvmovdqu (%rcx), RTMP4x;\n\tvpshufb RTMP3x, RTMP4x, RTMP4x;\n\tvmovdqa RTMP4x, RTMP0x;\n\tinc_le128(RTMP4x, RNOTx, RTMP1x);\n\tvinserti128 $1, RTMP4x, RTMP0, RTMP0;\n\tvpshufb RTMP3, RTMP0, RA0;  \n\n\t \n\tcmpq $(0xffffffffffffffff - 16), %rax;\n\tja .Lhandle_ctr_carry;\n\n\t \n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RA1;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RA2;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RA3;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RB0;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RB1;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RB2;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3, RTMP0, RB3;\n\tvpsubq RTMP2, RTMP0, RTMP0;  \n\tvpshufb RTMP3x, RTMP0x, RTMP0x;\n\n\tjmp .Lctr_carry_done;\n\n.Lhandle_ctr_carry:\n\t \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RA1;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RA2;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RA3;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RB0;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RB1;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RB2;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvpshufb RTMP3, RTMP0, RB3;  \n\tinc_le128(RTMP0, RNOT, RTMP1);\n\tvextracti128 $1, RTMP0, RTMP0x;\n\tvpshufb RTMP3x, RTMP0x, RTMP0x;  \n\n.align 4\n.Lctr_carry_done:\n\t \n\tvmovdqu RTMP0x, (%rcx);\n\n\tcall __sm4_crypt_blk16;\n\n\tvpxor (0 * 32)(%rdx), RA0, RA0;\n\tvpxor (1 * 32)(%rdx), RA1, RA1;\n\tvpxor (2 * 32)(%rdx), RA2, RA2;\n\tvpxor (3 * 32)(%rdx), RA3, RA3;\n\tvpxor (4 * 32)(%rdx), RB0, RB0;\n\tvpxor (5 * 32)(%rdx), RB1, RB1;\n\tvpxor (6 * 32)(%rdx), RB2, RB2;\n\tvpxor (7 * 32)(%rdx), RB3, RB3;\n\n\tvmovdqu RA0, (0 * 32)(%rsi);\n\tvmovdqu RA1, (1 * 32)(%rsi);\n\tvmovdqu RA2, (2 * 32)(%rsi);\n\tvmovdqu RA3, (3 * 32)(%rsi);\n\tvmovdqu RB0, (4 * 32)(%rsi);\n\tvmovdqu RB1, (5 * 32)(%rsi);\n\tvmovdqu RB2, (6 * 32)(%rsi);\n\tvmovdqu RB3, (7 * 32)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx2_ctr_enc_blk16)\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx2_cbc_dec_blk16)\n\t \n\tFRAME_BEGIN\n\n\tvzeroupper;\n\n\tvmovdqu (0 * 32)(%rdx), RA0;\n\tvmovdqu (1 * 32)(%rdx), RA1;\n\tvmovdqu (2 * 32)(%rdx), RA2;\n\tvmovdqu (3 * 32)(%rdx), RA3;\n\tvmovdqu (4 * 32)(%rdx), RB0;\n\tvmovdqu (5 * 32)(%rdx), RB1;\n\tvmovdqu (6 * 32)(%rdx), RB2;\n\tvmovdqu (7 * 32)(%rdx), RB3;\n\n\tcall __sm4_crypt_blk16;\n\n\tvmovdqu (%rcx), RNOTx;\n\tvinserti128 $1, (%rdx), RNOT, RNOT;\n\tvpxor RNOT, RA0, RA0;\n\tvpxor (0 * 32 + 16)(%rdx), RA1, RA1;\n\tvpxor (1 * 32 + 16)(%rdx), RA2, RA2;\n\tvpxor (2 * 32 + 16)(%rdx), RA3, RA3;\n\tvpxor (3 * 32 + 16)(%rdx), RB0, RB0;\n\tvpxor (4 * 32 + 16)(%rdx), RB1, RB1;\n\tvpxor (5 * 32 + 16)(%rdx), RB2, RB2;\n\tvpxor (6 * 32 + 16)(%rdx), RB3, RB3;\n\tvmovdqu (7 * 32 + 16)(%rdx), RNOTx;\n\tvmovdqu RNOTx, (%rcx);  \n\n\tvmovdqu RA0, (0 * 32)(%rsi);\n\tvmovdqu RA1, (1 * 32)(%rsi);\n\tvmovdqu RA2, (2 * 32)(%rsi);\n\tvmovdqu RA3, (3 * 32)(%rsi);\n\tvmovdqu RB0, (4 * 32)(%rsi);\n\tvmovdqu RB1, (5 * 32)(%rsi);\n\tvmovdqu RB2, (6 * 32)(%rsi);\n\tvmovdqu RB3, (7 * 32)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx2_cbc_dec_blk16)\n\n \nSYM_TYPED_FUNC_START(sm4_aesni_avx2_cfb_dec_blk16)\n\t \n\tFRAME_BEGIN\n\n\tvzeroupper;\n\n\t \n\tvmovdqu (%rcx), RNOTx;\n\tvinserti128 $1, (%rdx), RNOT, RA0;\n\tvmovdqu (0 * 32 + 16)(%rdx), RA1;\n\tvmovdqu (1 * 32 + 16)(%rdx), RA2;\n\tvmovdqu (2 * 32 + 16)(%rdx), RA3;\n\tvmovdqu (3 * 32 + 16)(%rdx), RB0;\n\tvmovdqu (4 * 32 + 16)(%rdx), RB1;\n\tvmovdqu (5 * 32 + 16)(%rdx), RB2;\n\tvmovdqu (6 * 32 + 16)(%rdx), RB3;\n\n\t \n\tvmovdqu (7 * 32 + 16)(%rdx), RNOTx;\n\tvmovdqu RNOTx, (%rcx);\n\n\tcall __sm4_crypt_blk16;\n\n\tvpxor (0 * 32)(%rdx), RA0, RA0;\n\tvpxor (1 * 32)(%rdx), RA1, RA1;\n\tvpxor (2 * 32)(%rdx), RA2, RA2;\n\tvpxor (3 * 32)(%rdx), RA3, RA3;\n\tvpxor (4 * 32)(%rdx), RB0, RB0;\n\tvpxor (5 * 32)(%rdx), RB1, RB1;\n\tvpxor (6 * 32)(%rdx), RB2, RB2;\n\tvpxor (7 * 32)(%rdx), RB3, RB3;\n\n\tvmovdqu RA0, (0 * 32)(%rsi);\n\tvmovdqu RA1, (1 * 32)(%rsi);\n\tvmovdqu RA2, (2 * 32)(%rsi);\n\tvmovdqu RA3, (3 * 32)(%rsi);\n\tvmovdqu RB0, (4 * 32)(%rsi);\n\tvmovdqu RB1, (5 * 32)(%rsi);\n\tvmovdqu RB2, (6 * 32)(%rsi);\n\tvmovdqu RB3, (7 * 32)(%rsi);\n\n\tvzeroall;\n\tFRAME_END\n\tRET;\nSYM_FUNC_END(sm4_aesni_avx2_cfb_dec_blk16)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}