Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 16 17:42:54 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_methodology -file temp_test_methodology_drc_routed.rpt -pb temp_test_methodology_drc_routed.pb -rpx temp_test_methodology_drc_routed.rpx
| Design       : temp_test
| Device       : xcku040-ffva1156-2-i
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| DPIR-2 | Warning  | Asynchronous driver check                              | 1          |
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP U0/data_conv1 input pin U0/data_conv1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc (Line: 11))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc (Line: 11))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc (Line: 56))
Related violations: <none>


