<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fpga-space-invaders.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DoubleByteRegister.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DoubleByteRegister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="OneByteRegister.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OneByteRegister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RegisterArray.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterArray_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="alu.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="i8080.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i8080.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i8080.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i8080.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i8080.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="i8080.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i8080.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="i8080.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="i8080.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i8080.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="i8080.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i8080.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="i8080.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i8080.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="i8080.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="i8080.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i8080.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i8080_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="i8080_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i8080_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i8080_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i8080_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i8080_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="i8080_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="i8080_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="i8080_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i8080_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i8080_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i8080tests_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spaceinvaders.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spaceinvaders.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spaceinvaders.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spaceinvaders.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spaceinvaders.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spaceinvaders.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spaceinvaders.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spaceinvaders.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spaceinvaders.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spaceinvaders.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spaceinvaders.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="spaceinvaders.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spaceinvaders.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spaceinvaders.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spaceinvaders.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spaceinvaders.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spaceinvaders.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spaceinvaders.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spaceinvaders.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="spaceinvaders.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spaceinvaders.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="spaceinvaders.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spaceinvaders.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spaceinvaders.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spaceinvaders_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="spaceinvaders_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spaceinvaders_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spaceinvaders_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spaceinvaders_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spaceinvaders_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceinvaders_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceinvaders_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="spaceinvaders_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="spaceinvaders_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceinvaders_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spaceinvaders_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spaceinvaders_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spaceinvaders_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceinvaders_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="video.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1376822319" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1376822319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379112347" xil_pn:in_ck="-4640869552206866095" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1379112347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="doublebyteregister.vhd"/>
      <outfile xil_pn:name="i8080.vhd"/>
      <outfile xil_pn:name="i8080opcodes.vhd"/>
      <outfile xil_pn:name="i8080tests.vhd"/>
      <outfile xil_pn:name="onebyteregister.vhd"/>
      <outfile xil_pn:name="registerarray.vhd"/>
      <outfile xil_pn:name="sdramcontroller.vhd"/>
      <outfile xil_pn:name="spaceinvaders.vhd"/>
      <outfile xil_pn:name="spaceinvaders_testbench.vhd"/>
      <outfile xil_pn:name="video.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1379112808" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1379112808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379112808" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1902104842233773292" xil_pn:start_ts="1379112808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379111182" xil_pn:in_ck="3936367944629803429" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5586613543120679576" xil_pn:start_ts="1379111182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clocks.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rom.vhd"/>
      <outfile xil_pn:name="ipcore_dir/testmem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/testmem.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1379112347" xil_pn:in_ck="2481637987575198510" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1379112347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="doublebyteregister.vhd"/>
      <outfile xil_pn:name="i8080.vhd"/>
      <outfile xil_pn:name="i8080opcodes.vhd"/>
      <outfile xil_pn:name="i8080tests.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clocks.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/rom.vhd"/>
      <outfile xil_pn:name="ipcore_dir/testmem.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vram.vhd"/>
      <outfile xil_pn:name="onebyteregister.vhd"/>
      <outfile xil_pn:name="registerarray.vhd"/>
      <outfile xil_pn:name="sdramcontroller.vhd"/>
      <outfile xil_pn:name="spaceinvaders.vhd"/>
      <outfile xil_pn:name="spaceinvaders_testbench.vhd"/>
      <outfile xil_pn:name="video.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1379112826" xil_pn:in_ck="2481637987575198510" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1459423336703152140" xil_pn:start_ts="1379112808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1379112826" xil_pn:in_ck="-2953076363652779334" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5406838117933684601" xil_pn:start_ts="1379112826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5485996107598997239" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379319065" xil_pn:in_ck="3936367944629803429" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5586613543120679576" xil_pn:start_ts="1379319065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clocks.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rom.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:in_ck="-4751972074810557360" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2229670487791052853" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:in_ck="-4751972074810557360" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379118485" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8053616351694582238" xil_pn:start_ts="1379118485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379322851" xil_pn:in_ck="-807414437325727877" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2972471450335222129" xil_pn:start_ts="1379322812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="i8080.ngr"/>
      <outfile xil_pn:name="spaceinvaders.lso"/>
      <outfile xil_pn:name="spaceinvaders.ngc"/>
      <outfile xil_pn:name="spaceinvaders.ngr"/>
      <outfile xil_pn:name="spaceinvaders.prj"/>
      <outfile xil_pn:name="spaceinvaders.stx"/>
      <outfile xil_pn:name="spaceinvaders.syr"/>
      <outfile xil_pn:name="spaceinvaders.xst"/>
      <outfile xil_pn:name="spaceinvaders_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1379310284" xil_pn:in_ck="5921083823119598430" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7273155883389487520" xil_pn:start_ts="1379310284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379319110" xil_pn:in_ck="3771471129138533128" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6546163966170277315" xil_pn:start_ts="1379319102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="spaceinvaders.bld"/>
      <outfile xil_pn:name="spaceinvaders.ngd"/>
      <outfile xil_pn:name="spaceinvaders_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1379319139" xil_pn:in_ck="5352251436550597843" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1379319110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="spaceinvaders.pcf"/>
      <outfile xil_pn:name="spaceinvaders_map.map"/>
      <outfile xil_pn:name="spaceinvaders_map.mrp"/>
      <outfile xil_pn:name="spaceinvaders_map.ncd"/>
      <outfile xil_pn:name="spaceinvaders_map.ngm"/>
      <outfile xil_pn:name="spaceinvaders_map.xrpt"/>
      <outfile xil_pn:name="spaceinvaders_summary.xml"/>
      <outfile xil_pn:name="spaceinvaders_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1379319166" xil_pn:in_ck="683587364228847653" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1379319139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="spaceinvaders.ncd"/>
      <outfile xil_pn:name="spaceinvaders.pad"/>
      <outfile xil_pn:name="spaceinvaders.par"/>
      <outfile xil_pn:name="spaceinvaders.ptwx"/>
      <outfile xil_pn:name="spaceinvaders.unroutes"/>
      <outfile xil_pn:name="spaceinvaders.xpi"/>
      <outfile xil_pn:name="spaceinvaders_pad.csv"/>
      <outfile xil_pn:name="spaceinvaders_pad.txt"/>
      <outfile xil_pn:name="spaceinvaders_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1379319183" xil_pn:in_ck="-4067586323132750361" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-1840461604862429522" xil_pn:start_ts="1379319166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="spaceinvaders.bgn"/>
      <outfile xil_pn:name="spaceinvaders.bit"/>
      <outfile xil_pn:name="spaceinvaders.drc"/>
      <outfile xil_pn:name="spaceinvaders.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1379319166" xil_pn:in_ck="-7370852448207727797" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1379319158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="spaceinvaders.twr"/>
      <outfile xil_pn:name="spaceinvaders.twx"/>
    </transform>
  </transforms>

</generated_project>
