module top_module (
	input [2:0] a, 
	output reg [15:0] q
);

	always @*
	begin
		case(a)
			0: q = 16'b0100100011011010;
			1: q = 16'b1010111010100000;
			2: q = 16'b0010010010010100;
			3: q = 16'b1011001100100110;
			4: q = 16'b0010000000111010;
			5: q = 16'b0110010111010110;
			6: q = 16'b1100001110110110;
			7: q = 16'b0010110111101001;
			default: q = 16'b0000000000000000;
		endcase
	end
	
endmodule
