#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  2 22:54:21 2023
# Process ID: 16880
# Current directory: D:/AOA-Chip-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18624 D:\AOA-Chip-main\Processor_Module.xpr
# Log file: D:/AOA-Chip-main/vivado.log
# Journal file: D:/AOA-Chip-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AOA-Chip-main/Processor_Module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 976.160 ; gain = 221.871
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd
delete_ip_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.047 ; gain = 16.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
remove_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.262 ; gain = 17.090
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -reset -force -quiet
remove_files  -fileset microblaze_0 D:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci
INFO: [Project 1-386] Moving file 'D:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci' from fileset 'microblaze_0' to fileset 'sources_1'.
add_files -norecurse {{C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.938 ; gain = 104.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:56]
INFO: [Synth 8-6157] synthesizing module 'Button_Press' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Button_Press' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'BUTTONS' does not match port width (4) of module 'Button_Press' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:59]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (12#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[3]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[2]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[1]
WARNING: [Synth 8-3331] design Button_Press has unconnected port BUTTONS[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.770 ; gain = 150.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.770 ; gain = 150.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.770 ; gain = 150.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.168 ; gain = 498.383
30 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.168 ; gain = 498.383
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1530.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
WARNING: [Synth 8-3848] Net inc in module/entity Processor does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
WARNING: [Synth 8-3848] Net dec in module/entity Processor does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1548.582 ; gain = 18.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:increase_duty to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
WARNING: [Synth 8-3295] tying undriven pin u2:decrease_duty to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1548.582 ; gain = 18.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1548.582 ; gain = 18.496
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.582 ; gain = 18.496
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1548.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.078 ; gain = 24.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.078 ; gain = 24.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1573.078 ; gain = 24.496
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.285 ; gain = 36.703
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [Synth 8-350] instance 'u1' of module 'CPU_EU' requires 20 connections, but only 19 given [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:52]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
WARNING: [Synth 8-3848] Net D_out in module/entity Processor does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.285 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:increase_duty to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
WARNING: [Synth 8-3295] tying undriven pin u2:decrease_duty to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.078 ; gain = 31.793
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'N' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'Z' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'C' does not match port width (16) of module 'ALU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inc'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dec'. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.777 ; gain = 46.699
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/AOA-Chip-main/Processor_Module.srcs/sim_1/new/tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port N [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.DFF_PWM
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xsim.dir/Processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 23:12:56 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.777 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_tb_pkg.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port N [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port N [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Finished Parsing XDC File [D:/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim/Processor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim/Processor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim/Processor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Processor_func_synth xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim/xsim.dir/Processor_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 23:17:26 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1753.254 ; gain = 34.785
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_func_synth -key {Post-Synthesis:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1800.426 ; gain = 136.648
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2325.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2325.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim/Processor_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim/Processor_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim/Processor_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Processor_func_impl xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_func_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim/xsim.dir/Processor_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 23:18:17 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AOA-Chip-main/Processor_Module.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_func_impl -key {Post-Implementation:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2391.848 ; gain = 224.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd
current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  4 00:22:38 2023...
