{
  "module_name": "da8xx-cfgchip.h",
  "hash_id": "20c2ec4d400152f1bd9ca34aa3c4f7c5816e5fd7183bda15986697db07b0d06f",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/da8xx-cfgchip.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_DA8XX_CFGCHIP_H\n#define __LINUX_MFD_DA8XX_CFGCHIP_H\n\n#include <linux/bitops.h>\n\n \n#define CFGCHIP(n)\t\t\t\t((n) * 4)\n\n \n#define CFGCHIP0_PLL_MASTER_LOCK\t\tBIT(4)\n#define CFGCHIP0_EDMA30TC1DBS(n)\t\t((n) << 2)\n#define CFGCHIP0_EDMA30TC1DBS_MASK\t\tCFGCHIP0_EDMA30TC1DBS(0x3)\n#define CFGCHIP0_EDMA30TC1DBS_16\t\tCFGCHIP0_EDMA30TC1DBS(0x0)\n#define CFGCHIP0_EDMA30TC1DBS_32\t\tCFGCHIP0_EDMA30TC1DBS(0x1)\n#define CFGCHIP0_EDMA30TC1DBS_64\t\tCFGCHIP0_EDMA30TC1DBS(0x2)\n#define CFGCHIP0_EDMA30TC0DBS(n)\t\t((n) << 0)\n#define CFGCHIP0_EDMA30TC0DBS_MASK\t\tCFGCHIP0_EDMA30TC0DBS(0x3)\n#define CFGCHIP0_EDMA30TC0DBS_16\t\tCFGCHIP0_EDMA30TC0DBS(0x0)\n#define CFGCHIP0_EDMA30TC0DBS_32\t\tCFGCHIP0_EDMA30TC0DBS(0x1)\n#define CFGCHIP0_EDMA30TC0DBS_64\t\tCFGCHIP0_EDMA30TC0DBS(0x2)\n\n \n#define CFGCHIP1_CAP2SRC(n)\t\t\t((n) << 27)\n#define CFGCHIP1_CAP2SRC_MASK\t\t\tCFGCHIP1_CAP2SRC(0x1f)\n#define CFGCHIP1_CAP2SRC_ECAP_PIN\t\tCFGCHIP1_CAP2SRC(0x0)\n#define CFGCHIP1_CAP2SRC_MCASP0_TX\t\tCFGCHIP1_CAP2SRC(0x1)\n#define CFGCHIP1_CAP2SRC_MCASP0_RX\t\tCFGCHIP1_CAP2SRC(0x2)\n#define CFGCHIP1_CAP2SRC_EMAC_C0_RX_THRESHOLD\tCFGCHIP1_CAP2SRC(0x7)\n#define CFGCHIP1_CAP2SRC_EMAC_C0_RX\t\tCFGCHIP1_CAP2SRC(0x8)\n#define CFGCHIP1_CAP2SRC_EMAC_C0_TX\t\tCFGCHIP1_CAP2SRC(0x9)\n#define CFGCHIP1_CAP2SRC_EMAC_C0_MISC\t\tCFGCHIP1_CAP2SRC(0xa)\n#define CFGCHIP1_CAP2SRC_EMAC_C1_RX_THRESHOLD\tCFGCHIP1_CAP2SRC(0xb)\n#define CFGCHIP1_CAP2SRC_EMAC_C1_RX\t\tCFGCHIP1_CAP2SRC(0xc)\n#define CFGCHIP1_CAP2SRC_EMAC_C1_TX\t\tCFGCHIP1_CAP2SRC(0xd)\n#define CFGCHIP1_CAP2SRC_EMAC_C1_MISC\t\tCFGCHIP1_CAP2SRC(0xe)\n#define CFGCHIP1_CAP2SRC_EMAC_C2_RX_THRESHOLD\tCFGCHIP1_CAP2SRC(0xf)\n#define CFGCHIP1_CAP2SRC_EMAC_C2_RX\t\tCFGCHIP1_CAP2SRC(0x10)\n#define CFGCHIP1_CAP2SRC_EMAC_C2_TX\t\tCFGCHIP1_CAP2SRC(0x11)\n#define CFGCHIP1_CAP2SRC_EMAC_C2_MISC\t\tCFGCHIP1_CAP2SRC(0x12)\n#define CFGCHIP1_CAP1SRC(n)\t\t\t((n) << 22)\n#define CFGCHIP1_CAP1SRC_MASK\t\t\tCFGCHIP1_CAP1SRC(0x1f)\n#define CFGCHIP1_CAP1SRC_ECAP_PIN\t\tCFGCHIP1_CAP1SRC(0x0)\n#define CFGCHIP1_CAP1SRC_MCASP0_TX\t\tCFGCHIP1_CAP1SRC(0x1)\n#define CFGCHIP1_CAP1SRC_MCASP0_RX\t\tCFGCHIP1_CAP1SRC(0x2)\n#define CFGCHIP1_CAP1SRC_EMAC_C0_RX_THRESHOLD\tCFGCHIP1_CAP1SRC(0x7)\n#define CFGCHIP1_CAP1SRC_EMAC_C0_RX\t\tCFGCHIP1_CAP1SRC(0x8)\n#define CFGCHIP1_CAP1SRC_EMAC_C0_TX\t\tCFGCHIP1_CAP1SRC(0x9)\n#define CFGCHIP1_CAP1SRC_EMAC_C0_MISC\t\tCFGCHIP1_CAP1SRC(0xa)\n#define CFGCHIP1_CAP1SRC_EMAC_C1_RX_THRESHOLD\tCFGCHIP1_CAP1SRC(0xb)\n#define CFGCHIP1_CAP1SRC_EMAC_C1_RX\t\tCFGCHIP1_CAP1SRC(0xc)\n#define CFGCHIP1_CAP1SRC_EMAC_C1_TX\t\tCFGCHIP1_CAP1SRC(0xd)\n#define CFGCHIP1_CAP1SRC_EMAC_C1_MISC\t\tCFGCHIP1_CAP1SRC(0xe)\n#define CFGCHIP1_CAP1SRC_EMAC_C2_RX_THRESHOLD\tCFGCHIP1_CAP1SRC(0xf)\n#define CFGCHIP1_CAP1SRC_EMAC_C2_RX\t\tCFGCHIP1_CAP1SRC(0x10)\n#define CFGCHIP1_CAP1SRC_EMAC_C2_TX\t\tCFGCHIP1_CAP1SRC(0x11)\n#define CFGCHIP1_CAP1SRC_EMAC_C2_MISC\t\tCFGCHIP1_CAP1SRC(0x12)\n#define CFGCHIP1_CAP0SRC(n)\t\t\t((n) << 17)\n#define CFGCHIP1_CAP0SRC_MASK\t\t\tCFGCHIP1_CAP0SRC(0x1f)\n#define CFGCHIP1_CAP0SRC_ECAP_PIN\t\tCFGCHIP1_CAP0SRC(0x0)\n#define CFGCHIP1_CAP0SRC_MCASP0_TX\t\tCFGCHIP1_CAP0SRC(0x1)\n#define CFGCHIP1_CAP0SRC_MCASP0_RX\t\tCFGCHIP1_CAP0SRC(0x2)\n#define CFGCHIP1_CAP0SRC_EMAC_C0_RX_THRESHOLD\tCFGCHIP1_CAP0SRC(0x7)\n#define CFGCHIP1_CAP0SRC_EMAC_C0_RX\t\tCFGCHIP1_CAP0SRC(0x8)\n#define CFGCHIP1_CAP0SRC_EMAC_C0_TX\t\tCFGCHIP1_CAP0SRC(0x9)\n#define CFGCHIP1_CAP0SRC_EMAC_C0_MISC\t\tCFGCHIP1_CAP0SRC(0xa)\n#define CFGCHIP1_CAP0SRC_EMAC_C1_RX_THRESHOLD\tCFGCHIP1_CAP0SRC(0xb)\n#define CFGCHIP1_CAP0SRC_EMAC_C1_RX\t\tCFGCHIP1_CAP0SRC(0xc)\n#define CFGCHIP1_CAP0SRC_EMAC_C1_TX\t\tCFGCHIP1_CAP0SRC(0xd)\n#define CFGCHIP1_CAP0SRC_EMAC_C1_MISC\t\tCFGCHIP1_CAP0SRC(0xe)\n#define CFGCHIP1_CAP0SRC_EMAC_C2_RX_THRESHOLD\tCFGCHIP1_CAP0SRC(0xf)\n#define CFGCHIP1_CAP0SRC_EMAC_C2_RX\t\tCFGCHIP1_CAP0SRC(0x10)\n#define CFGCHIP1_CAP0SRC_EMAC_C2_TX\t\tCFGCHIP1_CAP0SRC(0x11)\n#define CFGCHIP1_CAP0SRC_EMAC_C2_MISC\t\tCFGCHIP1_CAP0SRC(0x12)\n#define CFGCHIP1_HPIBYTEAD\t\t\tBIT(16)\n#define CFGCHIP1_HPIENA\t\t\t\tBIT(15)\n#define CFGCHIP0_EDMA31TC0DBS(n)\t\t((n) << 13)\n#define CFGCHIP0_EDMA31TC0DBS_MASK\t\tCFGCHIP0_EDMA31TC0DBS(0x3)\n#define CFGCHIP0_EDMA31TC0DBS_16\t\tCFGCHIP0_EDMA31TC0DBS(0x0)\n#define CFGCHIP0_EDMA31TC0DBS_32\t\tCFGCHIP0_EDMA31TC0DBS(0x1)\n#define CFGCHIP0_EDMA31TC0DBS_64\t\tCFGCHIP0_EDMA31TC0DBS(0x2)\n#define CFGCHIP1_TBCLKSYNC\t\t\tBIT(12)\n#define CFGCHIP1_AMUTESEL0(n)\t\t\t((n) << 0)\n#define CFGCHIP1_AMUTESEL0_MASK\t\t\tCFGCHIP1_AMUTESEL0(0xf)\n#define CFGCHIP1_AMUTESEL0_LOW\t\t\tCFGCHIP1_AMUTESEL0(0x0)\n#define CFGCHIP1_AMUTESEL0_BANK_0\t\tCFGCHIP1_AMUTESEL0(0x1)\n#define CFGCHIP1_AMUTESEL0_BANK_1\t\tCFGCHIP1_AMUTESEL0(0x2)\n#define CFGCHIP1_AMUTESEL0_BANK_2\t\tCFGCHIP1_AMUTESEL0(0x3)\n#define CFGCHIP1_AMUTESEL0_BANK_3\t\tCFGCHIP1_AMUTESEL0(0x4)\n#define CFGCHIP1_AMUTESEL0_BANK_4\t\tCFGCHIP1_AMUTESEL0(0x5)\n#define CFGCHIP1_AMUTESEL0_BANK_5\t\tCFGCHIP1_AMUTESEL0(0x6)\n#define CFGCHIP1_AMUTESEL0_BANK_6\t\tCFGCHIP1_AMUTESEL0(0x7)\n#define CFGCHIP1_AMUTESEL0_BANK_7\t\tCFGCHIP1_AMUTESEL0(0x8)\n\n \n#define CFGCHIP2_PHYCLKGD\t\t\tBIT(17)\n#define CFGCHIP2_VBUSSENSE\t\t\tBIT(16)\n#define CFGCHIP2_RESET\t\t\t\tBIT(15)\n#define CFGCHIP2_OTGMODE(n)\t\t\t((n) << 13)\n#define CFGCHIP2_OTGMODE_MASK\t\t\tCFGCHIP2_OTGMODE(0x3)\n#define CFGCHIP2_OTGMODE_NO_OVERRIDE\t\tCFGCHIP2_OTGMODE(0x0)\n#define CFGCHIP2_OTGMODE_FORCE_HOST\t\tCFGCHIP2_OTGMODE(0x1)\n#define CFGCHIP2_OTGMODE_FORCE_DEVICE\t\tCFGCHIP2_OTGMODE(0x2)\n#define CFGCHIP2_OTGMODE_FORCE_HOST_VBUS_LOW\tCFGCHIP2_OTGMODE(0x3)\n#define CFGCHIP2_USB1PHYCLKMUX\t\t\tBIT(12)\n#define CFGCHIP2_USB2PHYCLKMUX\t\t\tBIT(11)\n#define CFGCHIP2_PHYPWRDN\t\t\tBIT(10)\n#define CFGCHIP2_OTGPWRDN\t\t\tBIT(9)\n#define CFGCHIP2_DATPOL\t\t\t\tBIT(8)\n#define CFGCHIP2_USB1SUSPENDM\t\t\tBIT(7)\n#define CFGCHIP2_PHY_PLLON\t\t\tBIT(6)\n#define CFGCHIP2_SESENDEN\t\t\tBIT(5)\n#define CFGCHIP2_VBDTCTEN\t\t\tBIT(4)\n#define CFGCHIP2_REFFREQ(n)\t\t\t((n) << 0)\n#define CFGCHIP2_REFFREQ_MASK\t\t\tCFGCHIP2_REFFREQ(0xf)\n#define CFGCHIP2_REFFREQ_12MHZ\t\t\tCFGCHIP2_REFFREQ(0x1)\n#define CFGCHIP2_REFFREQ_24MHZ\t\t\tCFGCHIP2_REFFREQ(0x2)\n#define CFGCHIP2_REFFREQ_48MHZ\t\t\tCFGCHIP2_REFFREQ(0x3)\n#define CFGCHIP2_REFFREQ_19_2MHZ\t\tCFGCHIP2_REFFREQ(0x4)\n#define CFGCHIP2_REFFREQ_38_4MHZ\t\tCFGCHIP2_REFFREQ(0x5)\n#define CFGCHIP2_REFFREQ_13MHZ\t\t\tCFGCHIP2_REFFREQ(0x6)\n#define CFGCHIP2_REFFREQ_26MHZ\t\t\tCFGCHIP2_REFFREQ(0x7)\n#define CFGCHIP2_REFFREQ_20MHZ\t\t\tCFGCHIP2_REFFREQ(0x8)\n#define CFGCHIP2_REFFREQ_40MHZ\t\t\tCFGCHIP2_REFFREQ(0x9)\n\n \n#define CFGCHIP3_RMII_SEL\t\t\tBIT(8)\n#define CFGCHIP3_UPP_TX_CLKSRC\t\t\tBIT(6)\n#define CFGCHIP3_PLL1_MASTER_LOCK\t\tBIT(5)\n#define CFGCHIP3_ASYNC3_CLKSRC\t\t\tBIT(4)\n#define CFGCHIP3_PRUEVTSEL\t\t\tBIT(3)\n#define CFGCHIP3_DIV45PENA\t\t\tBIT(2)\n#define CFGCHIP3_EMA_CLKSRC\t\t\tBIT(1)\n\n \n#define CFGCHIP4_AMUTECLR0\t\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}