
simpleserial-glitch-CW308_STM32F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011fc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08001384  08001384  00011384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001390  08001390  00020430  2**0
                  CONTENTS
  4 .ARM          00000000  08001390  08001390  00020430  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001390  08001390  00020430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08001390  08001390  00011390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001398  08001398  00011398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000430  20000000  0800139c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000430  080017cc  00020430  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  200005b0  080017cc  000205b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
 12 .comment      00000033  00000000  00000000  0002045a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006a26  00000000  00000000  0002048d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001632  00000000  00000000  00026eb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00002aa9  00000000  00000000  000284e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000330  00000000  00000000  0002af90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000004b0  00000000  00000000  0002b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002fb3  00000000  00000000  0002b770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00001abd  00000000  00000000  0002e723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000768  00000000  00000000  000301e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  00030948  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000034  00000000  00000000  00030a8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <deregister_tm_clones+0x10>)
 800018a:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018c:	4283      	cmp	r3, r0
 800018e:	d002      	beq.n	8000196 <deregister_tm_clones+0xe>
 8000190:	4b03      	ldr	r3, [pc, #12]	; (80001a0 <deregister_tm_clones+0x18>)
 8000192:	b103      	cbz	r3, 8000196 <deregister_tm_clones+0xe>
 8000194:	4718      	bx	r3
 8000196:	4770      	bx	lr
 8000198:	20000430 	.word	0x20000430
 800019c:	20000430 	.word	0x20000430
 80001a0:	00000000 	.word	0x00000000

080001a4 <register_tm_clones>:
 80001a4:	4805      	ldr	r0, [pc, #20]	; (80001bc <register_tm_clones+0x18>)
 80001a6:	4906      	ldr	r1, [pc, #24]	; (80001c0 <register_tm_clones+0x1c>)
 80001a8:	1a0b      	subs	r3, r1, r0
 80001aa:	0fd9      	lsrs	r1, r3, #31
 80001ac:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001b0:	1049      	asrs	r1, r1, #1
 80001b2:	d002      	beq.n	80001ba <register_tm_clones+0x16>
 80001b4:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <register_tm_clones+0x20>)
 80001b6:	b103      	cbz	r3, 80001ba <register_tm_clones+0x16>
 80001b8:	4718      	bx	r3
 80001ba:	4770      	bx	lr
 80001bc:	20000430 	.word	0x20000430
 80001c0:	20000430 	.word	0x20000430
 80001c4:	00000000 	.word	0x00000000

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c06      	ldr	r4, [pc, #24]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b943      	cbnz	r3, 80001e2 <__do_global_dtors_aux+0x1a>
 80001d0:	f7ff ffda 	bl	8000188 <deregister_tm_clones>
 80001d4:	4b04      	ldr	r3, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	b113      	cbz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d8:	4804      	ldr	r0, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x24>)
 80001da:	f3af 8000 	nop.w
 80001de:	2301      	movs	r3, #1
 80001e0:	7023      	strb	r3, [r4, #0]
 80001e2:	bd10      	pop	{r4, pc}
 80001e4:	20000430 	.word	0x20000430
 80001e8:	00000000 	.word	0x00000000
 80001ec:	0800136c 	.word	0x0800136c

080001f0 <frame_dummy>:
 80001f0:	b508      	push	{r3, lr}
 80001f2:	4b04      	ldr	r3, [pc, #16]	; (8000204 <frame_dummy+0x14>)
 80001f4:	b11b      	cbz	r3, 80001fe <frame_dummy+0xe>
 80001f6:	4904      	ldr	r1, [pc, #16]	; (8000208 <frame_dummy+0x18>)
 80001f8:	4804      	ldr	r0, [pc, #16]	; (800020c <frame_dummy+0x1c>)
 80001fa:	f3af 8000 	nop.w
 80001fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000202:	e7cf      	b.n	80001a4 <register_tm_clones>
 8000204:	00000000 	.word	0x00000000
 8000208:	20000434 	.word	0x20000434
 800020c:	0800136c 	.word	0x0800136c

08000210 <atexit>:
 8000210:	2300      	movs	r3, #0
 8000212:	4601      	mov	r1, r0
 8000214:	461a      	mov	r2, r3
 8000216:	4618      	mov	r0, r3
 8000218:	f000 b8d4 	b.w	80003c4 <__register_exitproc>

0800021c <__libc_fini_array>:
 800021c:	b538      	push	{r3, r4, r5, lr}
 800021e:	4b08      	ldr	r3, [pc, #32]	; (8000240 <__libc_fini_array+0x24>)
 8000220:	4d08      	ldr	r5, [pc, #32]	; (8000244 <__libc_fini_array+0x28>)
 8000222:	1b5b      	subs	r3, r3, r5
 8000224:	109c      	asrs	r4, r3, #2
 8000226:	d007      	beq.n	8000238 <__libc_fini_array+0x1c>
 8000228:	3b04      	subs	r3, #4
 800022a:	441d      	add	r5, r3
 800022c:	3c01      	subs	r4, #1
 800022e:	f855 3904 	ldr.w	r3, [r5], #-4
 8000232:	4798      	blx	r3
 8000234:	2c00      	cmp	r4, #0
 8000236:	d1f9      	bne.n	800022c <__libc_fini_array+0x10>
 8000238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800023c:	f001 b89c 	b.w	8001378 <_fini>
 8000240:	0800139c 	.word	0x0800139c
 8000244:	08001398 	.word	0x08001398

08000248 <__libc_init_array>:
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	4e0d      	ldr	r6, [pc, #52]	; (8000280 <__libc_init_array+0x38>)
 800024c:	4d0d      	ldr	r5, [pc, #52]	; (8000284 <__libc_init_array+0x3c>)
 800024e:	1b76      	subs	r6, r6, r5
 8000250:	10b6      	asrs	r6, r6, #2
 8000252:	d006      	beq.n	8000262 <__libc_init_array+0x1a>
 8000254:	2400      	movs	r4, #0
 8000256:	f855 3b04 	ldr.w	r3, [r5], #4
 800025a:	3401      	adds	r4, #1
 800025c:	4798      	blx	r3
 800025e:	42a6      	cmp	r6, r4
 8000260:	d1f9      	bne.n	8000256 <__libc_init_array+0xe>
 8000262:	4e09      	ldr	r6, [pc, #36]	; (8000288 <__libc_init_array+0x40>)
 8000264:	4d09      	ldr	r5, [pc, #36]	; (800028c <__libc_init_array+0x44>)
 8000266:	1b76      	subs	r6, r6, r5
 8000268:	f001 f880 	bl	800136c <_init>
 800026c:	10b6      	asrs	r6, r6, #2
 800026e:	d006      	beq.n	800027e <__libc_init_array+0x36>
 8000270:	2400      	movs	r4, #0
 8000272:	f855 3b04 	ldr.w	r3, [r5], #4
 8000276:	3401      	adds	r4, #1
 8000278:	4798      	blx	r3
 800027a:	42a6      	cmp	r6, r4
 800027c:	d1f9      	bne.n	8000272 <__libc_init_array+0x2a>
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	08001390 	.word	0x08001390
 8000284:	08001390 	.word	0x08001390
 8000288:	08001398 	.word	0x08001398
 800028c:	08001390 	.word	0x08001390

08000290 <memcpy>:
 8000290:	4684      	mov	ip, r0
 8000292:	ea41 0300 	orr.w	r3, r1, r0
 8000296:	f013 0303 	ands.w	r3, r3, #3
 800029a:	d16d      	bne.n	8000378 <memcpy+0xe8>
 800029c:	3a40      	subs	r2, #64	; 0x40
 800029e:	d341      	bcc.n	8000324 <memcpy+0x94>
 80002a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a4:	f840 3b04 	str.w	r3, [r0], #4
 80002a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ac:	f840 3b04 	str.w	r3, [r0], #4
 80002b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b4:	f840 3b04 	str.w	r3, [r0], #4
 80002b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002bc:	f840 3b04 	str.w	r3, [r0], #4
 80002c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c4:	f840 3b04 	str.w	r3, [r0], #4
 80002c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002cc:	f840 3b04 	str.w	r3, [r0], #4
 80002d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d4:	f840 3b04 	str.w	r3, [r0], #4
 80002d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002dc:	f840 3b04 	str.w	r3, [r0], #4
 80002e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e4:	f840 3b04 	str.w	r3, [r0], #4
 80002e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ec:	f840 3b04 	str.w	r3, [r0], #4
 80002f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f4:	f840 3b04 	str.w	r3, [r0], #4
 80002f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002fc:	f840 3b04 	str.w	r3, [r0], #4
 8000300:	f851 3b04 	ldr.w	r3, [r1], #4
 8000304:	f840 3b04 	str.w	r3, [r0], #4
 8000308:	f851 3b04 	ldr.w	r3, [r1], #4
 800030c:	f840 3b04 	str.w	r3, [r0], #4
 8000310:	f851 3b04 	ldr.w	r3, [r1], #4
 8000314:	f840 3b04 	str.w	r3, [r0], #4
 8000318:	f851 3b04 	ldr.w	r3, [r1], #4
 800031c:	f840 3b04 	str.w	r3, [r0], #4
 8000320:	3a40      	subs	r2, #64	; 0x40
 8000322:	d2bd      	bcs.n	80002a0 <memcpy+0x10>
 8000324:	3230      	adds	r2, #48	; 0x30
 8000326:	d311      	bcc.n	800034c <memcpy+0xbc>
 8000328:	f851 3b04 	ldr.w	r3, [r1], #4
 800032c:	f840 3b04 	str.w	r3, [r0], #4
 8000330:	f851 3b04 	ldr.w	r3, [r1], #4
 8000334:	f840 3b04 	str.w	r3, [r0], #4
 8000338:	f851 3b04 	ldr.w	r3, [r1], #4
 800033c:	f840 3b04 	str.w	r3, [r0], #4
 8000340:	f851 3b04 	ldr.w	r3, [r1], #4
 8000344:	f840 3b04 	str.w	r3, [r0], #4
 8000348:	3a10      	subs	r2, #16
 800034a:	d2ed      	bcs.n	8000328 <memcpy+0x98>
 800034c:	320c      	adds	r2, #12
 800034e:	d305      	bcc.n	800035c <memcpy+0xcc>
 8000350:	f851 3b04 	ldr.w	r3, [r1], #4
 8000354:	f840 3b04 	str.w	r3, [r0], #4
 8000358:	3a04      	subs	r2, #4
 800035a:	d2f9      	bcs.n	8000350 <memcpy+0xc0>
 800035c:	3204      	adds	r2, #4
 800035e:	d008      	beq.n	8000372 <memcpy+0xe2>
 8000360:	07d2      	lsls	r2, r2, #31
 8000362:	bf1c      	itt	ne
 8000364:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000368:	f800 3b01 	strbne.w	r3, [r0], #1
 800036c:	d301      	bcc.n	8000372 <memcpy+0xe2>
 800036e:	880b      	ldrh	r3, [r1, #0]
 8000370:	8003      	strh	r3, [r0, #0]
 8000372:	4660      	mov	r0, ip
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	2a08      	cmp	r2, #8
 800037a:	d313      	bcc.n	80003a4 <memcpy+0x114>
 800037c:	078b      	lsls	r3, r1, #30
 800037e:	d08d      	beq.n	800029c <memcpy+0xc>
 8000380:	f010 0303 	ands.w	r3, r0, #3
 8000384:	d08a      	beq.n	800029c <memcpy+0xc>
 8000386:	f1c3 0304 	rsb	r3, r3, #4
 800038a:	1ad2      	subs	r2, r2, r3
 800038c:	07db      	lsls	r3, r3, #31
 800038e:	bf1c      	itt	ne
 8000390:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000394:	f800 3b01 	strbne.w	r3, [r0], #1
 8000398:	d380      	bcc.n	800029c <memcpy+0xc>
 800039a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800039e:	f820 3b02 	strh.w	r3, [r0], #2
 80003a2:	e77b      	b.n	800029c <memcpy+0xc>
 80003a4:	3a04      	subs	r2, #4
 80003a6:	d3d9      	bcc.n	800035c <memcpy+0xcc>
 80003a8:	3a01      	subs	r2, #1
 80003aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80003ae:	f800 3b01 	strb.w	r3, [r0], #1
 80003b2:	d2f9      	bcs.n	80003a8 <memcpy+0x118>
 80003b4:	780b      	ldrb	r3, [r1, #0]
 80003b6:	7003      	strb	r3, [r0, #0]
 80003b8:	784b      	ldrb	r3, [r1, #1]
 80003ba:	7043      	strb	r3, [r0, #1]
 80003bc:	788b      	ldrb	r3, [r1, #2]
 80003be:	7083      	strb	r3, [r0, #2]
 80003c0:	4660      	mov	r0, ip
 80003c2:	4770      	bx	lr

080003c4 <__register_exitproc>:
 80003c4:	b470      	push	{r4, r5, r6}
 80003c6:	4c18      	ldr	r4, [pc, #96]	; (8000428 <__register_exitproc+0x64>)
 80003c8:	6825      	ldr	r5, [r4, #0]
 80003ca:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80003ce:	b31c      	cbz	r4, 8000418 <__register_exitproc+0x54>
 80003d0:	6865      	ldr	r5, [r4, #4]
 80003d2:	2d1f      	cmp	r5, #31
 80003d4:	dc25      	bgt.n	8000422 <__register_exitproc+0x5e>
 80003d6:	b938      	cbnz	r0, 80003e8 <__register_exitproc+0x24>
 80003d8:	1cab      	adds	r3, r5, #2
 80003da:	3501      	adds	r5, #1
 80003dc:	6065      	str	r5, [r4, #4]
 80003de:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 80003e2:	2000      	movs	r0, #0
 80003e4:	bc70      	pop	{r4, r5, r6}
 80003e6:	4770      	bx	lr
 80003e8:	eb04 0c85 	add.w	ip, r4, r5, lsl #2
 80003ec:	2802      	cmp	r0, #2
 80003ee:	f8cc 2088 	str.w	r2, [ip, #136]	; 0x88
 80003f2:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 80003f6:	f04f 0201 	mov.w	r2, #1
 80003fa:	fa02 f205 	lsl.w	r2, r2, r5
 80003fe:	ea46 0602 	orr.w	r6, r6, r2
 8000402:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 8000406:	f8cc 3108 	str.w	r3, [ip, #264]	; 0x108
 800040a:	d1e5      	bne.n	80003d8 <__register_exitproc+0x14>
 800040c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 8000410:	4313      	orrs	r3, r2
 8000412:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8000416:	e7df      	b.n	80003d8 <__register_exitproc+0x14>
 8000418:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 800041c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8000420:	e7d6      	b.n	80003d0 <__register_exitproc+0xc>
 8000422:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000426:	e7dd      	b.n	80003e4 <__register_exitproc+0x20>
 8000428:	08001384 	.word	0x08001384

0800042c <glitch_loop>:
#if SS_VER == SS_VER_2_1
uint8_t glitch_loop(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t glitch_loop(uint8_t* in, uint8_t len)
#endif
{
 800042c:	b513      	push	{r0, r1, r4, lr}
    volatile uint16_t i, j;
    volatile uint32_t cnt;
    cnt = 0;
 800042e:	2400      	movs	r4, #0
 8000430:	9401      	str	r4, [sp, #4]
    trigger_high();
 8000432:	f000 faed 	bl	8000a10 <trigger_high>
    for(i=0; i<50; i++){
 8000436:	f8ad 4000 	strh.w	r4, [sp]
 800043a:	f8bd 3000 	ldrh.w	r3, [sp]
 800043e:	b29b      	uxth	r3, r3
 8000440:	2b31      	cmp	r3, #49	; 0x31
 8000442:	d90f      	bls.n	8000464 <glitch_loop+0x38>
        for(j=0; j<50; j++){
            cnt++;
        }
    }
    trigger_low();
 8000444:	f000 faec 	bl	8000a20 <trigger_low>
    simpleserial_put('r', 4, (uint8_t*)&cnt);
 8000448:	aa01      	add	r2, sp, #4
 800044a:	2104      	movs	r1, #4
 800044c:	2072      	movs	r0, #114	; 0x72
 800044e:	f000 f97b 	bl	8000748 <simpleserial_put>
#if SS_VER == SS_VER_2_1
    return (cnt != 2500) ? 0x10 : 0x00;
 8000452:	9801      	ldr	r0, [sp, #4]
#else
    return (cnt != 2500);
#endif
}
 8000454:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000458:	4298      	cmp	r0, r3
 800045a:	bf14      	ite	ne
 800045c:	2010      	movne	r0, #16
 800045e:	2000      	moveq	r0, #0
 8000460:	b002      	add	sp, #8
 8000462:	bd10      	pop	{r4, pc}
        for(j=0; j<50; j++){
 8000464:	f8ad 4002 	strh.w	r4, [sp, #2]
 8000468:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800046c:	b29b      	uxth	r3, r3
 800046e:	2b31      	cmp	r3, #49	; 0x31
 8000470:	d906      	bls.n	8000480 <glitch_loop+0x54>
    for(i=0; i<50; i++){
 8000472:	f8bd 3000 	ldrh.w	r3, [sp]
 8000476:	3301      	adds	r3, #1
 8000478:	b29b      	uxth	r3, r3
 800047a:	f8ad 3000 	strh.w	r3, [sp]
 800047e:	e7dc      	b.n	800043a <glitch_loop+0xe>
            cnt++;
 8000480:	9b01      	ldr	r3, [sp, #4]
 8000482:	3301      	adds	r3, #1
 8000484:	9301      	str	r3, [sp, #4]
        for(j=0; j<50; j++){
 8000486:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800048a:	3301      	adds	r3, #1
 800048c:	b29b      	uxth	r3, r3
 800048e:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000492:	e7e9      	b.n	8000468 <glitch_loop+0x3c>

08000494 <glitch_comparison>:
#if SS_VER == SS_VER_2_1
uint8_t glitch_comparison(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t glitch_comparison(uint8_t* in, uint8_t len)
#endif
{
 8000494:	b513      	push	{r0, r1, r4, lr}
 8000496:	461c      	mov	r4, r3
    uint8_t ok = 5;
 8000498:	2305      	movs	r3, #5
 800049a:	f88d 3007 	strb.w	r3, [sp, #7]
    trigger_high();
 800049e:	f000 fab7 	bl	8000a10 <trigger_high>
    if (*in == 0xA2){
 80004a2:	7823      	ldrb	r3, [r4, #0]
 80004a4:	f1a3 02a2 	sub.w	r2, r3, #162	; 0xa2
 80004a8:	4253      	negs	r3, r2
 80004aa:	4153      	adcs	r3, r2
 80004ac:	f88d 3007 	strb.w	r3, [sp, #7]
        ok = 1;
    } else {
        ok = 0;
    }
    trigger_low();
 80004b0:	f000 fab6 	bl	8000a20 <trigger_low>
    simpleserial_put('r', 1, (uint8_t*)&ok);
 80004b4:	f10d 0207 	add.w	r2, sp, #7
 80004b8:	2101      	movs	r1, #1
 80004ba:	2072      	movs	r0, #114	; 0x72
 80004bc:	f000 f944 	bl	8000748 <simpleserial_put>
    return 0x00;
}
 80004c0:	2000      	movs	r0, #0
 80004c2:	b002      	add	sp, #8
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	0000      	movs	r0, r0

080004c8 <password>:
#if SS_VER == SS_VER_2_1
uint8_t password(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* pw)
#else
uint8_t password(uint8_t* pw, uint8_t len)
#endif
{
 80004c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80004ca:	461c      	mov	r4, r3
    char passwd[] = "touch";
 80004cc:	4b14      	ldr	r3, [pc, #80]	; (8000520 <password+0x58>)
 80004ce:	6818      	ldr	r0, [r3, #0]
 80004d0:	889b      	ldrh	r3, [r3, #4]
 80004d2:	f8ad 300c 	strh.w	r3, [sp, #12]
    char passok = 1;
 80004d6:	2301      	movs	r3, #1
    char passwd[] = "touch";
 80004d8:	9002      	str	r0, [sp, #8]
    char passok = 1;
 80004da:	f88d 3007 	strb.w	r3, [sp, #7]
    int cnt;

    trigger_high();
 80004de:	f000 fa97 	bl	8000a10 <trigger_high>

    //Simple test - doesn't check for too-long password!
    for(cnt = 0; cnt < 5; cnt++){
 80004e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80004e6:	1e61      	subs	r1, r4, #1
 80004e8:	a802      	add	r0, sp, #8
 80004ea:	3404      	adds	r4, #4
    trigger_high();
 80004ec:	2200      	movs	r2, #0
        if (pw[cnt] != passwd[cnt]){
 80004ee:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 80004f2:	f810 5b01 	ldrb.w	r5, [r0], #1
 80004f6:	42ae      	cmp	r6, r5
 80004f8:	bf1c      	itt	ne
 80004fa:	2201      	movne	r2, #1
 80004fc:	2300      	movne	r3, #0
    for(cnt = 0; cnt < 5; cnt++){
 80004fe:	42a1      	cmp	r1, r4
 8000500:	d1f5      	bne.n	80004ee <password+0x26>
 8000502:	b10a      	cbz	r2, 8000508 <password+0x40>
 8000504:	f88d 3007 	strb.w	r3, [sp, #7]
            passok = 0;
        }
    }

    trigger_low();
 8000508:	f000 fa8a 	bl	8000a20 <trigger_low>

    simpleserial_put('r', 1, (uint8_t*)&passok);
 800050c:	f10d 0207 	add.w	r2, sp, #7
 8000510:	2101      	movs	r1, #1
 8000512:	2072      	movs	r0, #114	; 0x72
 8000514:	f000 f918 	bl	8000748 <simpleserial_put>
    return 0x00;
}
 8000518:	2000      	movs	r0, #0
 800051a:	b004      	add	sp, #16
 800051c:	bd70      	pop	{r4, r5, r6, pc}
 800051e:	bf00      	nop
 8000520:	08001388 	.word	0x08001388

08000524 <led_ok>:
    
#endif

__attribute__((weak)) void led_ok(unsigned int status)
{
}
 8000524:	4770      	bx	lr

08000526 <led_error>:
 8000526:	4770      	bx	lr

08000528 <infinite_loop>:
#if SS_VER == SS_VER_2_1
uint8_t infinite_loop(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t infinite_loop(uint8_t* in, uint8_t len)
#endif
{
 8000528:	b507      	push	{r0, r1, r2, lr}
    led_ok(1);
 800052a:	2001      	movs	r0, #1
 800052c:	f7ff fffa 	bl	8000524 <led_ok>
    led_error(0);
 8000530:	2000      	movs	r0, #0
 8000532:	f7ff fff8 	bl	8000526 <led_error>

    //Some fake variable
    volatile uint8_t a = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	f88d 3007 	strb.w	r3, [sp, #7]

    //External trigger logic
    trigger_high();
 800053c:	f000 fa68 	bl	8000a10 <trigger_high>
    trigger_low();
 8000540:	f000 fa6e 	bl	8000a20 <trigger_low>

    //Should be an infinite loop
    while(a != 2){
 8000544:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000548:	2b02      	cmp	r3, #2
 800054a:	d1fb      	bne.n	8000544 <infinite_loop+0x1c>
    ;
    }

    led_error(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f7ff ffea 	bl	8000526 <led_error>
    led_error(1);
 8000552:	2001      	movs	r0, #1
 8000554:	f7ff ffe7 	bl	8000526 <led_error>
    led_error(1);
 8000558:	2001      	movs	r0, #1
 800055a:	f7ff ffe4 	bl	8000526 <led_error>
    led_error(1);
 800055e:	2001      	movs	r0, #1
 8000560:	f7ff ffe1 	bl	8000526 <led_error>
    led_error(1);
 8000564:	2001      	movs	r0, #1
 8000566:	f7ff ffde 	bl	8000526 <led_error>
    led_error(1);
 800056a:	2001      	movs	r0, #1
 800056c:	f7ff ffdb 	bl	8000526 <led_error>
    led_error(1);
 8000570:	2001      	movs	r0, #1
 8000572:	f7ff ffd8 	bl	8000526 <led_error>
    led_error(1);
 8000576:	2001      	movs	r0, #1
 8000578:	f7ff ffd5 	bl	8000526 <led_error>
    led_error(1);
 800057c:	2001      	movs	r0, #1
 800057e:	f7ff ffd2 	bl	8000526 <led_error>

    putch('r');
 8000582:	2072      	movs	r0, #114	; 0x72
 8000584:	f000 fa66 	bl	8000a54 <putch>
    putch('B');
 8000588:	2042      	movs	r0, #66	; 0x42
 800058a:	f000 fa63 	bl	8000a54 <putch>
    putch('R');
 800058e:	2052      	movs	r0, #82	; 0x52
 8000590:	f000 fa60 	bl	8000a54 <putch>
    putch('E');
 8000594:	2045      	movs	r0, #69	; 0x45
 8000596:	f000 fa5d 	bl	8000a54 <putch>
    putch('A');
 800059a:	2041      	movs	r0, #65	; 0x41
 800059c:	f000 fa5a 	bl	8000a54 <putch>
    putch('K');
 80005a0:	204b      	movs	r0, #75	; 0x4b
 80005a2:	f000 fa57 	bl	8000a54 <putch>
    putch('O');
 80005a6:	204f      	movs	r0, #79	; 0x4f
 80005a8:	f000 fa54 	bl	8000a54 <putch>
    putch('U');
 80005ac:	2055      	movs	r0, #85	; 0x55
 80005ae:	f000 fa51 	bl	8000a54 <putch>
    putch('T');
 80005b2:	2054      	movs	r0, #84	; 0x54
 80005b4:	f000 fa4e 	bl	8000a54 <putch>
    putch('\n');
 80005b8:	200a      	movs	r0, #10
 80005ba:	f000 fa4b 	bl	8000a54 <putch>

    led_error(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f7ff ffb1 	bl	8000526 <led_error>
    led_error(1);
 80005c4:	2001      	movs	r0, #1
 80005c6:	f7ff ffae 	bl	8000526 <led_error>
    led_error(1);
 80005ca:	2001      	movs	r0, #1
 80005cc:	f7ff ffab 	bl	8000526 <led_error>
    led_error(1);
 80005d0:	2001      	movs	r0, #1
 80005d2:	f7ff ffa8 	bl	8000526 <led_error>
    led_error(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f7ff ffa5 	bl	8000526 <led_error>
    led_error(1);
 80005dc:	2001      	movs	r0, #1
 80005de:	f7ff ffa2 	bl	8000526 <led_error>
    led_error(1);
 80005e2:	2001      	movs	r0, #1
 80005e4:	f7ff ff9f 	bl	8000526 <led_error>
    led_error(1);
 80005e8:	2001      	movs	r0, #1
 80005ea:	f7ff ff9c 	bl	8000526 <led_error>

    return 0;
}
 80005ee:	2000      	movs	r0, #0
 80005f0:	b003      	add	sp, #12
 80005f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80005f6:	0000      	movs	r0, r0

080005f8 <main>:

// #pragma GCC pop_options

int main(void)
{
 80005f8:	b508      	push	{r3, lr}
    platform_init();
 80005fa:	f000 f96b 	bl	80008d4 <platform_init>
    init_uart();
 80005fe:	f000 f9a9 	bl	8000954 <init_uart>
    trigger_setup();
 8000602:	f000 f9e5 	bl	80009d0 <trigger_setup>

    /* Device reset detected */
    putch('r');
 8000606:	2072      	movs	r0, #114	; 0x72
 8000608:	f000 fa24 	bl	8000a54 <putch>
    putch('R');
 800060c:	2052      	movs	r0, #82	; 0x52
 800060e:	f000 fa21 	bl	8000a54 <putch>
    putch('E');
 8000612:	2045      	movs	r0, #69	; 0x45
 8000614:	f000 fa1e 	bl	8000a54 <putch>
    putch('S');
 8000618:	2053      	movs	r0, #83	; 0x53
 800061a:	f000 fa1b 	bl	8000a54 <putch>
    putch('E');
 800061e:	2045      	movs	r0, #69	; 0x45
 8000620:	f000 fa18 	bl	8000a54 <putch>
    putch('T');
 8000624:	2054      	movs	r0, #84	; 0x54
 8000626:	f000 fa15 	bl	8000a54 <putch>
    putch(' ');
 800062a:	2020      	movs	r0, #32
 800062c:	f000 fa12 	bl	8000a54 <putch>
    putch(' ');
 8000630:	2020      	movs	r0, #32
 8000632:	f000 fa0f 	bl	8000a54 <putch>
    putch(' ');
 8000636:	2020      	movs	r0, #32
 8000638:	f000 fa0c 	bl	8000a54 <putch>
    putch('\n');
 800063c:	200a      	movs	r0, #10
 800063e:	f000 fa09 	bl	8000a54 <putch>

    simpleserial_init();
 8000642:	f000 f86f 	bl	8000724 <simpleserial_init>
    simpleserial_addcmd('g', 0, glitch_loop);
 8000646:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <main+0x7c>)
 8000648:	2100      	movs	r1, #0
 800064a:	2067      	movs	r0, #103	; 0x67
 800064c:	f000 f850 	bl	80006f0 <simpleserial_addcmd>
    simpleserial_addcmd('c', 1, glitch_comparison);
 8000650:	4a09      	ldr	r2, [pc, #36]	; (8000678 <main+0x80>)
 8000652:	2101      	movs	r1, #1
 8000654:	2063      	movs	r0, #99	; 0x63
 8000656:	f000 f84b 	bl	80006f0 <simpleserial_addcmd>
    #if SS_VER == SS_VER_2_1
    simpleserial_addcmd(0x01, 5, password);
 800065a:	4a08      	ldr	r2, [pc, #32]	; (800067c <main+0x84>)
 800065c:	2105      	movs	r1, #5
 800065e:	2001      	movs	r0, #1
 8000660:	f000 f846 	bl	80006f0 <simpleserial_addcmd>
    #else
    simpleserial_addcmd('p', 5, password);
    #endif
    simpleserial_addcmd('i', 0, infinite_loop);
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <main+0x88>)
 8000666:	2100      	movs	r1, #0
 8000668:	2069      	movs	r0, #105	; 0x69
 800066a:	f000 f841 	bl	80006f0 <simpleserial_addcmd>
    while(1)
        simpleserial_get();
 800066e:	f000 f8c3 	bl	80007f8 <simpleserial_get>
    while(1)
 8000672:	e7fc      	b.n	800066e <main+0x76>
 8000674:	0800042d 	.word	0x0800042d
 8000678:	08000495 	.word	0x08000495
 800067c:	080004c9 	.word	0x080004c9
 8000680:	08000529 	.word	0x08000529

08000684 <ss_crc>:


// 0xA6 formerly 
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
 8000684:	4603      	mov	r3, r0
	unsigned int k = 0;
	uint8_t crc = 0x00;
	while (len--) {
 8000686:	4401      	add	r1, r0
	uint8_t crc = 0x00;
 8000688:	2000      	movs	r0, #0
	while (len--) {
 800068a:	428b      	cmp	r3, r1
 800068c:	d100      	bne.n	8000690 <ss_crc+0xc>
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
		}
	}
	return crc;

}
 800068e:	4770      	bx	lr
		crc ^= *buf++;
 8000690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000694:	4050      	eors	r0, r2
 8000696:	2208      	movs	r2, #8
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 8000698:	f010 0f80 	tst.w	r0, #128	; 0x80
 800069c:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80006a0:	bf18      	it	ne
 80006a2:	f080 004d 	eorne.w	r0, r0, #77	; 0x4d
		for (k = 0; k < 8; k++) {
 80006a6:	3a01      	subs	r2, #1
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80006a8:	b2c0      	uxtb	r0, r0
		for (k = 0; k < 8; k++) {
 80006aa:	d1f5      	bne.n	8000698 <ss_crc+0x14>
 80006ac:	e7ed      	b.n	800068a <ss_crc+0x6>

080006ae <stuff_data>:
    return 0x00;

}

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
 80006ae:	b530      	push	{r4, r5, lr}
	uint8_t i = 1;
	uint8_t last = 0;
 80006b0:	2200      	movs	r2, #0
 80006b2:	4604      	mov	r4, r0
	uint8_t i = 1;
 80006b4:	2301      	movs	r3, #1
	for (; i < len; i++) {
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d301      	bcc.n	80006be <stuff_data+0x10>
			buf[last] = i - last;
			last = i;
		}
	}
	return 0x00;
}
 80006ba:	2000      	movs	r0, #0
 80006bc:	bd30      	pop	{r4, r5, pc}
		if (buf[i] == FRAME_BYTE) {
 80006be:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80006c2:	b915      	cbnz	r5, 80006ca <stuff_data+0x1c>
			buf[last] = i - last;
 80006c4:	1a9d      	subs	r5, r3, r2
 80006c6:	5485      	strb	r5, [r0, r2]
 80006c8:	461a      	mov	r2, r3
	for (; i < len; i++) {
 80006ca:	3301      	adds	r3, #1
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	e7f2      	b.n	80006b6 <stuff_data+0x8>

080006d0 <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 80006d0:	b510      	push	{r4, lr}
	uint8_t next = buf[0];
 80006d2:	7802      	ldrb	r2, [r0, #0]
	buf[0] = 0x00;
 80006d4:	2400      	movs	r4, #0
{
 80006d6:	4603      	mov	r3, r0
	buf[0] = 0x00;
 80006d8:	7004      	strb	r4, [r0, #0]
	uint8_t next = buf[0];
 80006da:	4610      	mov	r0, r2
	//len -= 1;
	uint8_t tmp = next;
	while ((next < len) && tmp != 0) {
 80006dc:	4288      	cmp	r0, r1
 80006de:	d200      	bcs.n	80006e2 <unstuff_data+0x12>
 80006e0:	b902      	cbnz	r2, 80006e4 <unstuff_data+0x14>
		tmp = buf[next];
		buf[next] = FRAME_BYTE;
		next += tmp;
	}
	return next;
}
 80006e2:	bd10      	pop	{r4, pc}
		tmp = buf[next];
 80006e4:	5c1a      	ldrb	r2, [r3, r0]
		buf[next] = FRAME_BYTE;
 80006e6:	541c      	strb	r4, [r3, r0]
		next += tmp;
 80006e8:	4410      	add	r0, r2
 80006ea:	b2c0      	uxtb	r0, r0
 80006ec:	e7f6      	b.n	80006dc <unstuff_data+0xc>
 80006ee:	0000      	movs	r0, r0

080006f0 <simpleserial_addcmd>:
	simpleserial_addcmd('v', 0, check_version);
    simpleserial_addcmd('w', 0, ss_get_commands);
}

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 80006f0:	b538      	push	{r3, r4, r5, lr}
	if(num_commands >= MAX_SS_CMDS) {
 80006f2:	4d0b      	ldr	r5, [pc, #44]	; (8000720 <simpleserial_addcmd+0x30>)
 80006f4:	682b      	ldr	r3, [r5, #0]
 80006f6:	2b0f      	cmp	r3, #15
 80006f8:	dd04      	ble.n	8000704 <simpleserial_addcmd+0x14>
		putch('a');
 80006fa:	2061      	movs	r0, #97	; 0x61
		return 1;
	}

	if(len >= MAX_SS_LEN) {
		putch('b');
 80006fc:	f000 f9aa 	bl	8000a54 <putch>
		return 1;
 8000700:	2001      	movs	r0, #1
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
	num_commands++;

	return 0;
}
 8000702:	bd38      	pop	{r3, r4, r5, pc}
	if(len >= MAX_SS_LEN) {
 8000704:	29ff      	cmp	r1, #255	; 0xff
 8000706:	d901      	bls.n	800070c <simpleserial_addcmd+0x1c>
		putch('b');
 8000708:	2062      	movs	r0, #98	; 0x62
 800070a:	e7f7      	b.n	80006fc <simpleserial_addcmd+0xc>
	commands[num_commands].c   = c;
 800070c:	240c      	movs	r4, #12
 800070e:	fb04 5403 	mla	r4, r4, r3, r5
	num_commands++;
 8000712:	3301      	adds	r3, #1
	commands[num_commands].c   = c;
 8000714:	7120      	strb	r0, [r4, #4]
	commands[num_commands].fp  = fp;
 8000716:	e9c4 1202 	strd	r1, r2, [r4, #8]
	num_commands++;
 800071a:	602b      	str	r3, [r5, #0]
	return 0;
 800071c:	2000      	movs	r0, #0
 800071e:	e7f0      	b.n	8000702 <simpleserial_addcmd+0x12>
 8000720:	2000044c 	.word	0x2000044c

08000724 <simpleserial_init>:
{
 8000724:	b508      	push	{r3, lr}
	simpleserial_addcmd('v', 0, check_version);
 8000726:	4a06      	ldr	r2, [pc, #24]	; (8000740 <simpleserial_init+0x1c>)
 8000728:	2100      	movs	r1, #0
 800072a:	2076      	movs	r0, #118	; 0x76
 800072c:	f7ff ffe0 	bl	80006f0 <simpleserial_addcmd>
}
 8000730:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    simpleserial_addcmd('w', 0, ss_get_commands);
 8000734:	4a03      	ldr	r2, [pc, #12]	; (8000744 <simpleserial_init+0x20>)
 8000736:	2100      	movs	r1, #0
 8000738:	2077      	movs	r0, #119	; 0x77
 800073a:	f7ff bfd9 	b.w	80006f0 <simpleserial_addcmd>
 800073e:	bf00      	nop
 8000740:	0800079f 	.word	0x0800079f
 8000744:	080007bd 	.word	0x080007bd

08000748 <simpleserial_put>:
	simpleserial_put('e', 0x01, &err);
	return;
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8000748:	b570      	push	{r4, r5, r6, lr}
 800074a:	b0c0      	sub	sp, #256	; 0x100
 800074c:	460c      	mov	r4, r1
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 800074e:	2500      	movs	r5, #0
{
 8000750:	4611      	mov	r1, r2
	data_buf[1] = c;
 8000752:	f88d 0001 	strb.w	r0, [sp, #1]
	data_buf[2] = size;
	int i = 0;
	for (; i < size; i++) {
		data_buf[i + 3] = output[i];
 8000756:	4622      	mov	r2, r4
 8000758:	f10d 0003 	add.w	r0, sp, #3
	data_buf[2] = size;
 800075c:	f88d 4002 	strb.w	r4, [sp, #2]
	data_buf[0] = 0x00;
 8000760:	f88d 5000 	strb.w	r5, [sp]
		data_buf[i + 3] = output[i];
 8000764:	f7ff fd94 	bl	8000290 <memcpy>
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 8000768:	1ca1      	adds	r1, r4, #2
 800076a:	b2c9      	uxtb	r1, r1
 800076c:	f10d 0001 	add.w	r0, sp, #1
 8000770:	f7ff ff88 	bl	8000684 <ss_crc>
 8000774:	eb0d 0304 	add.w	r3, sp, r4
	data_buf[i + 4] = 0x00;
 8000778:	1d26      	adds	r6, r4, #4
	stuff_data(data_buf, i + 5);
 800077a:	1d61      	adds	r1, r4, #5
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 800077c:	70d8      	strb	r0, [r3, #3]
	stuff_data(data_buf, i + 5);
 800077e:	b2c9      	uxtb	r1, r1
 8000780:	4668      	mov	r0, sp
	data_buf[i + 4] = 0x00;
 8000782:	f80d 5006 	strb.w	r5, [sp, r6]
	stuff_data(data_buf, i + 5);
 8000786:	f7ff ff92 	bl	80006ae <stuff_data>
	for (int i = 0; i < size + 5; i++) {
 800078a:	466c      	mov	r4, sp
		putch(data_buf[i]);
 800078c:	f814 0b01 	ldrb.w	r0, [r4], #1
	for (int i = 0; i < size + 5; i++) {
 8000790:	3501      	adds	r5, #1
		putch(data_buf[i]);
 8000792:	f000 f95f 	bl	8000a54 <putch>
	for (int i = 0; i < size + 5; i++) {
 8000796:	42ae      	cmp	r6, r5
 8000798:	daf8      	bge.n	800078c <simpleserial_put+0x44>
	}
}
 800079a:	b040      	add	sp, #256	; 0x100
 800079c:	bd70      	pop	{r4, r5, r6, pc}

0800079e <check_version>:
{
 800079e:	b507      	push	{r0, r1, r2, lr}
	uint8_t ver = SS_VER;
 80007a0:	2303      	movs	r3, #3
	simpleserial_put('r', 1, &ver);
 80007a2:	f10d 0207 	add.w	r2, sp, #7
 80007a6:	2101      	movs	r1, #1
 80007a8:	2072      	movs	r0, #114	; 0x72
	uint8_t ver = SS_VER;
 80007aa:	f88d 3007 	strb.w	r3, [sp, #7]
	simpleserial_put('r', 1, &ver);
 80007ae:	f7ff ffcb 	bl	8000748 <simpleserial_put>
}
 80007b2:	2000      	movs	r0, #0
 80007b4:	b003      	add	sp, #12
 80007b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80007ba:	0000      	movs	r0, r0

080007bc <ss_get_commands>:
{
 80007bc:	b530      	push	{r4, r5, lr}
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80007be:	480d      	ldr	r0, [pc, #52]	; (80007f4 <ss_get_commands+0x38>)
 80007c0:	7801      	ldrb	r1, [r0, #0]
{
 80007c2:	b085      	sub	sp, #20
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80007c4:	2200      	movs	r2, #0
        cmd_chars[i] = commands[i].c;
 80007c6:	240c      	movs	r4, #12
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80007c8:	b2d3      	uxtb	r3, r2
 80007ca:	428b      	cmp	r3, r1
 80007cc:	f102 0201 	add.w	r2, r2, #1
 80007d0:	db06      	blt.n	80007e0 <ss_get_commands+0x24>
    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 80007d2:	466a      	mov	r2, sp
 80007d4:	2072      	movs	r0, #114	; 0x72
 80007d6:	f7ff ffb7 	bl	8000748 <simpleserial_put>
}
 80007da:	2000      	movs	r0, #0
 80007dc:	b005      	add	sp, #20
 80007de:	bd30      	pop	{r4, r5, pc}
        cmd_chars[i] = commands[i].c;
 80007e0:	f103 0510 	add.w	r5, r3, #16
 80007e4:	fb04 0303 	mla	r3, r4, r3, r0
 80007e8:	446d      	add	r5, sp
 80007ea:	791b      	ldrb	r3, [r3, #4]
 80007ec:	f805 3c10 	strb.w	r3, [r5, #-16]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80007f0:	e7ea      	b.n	80007c8 <ss_get_commands+0xc>
 80007f2:	bf00      	nop
 80007f4:	2000044c 	.word	0x2000044c

080007f8 <simpleserial_get>:
{
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	b0c2      	sub	sp, #264	; 0x108
	uint8_t err = 0;
 80007fe:	2500      	movs	r5, #0
 8000800:	ae02      	add	r6, sp, #8
 8000802:	f88d 5007 	strb.w	r5, [sp, #7]
	for (int i = 0; i < 4; i++) {
 8000806:	4634      	mov	r4, r6
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 8000808:	f000 f912 	bl	8000a30 <getch>
 800080c:	f806 0b01 	strb.w	r0, [r6], #1
		if (data_buf[i] == FRAME_BYTE) {
 8000810:	b958      	cbnz	r0, 800082a <simpleserial_get+0x32>
			err = SS_ERR_FRAME_BYTE;
 8000812:	2305      	movs	r3, #5
		err = SS_ERR_CRC;
 8000814:	f88d 3007 	strb.w	r3, [sp, #7]
	simpleserial_put('e', 0x01, &err);
 8000818:	f10d 0207 	add.w	r2, sp, #7
 800081c:	2101      	movs	r1, #1
 800081e:	2065      	movs	r0, #101	; 0x65
 8000820:	f7ff ff92 	bl	8000748 <simpleserial_put>
}
 8000824:	b042      	add	sp, #264	; 0x108
 8000826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	for (int i = 0; i < 4; i++) {
 800082a:	3501      	adds	r5, #1
 800082c:	2d04      	cmp	r5, #4
 800082e:	d1eb      	bne.n	8000808 <simpleserial_get+0x10>
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000830:	4629      	mov	r1, r5
 8000832:	4620      	mov	r0, r4
 8000834:	f7ff ff4c 	bl	80006d0 <unstuff_data>
	for(c = 0; c < num_commands; c++)
 8000838:	4f25      	ldr	r7, [pc, #148]	; (80008d0 <simpleserial_get+0xd8>)
		if(commands[c].c == data_buf[1])
 800083a:	7861      	ldrb	r1, [r4, #1]
	for(c = 0; c < num_commands; c++)
 800083c:	683a      	ldr	r2, [r7, #0]
	uint8_t next_frame = unstuff_data(data_buf, 4);
 800083e:	4680      	mov	r8, r0
	for(c = 0; c < num_commands; c++)
 8000840:	2300      	movs	r3, #0
		if(commands[c].c == data_buf[1])
 8000842:	200c      	movs	r0, #12
	for(c = 0; c < num_commands; c++)
 8000844:	fa5f f983 	uxtb.w	r9, r3
 8000848:	4591      	cmp	r9, r2
 800084a:	db02      	blt.n	8000852 <simpleserial_get+0x5a>
	if (c == num_commands) {
 800084c:	d107      	bne.n	800085e <simpleserial_get+0x66>
		err = SS_ERR_CMD;
 800084e:	2301      	movs	r3, #1
 8000850:	e7e0      	b.n	8000814 <simpleserial_get+0x1c>
		if(commands[c].c == data_buf[1])
 8000852:	fb00 7609 	mla	r6, r0, r9, r7
 8000856:	3301      	adds	r3, #1
 8000858:	7936      	ldrb	r6, [r6, #4]
 800085a:	428e      	cmp	r6, r1
 800085c:	d1f2      	bne.n	8000844 <simpleserial_get+0x4c>
	if ((data_buf[3] + 5) < next_frame) {
 800085e:	78e3      	ldrb	r3, [r4, #3]
 8000860:	3305      	adds	r3, #5
 8000862:	4543      	cmp	r3, r8
 8000864:	da02      	bge.n	800086c <simpleserial_get+0x74>
		err = SS_ERR_LEN;
 8000866:	2304      	movs	r3, #4
 8000868:	e7d4      	b.n	8000814 <simpleserial_get+0x1c>
 800086a:	4635      	mov	r5, r6
		data_buf[i] = getch();
 800086c:	f000 f8e0 	bl	8000a30 <getch>
 8000870:	5560      	strb	r0, [r4, r5]
		if (data_buf[i] == FRAME_BYTE) {
 8000872:	2800      	cmp	r0, #0
 8000874:	d0cd      	beq.n	8000812 <simpleserial_get+0x1a>
	for (; i < data_buf[3] + 5; i++) {
 8000876:	78e3      	ldrb	r3, [r4, #3]
 8000878:	1c6e      	adds	r6, r5, #1
 800087a:	3304      	adds	r3, #4
 800087c:	42b3      	cmp	r3, r6
 800087e:	daf4      	bge.n	800086a <simpleserial_get+0x72>
	data_buf[i] = getch();
 8000880:	f000 f8d6 	bl	8000a30 <getch>
 8000884:	55a0      	strb	r0, [r4, r6]
	if (data_buf[i] != FRAME_BYTE) {
 8000886:	2800      	cmp	r0, #0
 8000888:	d1ed      	bne.n	8000866 <simpleserial_get+0x6e>
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 800088a:	f1c8 0101 	rsb	r1, r8, #1
 800088e:	fa51 f186 	uxtab	r1, r1, r6
 8000892:	b2c9      	uxtb	r1, r1
 8000894:	fa5f fa86 	uxtb.w	sl, r6
 8000898:	eb04 0008 	add.w	r0, r4, r8
 800089c:	f7ff ff18 	bl	80006d0 <unstuff_data>
	uint8_t crc = ss_crc(data_buf+1, i-2);
 80008a0:	f1aa 0102 	sub.w	r1, sl, #2
 80008a4:	b2c9      	uxtb	r1, r1
 80008a6:	f10d 0009 	add.w	r0, sp, #9
 80008aa:	f7ff feeb 	bl	8000684 <ss_crc>
	if (crc != data_buf[i-1]) {
 80008ae:	5d63      	ldrb	r3, [r4, r5]
 80008b0:	4283      	cmp	r3, r0
 80008b2:	d001      	beq.n	80008b8 <simpleserial_get+0xc0>
		err = SS_ERR_CRC;
 80008b4:	2302      	movs	r3, #2
 80008b6:	e7ad      	b.n	8000814 <simpleserial_get+0x1c>
	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 80008b8:	230c      	movs	r3, #12
 80008ba:	fb03 7709 	mla	r7, r3, r9, r7
 80008be:	78e2      	ldrb	r2, [r4, #3]
 80008c0:	68fd      	ldr	r5, [r7, #12]
 80008c2:	78a1      	ldrb	r1, [r4, #2]
 80008c4:	7860      	ldrb	r0, [r4, #1]
 80008c6:	446b      	add	r3, sp
 80008c8:	47a8      	blx	r5
 80008ca:	f88d 0007 	strb.w	r0, [sp, #7]
 80008ce:	e7a3      	b.n	8000818 <simpleserial_get+0x20>
 80008d0:	2000044c 	.word	0x2000044c

080008d4 <platform_init>:

uint8_t hw_key[16];
static CRYP_HandleTypeDef cryp;

void platform_init(void)
{
 80008d4:	b530      	push	{r4, r5, lr}
    FLASH->ACR |= 0b111 << 8; //enable ART acceleration

#else
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 80008d6:	2203      	movs	r2, #3
{
 80008d8:	b093      	sub	sp, #76	; 0x4c
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 80008da:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008de:	e9cd 2306 	strd	r2, r3, [sp, #24]
	RCC_OscInitStruct.HSIState       = RCC_HSI_ON;  // HSI is needed for the RNG
	RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;  // we need PLL to use RNG
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 80008e2:	2102      	movs	r1, #2
 80008e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008e8:	e9cd 130c 	strd	r1, r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLM       = 12;  // Internal clock is 16MHz
	RCC_OscInitStruct.PLL.PLLN       = 196;
 80008ec:	200c      	movs	r0, #12
 80008ee:	23c4      	movs	r3, #196	; 0xc4
 80008f0:	e9cd 030e 	strd	r0, r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLP       = RCC_PLLP_DIV4;
	RCC_OscInitStruct.PLL.PLLQ       = 7;  // divisor for RNG, USB and SDIO
 80008f4:	2404      	movs	r4, #4
 80008f6:	2307      	movs	r3, #7
	RCC_OscInitStruct.HSIState       = RCC_HSI_ON;  // HSI is needed for the RNG
 80008f8:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008fa:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLQ       = 7;  // divisor for RNG, USB and SDIO
 80008fc:	e9cd 4310 	strd	r4, r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.HSIState       = RCC_HSI_ON;  // HSI is needed for the RNG
 8000900:	9509      	str	r5, [sp, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000902:	f000 f8bf 	bl	8000a84 <HAL_RCC_OscConfig>
 8000906:	4604      	mov	r4, r0
 8000908:	b100      	cbz	r0, 800090c <platform_init+0x38>
        for(;;);
 800090a:	e7fe      	b.n	800090a <platform_init+0x36>
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_ACR_LATENCY_0WS); //wait states not needed for HSE
 800090c:	4601      	mov	r1, r0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090e:	e9cd 0003 	strd	r0, r0, [sp, #12]
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000912:	230f      	movs	r3, #15
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000914:	9005      	str	r0, [sp, #20]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_ACR_LATENCY_0WS); //wait states not needed for HSE
 8000916:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000918:	e9cd 3501 	strd	r3, r5, [sp, #4]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_ACR_LATENCY_0WS); //wait states not needed for HSE
 800091c:	f000 fa52 	bl	8000dc4 <HAL_RCC_ClockConfig>
#endif

	// Configure and starts the RNG
	__HAL_RCC_RNG_CLK_ENABLE();
 8000920:	4b09      	ldr	r3, [pc, #36]	; (8000948 <platform_init+0x74>)
 8000922:	9400      	str	r4, [sp, #0]
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	RngHandle.Instance = RNG;
 8000926:	4809      	ldr	r0, [pc, #36]	; (800094c <platform_init+0x78>)
	__HAL_RCC_RNG_CLK_ENABLE();
 8000928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800092c:	635a      	str	r2, [r3, #52]	; 0x34
 800092e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000934:	9300      	str	r3, [sp, #0]
 8000936:	9b00      	ldr	r3, [sp, #0]
	RngHandle.Instance = RNG;
 8000938:	4b05      	ldr	r3, [pc, #20]	; (8000950 <platform_init+0x7c>)
 800093a:	6003      	str	r3, [r0, #0]
	RngHandle.State = HAL_RNG_STATE_RESET;
 800093c:	7144      	strb	r4, [r0, #5]
	HAL_RNG_Init(&RngHandle);
 800093e:	f000 fcc7 	bl	80012d0 <HAL_RNG_Init>

}
 8000942:	b013      	add	sp, #76	; 0x4c
 8000944:	bd30      	pop	{r4, r5, pc}
 8000946:	bf00      	nop
 8000948:	40023800 	.word	0x40023800
 800094c:	20000510 	.word	0x20000510
 8000950:	50060800 	.word	0x50060800

08000954 <init_uart>:

void init_uart(void)
{
 8000954:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
{
 8000958:	b089      	sub	sp, #36	; 0x24
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 800095a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800095e:	e9cd 2303 	strd	r2, r3, [sp, #12]
	GpioInit.Pull      = GPIO_PULLUP;
 8000962:	2201      	movs	r2, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000964:	e9cd 2305 	strd	r2, r3, [sp, #20]
	GpioInit.Alternate = GPIO_AF7_USART1;
	__GPIOA_CLK_ENABLE();
 8000968:	4c15      	ldr	r4, [pc, #84]	; (80009c0 <init_uart+0x6c>)
	HAL_GPIO_Init(GPIOA, &GpioInit);
 800096a:	4816      	ldr	r0, [pc, #88]	; (80009c4 <init_uart+0x70>)
	__GPIOA_CLK_ENABLE();
 800096c:	2500      	movs	r5, #0
	GpioInit.Alternate = GPIO_AF7_USART1;
 800096e:	2307      	movs	r3, #7
	__GPIOA_CLK_ENABLE();
 8000970:	9501      	str	r5, [sp, #4]
	GpioInit.Alternate = GPIO_AF7_USART1;
 8000972:	9307      	str	r3, [sp, #28]
	__GPIOA_CLK_ENABLE();
 8000974:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000976:	4313      	orrs	r3, r2
 8000978:	6323      	str	r3, [r4, #48]	; 0x30
 800097a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800097c:	4013      	ands	r3, r2
 800097e:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000980:	a903      	add	r1, sp, #12
	__GPIOA_CLK_ENABLE();
 8000982:	9b01      	ldr	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000984:	f000 fab6 	bl	8000ef4 <HAL_GPIO_Init>

	UartHandle.Instance        = USART1;
 8000988:	480f      	ldr	r0, [pc, #60]	; (80009c8 <init_uart+0x74>)
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
 800098a:	4910      	ldr	r1, [pc, #64]	; (80009cc <init_uart+0x78>)
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
	UartHandle.Init.Parity     = UART_PARITY_NONE;
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
	__USART1_CLK_ENABLE();
 800098c:	9502      	str	r5, [sp, #8]
  UartHandle.Init.BaudRate   = 230400;
 800098e:	f44f 3361 	mov.w	r3, #230400	; 0x38400
 8000992:	e9c0 1303 	strd	r1, r3, [r0, #12]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000996:	e9c0 5505 	strd	r5, r5, [r0, #20]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800099a:	230c      	movs	r3, #12
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 800099c:	61c5      	str	r5, [r0, #28]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800099e:	6245      	str	r5, [r0, #36]	; 0x24
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80009a0:	6203      	str	r3, [r0, #32]
	__USART1_CLK_ENABLE();
 80009a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80009a4:	f043 0310 	orr.w	r3, r3, #16
 80009a8:	6463      	str	r3, [r4, #68]	; 0x44
 80009aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80009ac:	f003 0310 	and.w	r3, r3, #16
 80009b0:	9302      	str	r3, [sp, #8]
	HAL_UART_Init(&UartHandle);
 80009b2:	300c      	adds	r0, #12
	__USART1_CLK_ENABLE();
 80009b4:	9b02      	ldr	r3, [sp, #8]
	HAL_UART_Init(&UartHandle);
 80009b6:	f000 fb89 	bl	80010cc <HAL_UART_Init>
}
 80009ba:	b009      	add	sp, #36	; 0x24
 80009bc:	bd30      	pop	{r4, r5, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020000 	.word	0x40020000
 80009c8:	20000510 	.word	0x20000510
 80009cc:	40011000 	.word	0x40011000

080009d0 <trigger_setup>:

//#define STM32F4_WLCSP

void trigger_setup(void)
{
 80009d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	__GPIOA_CLK_ENABLE();
 80009d2:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <trigger_setup+0x38>)
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_12;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <trigger_setup+0x3c>)
	__GPIOA_CLK_ENABLE();
 80009d6:	2100      	movs	r1, #0
 80009d8:	9100      	str	r1, [sp, #0]
 80009da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009dc:	f042 0201 	orr.w	r2, r2, #1
 80009e0:	631a      	str	r2, [r3, #48]	; 0x30
 80009e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	GpioInit.Pull      = GPIO_NOPULL;
 80009e4:	9103      	str	r1, [sp, #12]
	__GPIOA_CLK_ENABLE();
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	9b00      	ldr	r3, [sp, #0]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80009ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009f2:	2301      	movs	r3, #1
 80009f4:	e9cd 2301 	strd	r2, r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80009f8:	a901      	add	r1, sp, #4
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80009fa:	2302      	movs	r3, #2
 80009fc:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80009fe:	f000 fa79 	bl	8000ef4 <HAL_GPIO_Init>
#endif
}
 8000a02:	b007      	add	sp, #28
 8000a04:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	40020000 	.word	0x40020000

08000a10 <trigger_high>:
void trigger_high(void)
{
#ifdef STM32F4_WLCSP
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
#else
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000a10:	4802      	ldr	r0, [pc, #8]	; (8000a1c <trigger_high+0xc>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a18:	f000 bb52 	b.w	80010c0 <HAL_GPIO_WritePin>
 8000a1c:	40020000 	.word	0x40020000

08000a20 <trigger_low>:
void trigger_low(void)
{
#ifdef STM32F4_WLCSP
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET);
#else
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000a20:	4802      	ldr	r0, [pc, #8]	; (8000a2c <trigger_low+0xc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a28:	f000 bb4a 	b.w	80010c0 <HAL_GPIO_WritePin>
 8000a2c:	40020000 	.word	0x40020000

08000a30 <getch>:
#endif
}
char getch(void)
{
 8000a30:	b513      	push	{r0, r1, r4, lr}
	uint8_t d;
	while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK);
 8000a32:	4c07      	ldr	r4, [pc, #28]	; (8000a50 <getch+0x20>)
 8000a34:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a38:	2201      	movs	r2, #1
 8000a3a:	f10d 0107 	add.w	r1, sp, #7
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f000 fbf9 	bl	8001236 <HAL_UART_Receive>
 8000a44:	2800      	cmp	r0, #0
 8000a46:	d1f5      	bne.n	8000a34 <getch+0x4>
	return d;
}
 8000a48:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000a4c:	b002      	add	sp, #8
 8000a4e:	bd10      	pop	{r4, pc}
 8000a50:	2000051c 	.word	0x2000051c

08000a54 <putch>:

void putch(char c)
{
 8000a54:	b507      	push	{r0, r1, r2, lr}
	uint8_t d  = c;
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000a56:	f241 3388 	movw	r3, #5000	; 0x1388
	uint8_t d  = c;
 8000a5a:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f10d 0107 	add.w	r1, sp, #7
 8000a64:	4802      	ldr	r0, [pc, #8]	; (8000a70 <putch+0x1c>)
 8000a66:	f000 fba1 	bl	80011ac <HAL_UART_Transmit>
}
 8000a6a:	b003      	add	sp, #12
 8000a6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a70:	2000051c 	.word	0x2000051c

08000a74 <HAL_GetTick>:


uint32_t HAL_GetTick(void)
{
	static uint32_t tick;
	return tick++;;
 8000a74:	4b02      	ldr	r3, [pc, #8]	; (8000a80 <HAL_GetTick+0xc>)
 8000a76:	6818      	ldr	r0, [r3, #0]
 8000a78:	1c42      	adds	r2, r0, #1
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	200005ac 	.word	0x200005ac

08000a84 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a84:	6803      	ldr	r3, [r0, #0]
{
 8000a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a88:	07de      	lsls	r6, r3, #31
{
 8000a8a:	4601      	mov	r1, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a8c:	d43b      	bmi.n	8000b06 <HAL_RCC_OscConfig+0x82>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a8e:	680b      	ldr	r3, [r1, #0]
 8000a90:	079d      	lsls	r5, r3, #30
 8000a92:	f100 808b 	bmi.w	8000bac <HAL_RCC_OscConfig+0x128>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a96:	680b      	ldr	r3, [r1, #0]
 8000a98:	0718      	lsls	r0, r3, #28
 8000a9a:	f100 80d6 	bmi.w	8000c4a <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a9e:	680b      	ldr	r3, [r1, #0]
 8000aa0:	075a      	lsls	r2, r3, #29
 8000aa2:	d52a      	bpl.n	8000afa <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	4b91      	ldr	r3, [pc, #580]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000aaa:	4c92      	ldr	r4, [pc, #584]	; (8000cf4 <HAL_RCC_OscConfig+0x270>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ab2:	641a      	str	r2, [r3, #64]	; 0x40
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aba:	9301      	str	r3, [sp, #4]
 8000abc:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8000abe:	6823      	ldr	r3, [r4, #0]
 8000ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac4:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8000ac6:	f7ff ffd5 	bl	8000a74 <HAL_GetTick>
 8000aca:	4605      	mov	r5, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000acc:	6823      	ldr	r3, [r4, #0]
 8000ace:	05d8      	lsls	r0, r3, #23
 8000ad0:	f140 80df 	bpl.w	8000c92 <HAL_RCC_OscConfig+0x20e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ad4:	688b      	ldr	r3, [r1, #8]
 8000ad6:	4c86      	ldr	r4, [pc, #536]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	f040 80e1 	bne.w	8000ca0 <HAL_RCC_OscConfig+0x21c>
 8000ade:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6723      	str	r3, [r4, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ae6:	f7ff ffc5 	bl	8000a74 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000aea:	4d81      	ldr	r5, [pc, #516]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
      tickstart = HAL_GetTick();
 8000aec:	4604      	mov	r4, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aee:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000af2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000af4:	079a      	lsls	r2, r3, #30
 8000af6:	f140 80f4 	bpl.w	8000ce2 <HAL_RCC_OscConfig+0x25e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000afa:	698a      	ldr	r2, [r1, #24]
 8000afc:	2a00      	cmp	r2, #0
 8000afe:	f040 80ff 	bne.w	8000d00 <HAL_RCC_OscConfig+0x27c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000b02:	2000      	movs	r0, #0
 8000b04:	e015      	b.n	8000b32 <HAL_RCC_OscConfig+0xae>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b06:	4b7a      	ldr	r3, [pc, #488]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	f002 020c 	and.w	r2, r2, #12
 8000b0e:	2a04      	cmp	r2, #4
 8000b10:	d007      	beq.n	8000b22 <HAL_RCC_OscConfig+0x9e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b12:	689a      	ldr	r2, [r3, #8]
 8000b14:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b18:	2a08      	cmp	r2, #8
 8000b1a:	d10c      	bne.n	8000b36 <HAL_RCC_OscConfig+0xb2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	0254      	lsls	r4, r2, #9
 8000b20:	d509      	bpl.n	8000b36 <HAL_RCC_OscConfig+0xb2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b22:	4b73      	ldr	r3, [pc, #460]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	0398      	lsls	r0, r3, #14
 8000b28:	d5b1      	bpl.n	8000a8e <HAL_RCC_OscConfig+0xa>
 8000b2a:	684b      	ldr	r3, [r1, #4]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1ae      	bne.n	8000a8e <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 8000b30:	2001      	movs	r0, #1
}
 8000b32:	b002      	add	sp, #8
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b36:	684a      	ldr	r2, [r1, #4]
 8000b38:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000b3c:	d112      	bne.n	8000b64 <HAL_RCC_OscConfig+0xe0>
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b44:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b46:	f7ff ff95 	bl	8000a74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4a:	4d69      	ldr	r5, [pc, #420]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b4c:	4e6a      	ldr	r6, [pc, #424]	; (8000cf8 <HAL_RCC_OscConfig+0x274>)
        tickstart = HAL_GetTick();
 8000b4e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b50:	682b      	ldr	r3, [r5, #0]
 8000b52:	039a      	lsls	r2, r3, #14
 8000b54:	d49b      	bmi.n	8000a8e <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b56:	f7ff ff8d 	bl	8000a74 <HAL_GetTick>
 8000b5a:	1b00      	subs	r0, r0, r4
 8000b5c:	42b0      	cmp	r0, r6
 8000b5e:	d9f7      	bls.n	8000b50 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8000b60:	2003      	movs	r0, #3
 8000b62:	e7e6      	b.n	8000b32 <HAL_RCC_OscConfig+0xae>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b64:	4c62      	ldr	r4, [pc, #392]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000b6a:	6823      	ldr	r3, [r4, #0]
 8000b6c:	d107      	bne.n	8000b7e <HAL_RCC_OscConfig+0xfa>
 8000b6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b72:	6023      	str	r3, [r4, #0]
 8000b74:	6823      	ldr	r3, [r4, #0]
 8000b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b7a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b7c:	e7e3      	b.n	8000b46 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b82:	6023      	str	r3, [r4, #0]
 8000b84:	6823      	ldr	r3, [r4, #0]
 8000b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b8a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b8c:	2a00      	cmp	r2, #0
 8000b8e:	d1da      	bne.n	8000b46 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000b90:	f7ff ff70 	bl	8000a74 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b94:	4e58      	ldr	r6, [pc, #352]	; (8000cf8 <HAL_RCC_OscConfig+0x274>)
        tickstart = HAL_GetTick();
 8000b96:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b98:	6823      	ldr	r3, [r4, #0]
 8000b9a:	039b      	lsls	r3, r3, #14
 8000b9c:	f57f af77 	bpl.w	8000a8e <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ba0:	f7ff ff68 	bl	8000a74 <HAL_GetTick>
 8000ba4:	1b40      	subs	r0, r0, r5
 8000ba6:	42b0      	cmp	r0, r6
 8000ba8:	d9f6      	bls.n	8000b98 <HAL_RCC_OscConfig+0x114>
 8000baa:	e7d9      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bac:	4b50      	ldr	r3, [pc, #320]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000bae:	689a      	ldr	r2, [r3, #8]
 8000bb0:	f012 0f0c 	tst.w	r2, #12
 8000bb4:	d007      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x142>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bb6:	689a      	ldr	r2, [r3, #8]
 8000bb8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bbc:	2a08      	cmp	r2, #8
 8000bbe:	d116      	bne.n	8000bee <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	0258      	lsls	r0, r3, #9
 8000bc4:	d413      	bmi.n	8000bee <HAL_RCC_OscConfig+0x16a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc6:	484a      	ldr	r0, [pc, #296]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	6803      	ldr	r3, [r0, #0]
 8000bca:	079a      	lsls	r2, r3, #30
 8000bcc:	d502      	bpl.n	8000bd4 <HAL_RCC_OscConfig+0x150>
 8000bce:	68cb      	ldr	r3, [r1, #12]
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d1ad      	bne.n	8000b30 <HAL_RCC_OscConfig+0xac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd4:	6804      	ldr	r4, [r0, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd6:	23f8      	movs	r3, #248	; 0xf8
 8000bd8:	fa93 f3a3 	rbit	r3, r3
 8000bdc:	fab3 f283 	clz	r2, r3
 8000be0:	690b      	ldr	r3, [r1, #16]
 8000be2:	4093      	lsls	r3, r2
 8000be4:	f024 02f8 	bic.w	r2, r4, #248	; 0xf8
 8000be8:	4313      	orrs	r3, r2
 8000bea:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bec:	e753      	b.n	8000a96 <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000bee:	68ca      	ldr	r2, [r1, #12]
 8000bf0:	4b42      	ldr	r3, [pc, #264]	; (8000cfc <HAL_RCC_OscConfig+0x278>)
 8000bf2:	b1da      	cbz	r2, 8000c2c <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bf8:	f7ff ff3c 	bl	8000a74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfc:	4c3c      	ldr	r4, [pc, #240]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
        tickstart = HAL_GetTick();
 8000bfe:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c00:	6823      	ldr	r3, [r4, #0]
 8000c02:	079b      	lsls	r3, r3, #30
 8000c04:	d50c      	bpl.n	8000c20 <HAL_RCC_OscConfig+0x19c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c06:	6820      	ldr	r0, [r4, #0]
 8000c08:	23f8      	movs	r3, #248	; 0xf8
 8000c0a:	fa93 f3a3 	rbit	r3, r3
 8000c0e:	fab3 f283 	clz	r2, r3
 8000c12:	690b      	ldr	r3, [r1, #16]
 8000c14:	4093      	lsls	r3, r2
 8000c16:	f020 02f8 	bic.w	r2, r0, #248	; 0xf8
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	6023      	str	r3, [r4, #0]
 8000c1e:	e73a      	b.n	8000a96 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c20:	f7ff ff28 	bl	8000a74 <HAL_GetTick>
 8000c24:	1b40      	subs	r0, r0, r5
 8000c26:	2802      	cmp	r0, #2
 8000c28:	d9ea      	bls.n	8000c00 <HAL_RCC_OscConfig+0x17c>
 8000c2a:	e799      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
        __HAL_RCC_HSI_DISABLE();
 8000c2c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c2e:	f7ff ff21 	bl	8000a74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c32:	4d2f      	ldr	r5, [pc, #188]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
        tickstart = HAL_GetTick();
 8000c34:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c36:	682b      	ldr	r3, [r5, #0]
 8000c38:	079e      	lsls	r6, r3, #30
 8000c3a:	f57f af2c 	bpl.w	8000a96 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c3e:	f7ff ff19 	bl	8000a74 <HAL_GetTick>
 8000c42:	1b00      	subs	r0, r0, r4
 8000c44:	2802      	cmp	r0, #2
 8000c46:	d9f6      	bls.n	8000c36 <HAL_RCC_OscConfig+0x1b2>
 8000c48:	e78a      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c4a:	694a      	ldr	r2, [r1, #20]
 8000c4c:	4b2b      	ldr	r3, [pc, #172]	; (8000cfc <HAL_RCC_OscConfig+0x278>)
 8000c4e:	b182      	cbz	r2, 8000c72 <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_LSI_ENABLE();
 8000c50:	2201      	movs	r2, #1
 8000c52:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8000c56:	f7ff ff0d 	bl	8000a74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5a:	4d25      	ldr	r5, [pc, #148]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
      tickstart = HAL_GetTick();
 8000c5c:	4604      	mov	r4, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c60:	079b      	lsls	r3, r3, #30
 8000c62:	f53f af1c 	bmi.w	8000a9e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c66:	f7ff ff05 	bl	8000a74 <HAL_GetTick>
 8000c6a:	1b00      	subs	r0, r0, r4
 8000c6c:	2802      	cmp	r0, #2
 8000c6e:	d9f6      	bls.n	8000c5e <HAL_RCC_OscConfig+0x1da>
 8000c70:	e776      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
      __HAL_RCC_LSI_DISABLE();
 8000c72:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8000c76:	f7ff fefd 	bl	8000a74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7a:	4d1d      	ldr	r5, [pc, #116]	; (8000cf0 <HAL_RCC_OscConfig+0x26c>)
      tickstart = HAL_GetTick();
 8000c7c:	4604      	mov	r4, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c80:	079e      	lsls	r6, r3, #30
 8000c82:	f57f af0c 	bpl.w	8000a9e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c86:	f7ff fef5 	bl	8000a74 <HAL_GetTick>
 8000c8a:	1b00      	subs	r0, r0, r4
 8000c8c:	2802      	cmp	r0, #2
 8000c8e:	d9f6      	bls.n	8000c7e <HAL_RCC_OscConfig+0x1fa>
 8000c90:	e766      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000c92:	f7ff feef 	bl	8000a74 <HAL_GetTick>
 8000c96:	1b40      	subs	r0, r0, r5
 8000c98:	2802      	cmp	r0, #2
 8000c9a:	f67f af17 	bls.w	8000acc <HAL_RCC_OscConfig+0x48>
 8000c9e:	e75f      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ca0:	2b05      	cmp	r3, #5
 8000ca2:	d104      	bne.n	8000cae <HAL_RCC_OscConfig+0x22a>
 8000ca4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000ca6:	f043 0304 	orr.w	r3, r3, #4
 8000caa:	6723      	str	r3, [r4, #112]	; 0x70
 8000cac:	e717      	b.n	8000ade <HAL_RCC_OscConfig+0x5a>
 8000cae:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8000cb0:	f022 0201 	bic.w	r2, r2, #1
 8000cb4:	6722      	str	r2, [r4, #112]	; 0x70
 8000cb6:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8000cb8:	f022 0204 	bic.w	r2, r2, #4
 8000cbc:	6722      	str	r2, [r4, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f47f af11 	bne.w	8000ae6 <HAL_RCC_OscConfig+0x62>
      tickstart = HAL_GetTick();
 8000cc4:	f7ff fed6 	bl	8000a74 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cc8:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ccc:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cce:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000cd0:	079b      	lsls	r3, r3, #30
 8000cd2:	f57f af12 	bpl.w	8000afa <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cd6:	f7ff fecd 	bl	8000a74 <HAL_GetTick>
 8000cda:	1b40      	subs	r0, r0, r5
 8000cdc:	42b0      	cmp	r0, r6
 8000cde:	d9f6      	bls.n	8000cce <HAL_RCC_OscConfig+0x24a>
 8000ce0:	e73e      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ce2:	f7ff fec7 	bl	8000a74 <HAL_GetTick>
 8000ce6:	1b00      	subs	r0, r0, r4
 8000ce8:	42b0      	cmp	r0, r6
 8000cea:	f67f af02 	bls.w	8000af2 <HAL_RCC_OscConfig+0x6e>
 8000cee:	e737      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40007000 	.word	0x40007000
 8000cf8:	05f5e100 	.word	0x05f5e100
 8000cfc:	42470000 	.word	0x42470000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d00:	4c2d      	ldr	r4, [pc, #180]	; (8000db8 <HAL_RCC_OscConfig+0x334>)
 8000d02:	68a3      	ldr	r3, [r4, #8]
 8000d04:	f003 030c 	and.w	r3, r3, #12
 8000d08:	2b08      	cmp	r3, #8
 8000d0a:	f43f af11 	beq.w	8000b30 <HAL_RCC_OscConfig+0xac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <HAL_RCC_OscConfig+0x338>)
 8000d10:	2a02      	cmp	r2, #2
 8000d12:	f04f 0200 	mov.w	r2, #0
        __HAL_RCC_PLL_DISABLE();
 8000d16:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d18:	d140      	bne.n	8000d9c <HAL_RCC_OscConfig+0x318>
        tickstart = HAL_GetTick();
 8000d1a:	f7ff feab 	bl	8000a74 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d1e:	4e28      	ldr	r6, [pc, #160]	; (8000dc0 <HAL_RCC_OscConfig+0x33c>)
        tickstart = HAL_GetTick();
 8000d20:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d22:	6823      	ldr	r3, [r4, #0]
 8000d24:	0198      	lsls	r0, r3, #6
 8000d26:	d433      	bmi.n	8000d90 <HAL_RCC_OscConfig+0x30c>
 8000d28:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 8000d2c:	fa96 f6a6 	rbit	r6, r6
 8000d30:	f44f 3240 	mov.w	r2, #196608	; 0x30000
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d34:	fab6 f686 	clz	r6, r6
 8000d38:	fa92 f2a2 	rbit	r2, r2
 8000d3c:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 8000d40:	fab2 f582 	clz	r5, r2
 8000d44:	fa90 f0a0 	rbit	r0, r0
 8000d48:	e9d1 3207 	ldrd	r3, r2, [r1, #28]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000d50:	40b2      	lsls	r2, r6
 8000d52:	4313      	orrs	r3, r2
 8000d54:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8000d56:	0852      	lsrs	r2, r2, #1
 8000d58:	3a01      	subs	r2, #1
 8000d5a:	40aa      	lsls	r2, r5
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d60:	4d17      	ldr	r5, [pc, #92]	; (8000dc0 <HAL_RCC_OscConfig+0x33c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d62:	fab0 f080 	clz	r0, r0
 8000d66:	fa02 f000 	lsl.w	r0, r2, r0
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d6e:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <HAL_RCC_OscConfig+0x338>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d70:	4c11      	ldr	r4, [pc, #68]	; (8000db8 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_ENABLE();
 8000d72:	2201      	movs	r2, #1
 8000d74:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000d76:	f7ff fe7d 	bl	8000a74 <HAL_GetTick>
 8000d7a:	4601      	mov	r1, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d7c:	6823      	ldr	r3, [r4, #0]
 8000d7e:	019a      	lsls	r2, r3, #6
 8000d80:	f53f aebf 	bmi.w	8000b02 <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d84:	f7ff fe76 	bl	8000a74 <HAL_GetTick>
 8000d88:	1a40      	subs	r0, r0, r1
 8000d8a:	42a8      	cmp	r0, r5
 8000d8c:	d9f6      	bls.n	8000d7c <HAL_RCC_OscConfig+0x2f8>
 8000d8e:	e6e7      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d90:	f7ff fe70 	bl	8000a74 <HAL_GetTick>
 8000d94:	1b40      	subs	r0, r0, r5
 8000d96:	42b0      	cmp	r0, r6
 8000d98:	d9c3      	bls.n	8000d22 <HAL_RCC_OscConfig+0x29e>
 8000d9a:	e6e1      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
        tickstart = HAL_GetTick();
 8000d9c:	f7ff fe6a 	bl	8000a74 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000da0:	4d07      	ldr	r5, [pc, #28]	; (8000dc0 <HAL_RCC_OscConfig+0x33c>)
        tickstart = HAL_GetTick();
 8000da2:	4601      	mov	r1, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000da4:	6823      	ldr	r3, [r4, #0]
 8000da6:	019b      	lsls	r3, r3, #6
 8000da8:	f57f aeab 	bpl.w	8000b02 <HAL_RCC_OscConfig+0x7e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dac:	f7ff fe62 	bl	8000a74 <HAL_GetTick>
 8000db0:	1a40      	subs	r0, r0, r1
 8000db2:	42a8      	cmp	r0, r5
 8000db4:	d9f6      	bls.n	8000da4 <HAL_RCC_OscConfig+0x320>
 8000db6:	e6d3      	b.n	8000b60 <HAL_RCC_OscConfig+0xdc>
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	42470000 	.word	0x42470000
 8000dc0:	001e8480 	.word	0x001e8480

08000dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dc6:	4b49      	ldr	r3, [pc, #292]	; (8000eec <HAL_RCC_ClockConfig+0x128>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	f002 020f 	and.w	r2, r2, #15
 8000dce:	428a      	cmp	r2, r1
{
 8000dd0:	4604      	mov	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dd2:	d31a      	bcc.n	8000e0a <HAL_RCC_ClockConfig+0x46>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dd4:	6822      	ldr	r2, [r4, #0]
 8000dd6:	0790      	lsls	r0, r2, #30
 8000dd8:	d420      	bmi.n	8000e1c <HAL_RCC_ClockConfig+0x58>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000dda:	07d2      	lsls	r2, r2, #31
 8000ddc:	d426      	bmi.n	8000e2c <HAL_RCC_ClockConfig+0x68>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dde:	4b43      	ldr	r3, [pc, #268]	; (8000eec <HAL_RCC_ClockConfig+0x128>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	f002 020f 	and.w	r2, r2, #15
 8000de6:	428a      	cmp	r2, r1
 8000de8:	d870      	bhi.n	8000ecc <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dea:	6820      	ldr	r0, [r4, #0]
 8000dec:	0743      	lsls	r3, r0, #29
 8000dee:	d475      	bmi.n	8000edc <HAL_RCC_ClockConfig+0x118>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000df0:	f010 0008 	ands.w	r0, r0, #8
 8000df4:	d011      	beq.n	8000e1a <HAL_RCC_ClockConfig+0x56>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000df6:	4a3e      	ldr	r2, [pc, #248]	; (8000ef0 <HAL_RCC_ClockConfig+0x12c>)
 8000df8:	6921      	ldr	r1, [r4, #16]
 8000dfa:	6893      	ldr	r3, [r2, #8]
 8000dfc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e00:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e04:	6093      	str	r3, [r2, #8]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
 8000e06:	2000      	movs	r0, #0
 8000e08:	e007      	b.n	8000e1a <HAL_RCC_ClockConfig+0x56>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e0a:	b2ca      	uxtb	r2, r1
 8000e0c:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 030f 	and.w	r3, r3, #15
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d0dd      	beq.n	8000dd4 <HAL_RCC_ClockConfig+0x10>
      return HAL_ERROR;
 8000e18:	2001      	movs	r0, #1
}
 8000e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e1c:	4834      	ldr	r0, [pc, #208]	; (8000ef0 <HAL_RCC_ClockConfig+0x12c>)
 8000e1e:	68a5      	ldr	r5, [r4, #8]
 8000e20:	6883      	ldr	r3, [r0, #8]
 8000e22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e26:	432b      	orrs	r3, r5
 8000e28:	6083      	str	r3, [r0, #8]
 8000e2a:	e7d6      	b.n	8000dda <HAL_RCC_ClockConfig+0x16>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e2c:	6862      	ldr	r2, [r4, #4]
 8000e2e:	4b30      	ldr	r3, [pc, #192]	; (8000ef0 <HAL_RCC_ClockConfig+0x12c>)
 8000e30:	2a01      	cmp	r2, #1
 8000e32:	d11d      	bne.n	8000e70 <HAL_RCC_ClockConfig+0xac>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e3a:	d0ed      	beq.n	8000e18 <HAL_RCC_ClockConfig+0x54>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e3c:	4d2c      	ldr	r5, [pc, #176]	; (8000ef0 <HAL_RCC_ClockConfig+0x12c>)
 8000e3e:	68ab      	ldr	r3, [r5, #8]
 8000e40:	f023 0303 	bic.w	r3, r3, #3
 8000e44:	4313      	orrs	r3, r2
 8000e46:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8000e48:	f7ff fe14 	bl	8000a74 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e4c:	6863      	ldr	r3, [r4, #4]
 8000e4e:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8000e50:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e52:	f241 3788 	movw	r7, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e56:	d115      	bne.n	8000e84 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e58:	68ab      	ldr	r3, [r5, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d0bd      	beq.n	8000dde <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e62:	f7ff fe07 	bl	8000a74 <HAL_GetTick>
 8000e66:	1b80      	subs	r0, r0, r6
 8000e68:	42b8      	cmp	r0, r7
 8000e6a:	d9f5      	bls.n	8000e58 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	e7d4      	b.n	8000e1a <HAL_RCC_ClockConfig+0x56>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e70:	1e90      	subs	r0, r2, #2
 8000e72:	2801      	cmp	r0, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e74:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e76:	d802      	bhi.n	8000e7e <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e78:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e7c:	e7dd      	b.n	8000e3a <HAL_RCC_ClockConfig+0x76>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7e:	f013 0f02 	tst.w	r3, #2
 8000e82:	e7da      	b.n	8000e3a <HAL_RCC_ClockConfig+0x76>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d10a      	bne.n	8000e9e <HAL_RCC_ClockConfig+0xda>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e88:	68ab      	ldr	r3, [r5, #8]
 8000e8a:	f003 030c 	and.w	r3, r3, #12
 8000e8e:	2b08      	cmp	r3, #8
 8000e90:	d0a5      	beq.n	8000dde <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e92:	f7ff fdef 	bl	8000a74 <HAL_GetTick>
 8000e96:	1b80      	subs	r0, r0, r6
 8000e98:	42b8      	cmp	r0, r7
 8000e9a:	d9f5      	bls.n	8000e88 <HAL_RCC_ClockConfig+0xc4>
 8000e9c:	e7e6      	b.n	8000e6c <HAL_RCC_ClockConfig+0xa8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d10f      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xfe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000ea2:	68ab      	ldr	r3, [r5, #8]
 8000ea4:	f003 030c 	and.w	r3, r3, #12
 8000ea8:	2b0c      	cmp	r3, #12
 8000eaa:	d098      	beq.n	8000dde <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eac:	f7ff fde2 	bl	8000a74 <HAL_GetTick>
 8000eb0:	1b80      	subs	r0, r0, r6
 8000eb2:	42b8      	cmp	r0, r7
 8000eb4:	d9f5      	bls.n	8000ea2 <HAL_RCC_ClockConfig+0xde>
 8000eb6:	e7d9      	b.n	8000e6c <HAL_RCC_ClockConfig+0xa8>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eb8:	f7ff fddc 	bl	8000a74 <HAL_GetTick>
 8000ebc:	1b80      	subs	r0, r0, r6
 8000ebe:	42b8      	cmp	r0, r7
 8000ec0:	d8d4      	bhi.n	8000e6c <HAL_RCC_ClockConfig+0xa8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ec2:	68ab      	ldr	r3, [r5, #8]
 8000ec4:	f013 0f0c 	tst.w	r3, #12
 8000ec8:	d1f6      	bne.n	8000eb8 <HAL_RCC_ClockConfig+0xf4>
 8000eca:	e788      	b.n	8000dde <HAL_RCC_ClockConfig+0x1a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ecc:	b2ca      	uxtb	r2, r1
 8000ece:	701a      	strb	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 030f 	and.w	r3, r3, #15
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d19e      	bne.n	8000e18 <HAL_RCC_ClockConfig+0x54>
 8000eda:	e786      	b.n	8000dea <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000edc:	4904      	ldr	r1, [pc, #16]	; (8000ef0 <HAL_RCC_ClockConfig+0x12c>)
 8000ede:	68e3      	ldr	r3, [r4, #12]
 8000ee0:	688a      	ldr	r2, [r1, #8]
 8000ee2:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8000ee6:	431a      	orrs	r2, r3
 8000ee8:	608a      	str	r2, [r1, #8]
 8000eea:	e781      	b.n	8000df0 <HAL_RCC_ClockConfig+0x2c>
 8000eec:	40023c00 	.word	0x40023c00
 8000ef0:	40023800 	.word	0x40023800

08000ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef8:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80010b0 <HAL_GPIO_Init+0x1bc>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000efc:	4a6d      	ldr	r2, [pc, #436]	; (80010b4 <HAL_GPIO_Init+0x1c0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000efe:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 80010b8 <HAL_GPIO_Init+0x1c4>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f02:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f04:	680c      	ldr	r4, [r1, #0]
    ioposition = 0x01U << position;
 8000f06:	2701      	movs	r7, #1
 8000f08:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0a:	ea07 0504 	and.w	r5, r7, r4
    if(iocurrent == ioposition)
 8000f0e:	ea37 0404 	bics.w	r4, r7, r4
 8000f12:	f040 80b9 	bne.w	8001088 <HAL_GPIO_Init+0x194>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f16:	684c      	ldr	r4, [r1, #4]
 8000f18:	f024 0a10 	bic.w	sl, r4, #16
 8000f1c:	f1ba 0f02 	cmp.w	sl, #2
 8000f20:	d116      	bne.n	8000f50 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8000f22:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8000f26:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f2a:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000f2e:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f32:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f36:	f04f 0c0f 	mov.w	ip, #15
 8000f3a:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000f3e:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f42:	690e      	ldr	r6, [r1, #16]
 8000f44:	fa06 f60b 	lsl.w	r6, r6, fp
 8000f48:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000f4c:	f8ce 6020 	str.w	r6, [lr, #32]
      temp = GPIOx->MODER;
 8000f50:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f54:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000f58:	f04f 0c03 	mov.w	ip, #3
 8000f5c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000f60:	ea2b 0b0c 	bic.w	fp, fp, ip
 8000f64:	ea6f 060c 	mvn.w	r6, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f68:	f004 0c03 	and.w	ip, r4, #3
 8000f6c:	fa0c fc0e 	lsl.w	ip, ip, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f70:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f74:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f78:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8000f7c:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f80:	d816      	bhi.n	8000fb0 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR;
 8000f82:	f8d0 c008 	ldr.w	ip, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f86:	f8d1 a00c 	ldr.w	sl, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f8a:	ea06 0c0c 	and.w	ip, r6, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8e:	fa0a fa0e 	lsl.w	sl, sl, lr
 8000f92:	ea4a 0c0c 	orr.w	ip, sl, ip
        GPIOx->OSPEEDR = temp;
 8000f96:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f9a:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f9e:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fa2:	f3c4 1c00 	ubfx	ip, r4, #4, #1
 8000fa6:	fa0c fc03 	lsl.w	ip, ip, r3
 8000faa:	ea4c 0707 	orr.w	r7, ip, r7
        GPIOx->OTYPER = temp;
 8000fae:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000fb0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb2:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb4:	688e      	ldr	r6, [r1, #8]
 8000fb6:	fa06 f60e 	lsl.w	r6, r6, lr
 8000fba:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8000fbc:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fbe:	00e6      	lsls	r6, r4, #3
 8000fc0:	d562      	bpl.n	8001088 <HAL_GPIO_Init+0x194>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc2:	2600      	movs	r6, #0
 8000fc4:	9601      	str	r6, [sp, #4]
 8000fc6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000fca:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000fce:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000fd2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000fd6:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000fda:	9701      	str	r7, [sp, #4]
 8000fdc:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000fde:	f023 0703 	bic.w	r7, r3, #3
 8000fe2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000fe6:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fea:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000fee:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ff2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000ff6:	f04f 0c0f 	mov.w	ip, #15
 8000ffa:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000ffe:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001002:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80010bc <HAL_GPIO_Init+0x1c8>
 8001006:	4550      	cmp	r0, sl
 8001008:	d01d      	beq.n	8001046 <HAL_GPIO_Init+0x152>
 800100a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800100e:	f506 3601 	add.w	r6, r6, #132096	; 0x20400
 8001012:	42b0      	cmp	r0, r6
 8001014:	d03f      	beq.n	8001096 <HAL_GPIO_Init+0x1a2>
 8001016:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800101a:	42b0      	cmp	r0, r6
 800101c:	d03d      	beq.n	800109a <HAL_GPIO_Init+0x1a6>
 800101e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001022:	42b0      	cmp	r0, r6
 8001024:	d03b      	beq.n	800109e <HAL_GPIO_Init+0x1aa>
 8001026:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800102a:	42b0      	cmp	r0, r6
 800102c:	d039      	beq.n	80010a2 <HAL_GPIO_Init+0x1ae>
 800102e:	4548      	cmp	r0, r9
 8001030:	d039      	beq.n	80010a6 <HAL_GPIO_Init+0x1b2>
 8001032:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8001036:	42b0      	cmp	r0, r6
 8001038:	d037      	beq.n	80010aa <HAL_GPIO_Init+0x1b6>
 800103a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800103e:	42b0      	cmp	r0, r6
 8001040:	bf0c      	ite	eq
 8001042:	2607      	moveq	r6, #7
 8001044:	2608      	movne	r6, #8
 8001046:	fa06 f60e 	lsl.w	r6, r6, lr
 800104a:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 800104e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8001050:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001052:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001054:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001058:	bf0c      	ite	eq
 800105a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800105c:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800105e:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8001060:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001062:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001066:	bf0c      	ite	eq
 8001068:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800106a:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 800106c:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800106e:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001070:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001074:	bf0c      	ite	eq
 8001076:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8001078:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 800107a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 800107c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800107e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001080:	bf54      	ite	pl
 8001082:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8001084:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8001086:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001088:	3301      	adds	r3, #1
 800108a:	2b10      	cmp	r3, #16
 800108c:	f47f af3a 	bne.w	8000f04 <HAL_GPIO_Init+0x10>
      }
    }
  }
}
 8001090:	b003      	add	sp, #12
 8001092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001096:	2601      	movs	r6, #1
 8001098:	e7d5      	b.n	8001046 <HAL_GPIO_Init+0x152>
 800109a:	2602      	movs	r6, #2
 800109c:	e7d3      	b.n	8001046 <HAL_GPIO_Init+0x152>
 800109e:	2603      	movs	r6, #3
 80010a0:	e7d1      	b.n	8001046 <HAL_GPIO_Init+0x152>
 80010a2:	2604      	movs	r6, #4
 80010a4:	e7cf      	b.n	8001046 <HAL_GPIO_Init+0x152>
 80010a6:	2605      	movs	r6, #5
 80010a8:	e7cd      	b.n	8001046 <HAL_GPIO_Init+0x152>
 80010aa:	2606      	movs	r6, #6
 80010ac:	e7cb      	b.n	8001046 <HAL_GPIO_Init+0x152>
 80010ae:	bf00      	nop
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40013c00 	.word	0x40013c00
 80010b8:	40021400 	.word	0x40021400
 80010bc:	40020000 	.word	0x40020000

080010c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010c0:	b10a      	cbz	r2, 80010c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010c2:	6181      	str	r1, [r0, #24]
  }
}
 80010c4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010c6:	0409      	lsls	r1, r1, #16
 80010c8:	e7fb      	b.n	80010c2 <HAL_GPIO_WritePin+0x2>
 80010ca:	0000      	movs	r0, r0

080010cc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80010cc:	b570      	push	{r4, r5, r6, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80010ce:	2800      	cmp	r0, #0
 80010d0:	d067      	beq.n	80011a2 <HAL_UART_Init+0xd6>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
 80010d2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80010da:	b90b      	cbnz	r3, 80010e0 <HAL_UART_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80010dc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80010e0:	6801      	ldr	r1, [r0, #0]
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010e2:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010e4:	6905      	ldr	r5, [r0, #16]
 80010e6:	69c4      	ldr	r4, [r0, #28]
  huart->gState = HAL_UART_STATE_BUSY;
 80010e8:	2324      	movs	r3, #36	; 0x24
 80010ea:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80010ee:	68cb      	ldr	r3, [r1, #12]
 80010f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010f4:	60cb      	str	r3, [r1, #12]
  tmpreg = huart->Instance->CR2;
 80010f6:	690b      	ldr	r3, [r1, #16]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80010f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010fc:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80010fe:	610b      	str	r3, [r1, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001100:	6883      	ldr	r3, [r0, #8]
  tmpreg = huart->Instance->CR1;
 8001102:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001104:	432b      	orrs	r3, r5
 8001106:	6945      	ldr	r5, [r0, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001108:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800110c:	432b      	orrs	r3, r5
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800110e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001112:	4323      	orrs	r3, r4
 8001114:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001116:	60cb      	str	r3, [r1, #12]
  tmpreg = huart->Instance->CR3;
 8001118:	694b      	ldr	r3, [r1, #20]
  tmpreg |= huart->Init.HwFlowCtl;
 800111a:	6982      	ldr	r2, [r0, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800111c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001120:	4313      	orrs	r3, r2
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001122:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001126:	614b      	str	r3, [r1, #20]
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001128:	4a1f      	ldr	r2, [pc, #124]	; (80011a8 <HAL_UART_Init+0xdc>)
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800112a:	6843      	ldr	r3, [r0, #4]
 800112c:	f04f 0564 	mov.w	r5, #100	; 0x64
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001130:	d128      	bne.n	8001184 <HAL_UART_Init+0xb8>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	fbb2 f2f3 	udiv	r2, r2, r3
 8001138:	fbb2 f6f5 	udiv	r6, r2, r5
 800113c:	fb05 2216 	mls	r2, r5, r6, r2
 8001140:	00d3      	lsls	r3, r2, #3
 8001142:	3332      	adds	r3, #50	; 0x32
 8001144:	fbb3 f3f5 	udiv	r3, r3, r5
 8001148:	f003 0207 	and.w	r2, r3, #7
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	eb02 1206 	add.w	r2, r2, r6, lsl #4
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001152:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001156:	4413      	add	r3, r2
 8001158:	608b      	str	r3, [r1, #8]
  UART_SetConfig(huart);

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800115a:	690b      	ldr	r3, [r1, #16]
 800115c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001160:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001162:	694b      	ldr	r3, [r1, #20]
 8001164:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001168:	614b      	str	r3, [r1, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800116a:	68cb      	ldr	r3, [r1, #12]
 800116c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001170:	60cb      	str	r3, [r1, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
 8001172:	2220      	movs	r2, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001174:	2300      	movs	r3, #0
 8001176:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001178:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800117c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a

  return HAL_OK;
 8001180:	4618      	mov	r0, r3
}
 8001182:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	fbb2 f2f3 	udiv	r2, r2, r3
 800118a:	fbb2 f6f5 	udiv	r6, r2, r5
 800118e:	fb05 2316 	mls	r3, r5, r6, r2
 8001192:	011b      	lsls	r3, r3, #4
 8001194:	3332      	adds	r3, #50	; 0x32
 8001196:	fbb3 f3f5 	udiv	r3, r3, r5
 800119a:	eb03 1306 	add.w	r3, r3, r6, lsl #4
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800119e:	608b      	str	r3, [r1, #8]
 80011a0:	e7db      	b.n	800115a <HAL_UART_Init+0x8e>
    return HAL_ERROR;
 80011a2:	2001      	movs	r0, #1
 80011a4:	e7ed      	b.n	8001182 <HAL_UART_Init+0xb6>
 80011a6:	bf00      	nop
 80011a8:	0afb6e90 	.word	0x0afb6e90

080011ac <HAL_UART_Transmit>:
{
  uint16_t* tmp;
  //uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80011ac:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80011b0:	2b20      	cmp	r3, #32
 80011b2:	d13e      	bne.n	8001232 <HAL_UART_Transmit+0x86>
  {
    if((pData == NULL ) || (Size == 0))
 80011b4:	2900      	cmp	r1, #0
 80011b6:	d03a      	beq.n	800122e <HAL_UART_Transmit+0x82>
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	d038      	beq.n	800122e <HAL_UART_Transmit+0x82>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80011bc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d036      	beq.n	8001232 <HAL_UART_Transmit+0x86>
 80011c4:	2301      	movs	r3, #1
 80011c6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80011ce:	2321      	movs	r3, #33	; 0x21
 80011d0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 80011d4:	6803      	ldr	r3, [r0, #0]

    /* Init tickstart for timeout managment */
    //tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
 80011d6:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 80011d8:	84c2      	strh	r2, [r0, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80011da:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
 80011dc:	b292      	uxth	r2, r2
 80011de:	b952      	cbnz	r2, 80011f6 <HAL_UART_Transmit+0x4a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	0652      	lsls	r2, r2, #25
 80011e4:	d5fc      	bpl.n	80011e0 <HAL_UART_Transmit+0x34>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80011e6:	2320      	movs	r3, #32
 80011e8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80011ec:	2300      	movs	r3, #0
 80011ee:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    return HAL_OK;
 80011f2:	4618      	mov	r0, r3
 80011f4:	4770      	bx	lr
      huart->TxXferCount--;
 80011f6:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
 80011f8:	3a01      	subs	r2, #1
 80011fa:	b292      	uxth	r2, r2
 80011fc:	84c2      	strh	r2, [r0, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80011fe:	6882      	ldr	r2, [r0, #8]
 8001200:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001204:	d10c      	bne.n	8001220 <HAL_UART_Transmit+0x74>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	0612      	lsls	r2, r2, #24
 800120a:	d5fc      	bpl.n	8001206 <HAL_UART_Transmit+0x5a>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800120c:	880a      	ldrh	r2, [r1, #0]
 800120e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001212:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001214:	6902      	ldr	r2, [r0, #16]
 8001216:	b90a      	cbnz	r2, 800121c <HAL_UART_Transmit+0x70>
          pData +=2U;
 8001218:	3102      	adds	r1, #2
 800121a:	e7de      	b.n	80011da <HAL_UART_Transmit+0x2e>
          pData +=1U;
 800121c:	3101      	adds	r1, #1
 800121e:	e7dc      	b.n	80011da <HAL_UART_Transmit+0x2e>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	0612      	lsls	r2, r2, #24
 8001224:	d5fc      	bpl.n	8001220 <HAL_UART_Transmit+0x74>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	e7d5      	b.n	80011da <HAL_UART_Transmit+0x2e>
      return  HAL_ERROR;
 800122e:	2001      	movs	r0, #1
 8001230:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8001232:	2002      	movs	r0, #2
  }
}
 8001234:	4770      	bx	lr

08001236 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001236:	b510      	push	{r4, lr}
  uint16_t* tmp;
  //uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001238:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800123c:	2b20      	cmp	r3, #32
 800123e:	d144      	bne.n	80012ca <HAL_UART_Receive+0x94>
  {
    if((pData == NULL ) || (Size == 0))
 8001240:	2900      	cmp	r1, #0
 8001242:	d040      	beq.n	80012c6 <HAL_UART_Receive+0x90>
 8001244:	2a00      	cmp	r2, #0
 8001246:	d03e      	beq.n	80012c6 <HAL_UART_Receive+0x90>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001248:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800124c:	2b01      	cmp	r3, #1
 800124e:	d03c      	beq.n	80012ca <HAL_UART_Receive+0x94>
 8001250:	2301      	movs	r3, #1
 8001252:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001256:	2300      	movs	r3, #0
 8001258:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800125a:	2322      	movs	r3, #34	; 0x22
 800125c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    //tickstart = HAL_GetTick();

    huart->RxXferSize = Size;
 8001260:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001262:	85c2      	strh	r2, [r0, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8001264:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001266:	b29b      	uxth	r3, r3
 8001268:	b933      	cbnz	r3, 8001278 <HAL_UART_Receive+0x42>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800126a:	2220      	movs	r2, #32
 800126c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001270:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    return HAL_OK;
 8001274:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001276:	bd10      	pop	{r4, pc}
      huart->RxXferCount--;
 8001278:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 800127a:	6802      	ldr	r2, [r0, #0]
      huart->RxXferCount--;
 800127c:	3b01      	subs	r3, #1
 800127e:	b29b      	uxth	r3, r3
 8001280:	85c3      	strh	r3, [r0, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001282:	6883      	ldr	r3, [r0, #8]
 8001284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001288:	d111      	bne.n	80012ae <HAL_UART_Receive+0x78>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 800128a:	6813      	ldr	r3, [r2, #0]
 800128c:	069c      	lsls	r4, r3, #26
 800128e:	d5fc      	bpl.n	800128a <HAL_UART_Receive+0x54>
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001290:	6903      	ldr	r3, [r0, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001292:	6852      	ldr	r2, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001294:	b933      	cbnz	r3, 80012a4 <HAL_UART_Receive+0x6e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001296:	460b      	mov	r3, r1
 8001298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800129c:	f823 2b02 	strh.w	r2, [r3], #2
{
 80012a0:	4619      	mov	r1, r3
 80012a2:	e7df      	b.n	8001264 <HAL_UART_Receive+0x2e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80012a4:	460b      	mov	r3, r1
 80012a6:	b2d2      	uxtb	r2, r2
 80012a8:	f823 2b01 	strh.w	r2, [r3], #1
          pData +=1U;
 80012ac:	e7f8      	b.n	80012a0 <HAL_UART_Receive+0x6a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status);
 80012ae:	6813      	ldr	r3, [r2, #0]
 80012b0:	069b      	lsls	r3, r3, #26
 80012b2:	d5fc      	bpl.n	80012ae <HAL_UART_Receive+0x78>
        if(huart->Init.Parity == UART_PARITY_NONE)
 80012b4:	6904      	ldr	r4, [r0, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80012b6:	6852      	ldr	r2, [r2, #4]
          pData +=1U;
 80012b8:	1c4b      	adds	r3, r1, #1
        if(huart->Init.Parity == UART_PARITY_NONE)
 80012ba:	b90c      	cbnz	r4, 80012c0 <HAL_UART_Receive+0x8a>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80012bc:	700a      	strb	r2, [r1, #0]
 80012be:	e7ef      	b.n	80012a0 <HAL_UART_Receive+0x6a>
 80012c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80012c4:	e7fa      	b.n	80012bc <HAL_UART_Receive+0x86>
      return  HAL_ERROR;
 80012c6:	2001      	movs	r0, #1
 80012c8:	e7d5      	b.n	8001276 <HAL_UART_Receive+0x40>
    return HAL_BUSY;
 80012ca:	2002      	movs	r0, #2
 80012cc:	e7d3      	b.n	8001276 <HAL_UART_Receive+0x40>

080012ce <HAL_RNG_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_MspInit must be implemented in the user file.
   */
}
 80012ce:	4770      	bx	lr

080012d0 <HAL_RNG_Init>:
{ 
 80012d0:	b510      	push	{r4, lr}
  if(hrng == NULL)
 80012d2:	4604      	mov	r4, r0
 80012d4:	b1a8      	cbz	r0, 8001302 <HAL_RNG_Init+0x32>
  __HAL_LOCK(hrng);
 80012d6:	7903      	ldrb	r3, [r0, #4]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d014      	beq.n	8001306 <HAL_RNG_Init+0x36>
  if(hrng->State == HAL_RNG_STATE_RESET)
 80012dc:	7943      	ldrb	r3, [r0, #5]
 80012de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012e2:	b913      	cbnz	r3, 80012ea <HAL_RNG_Init+0x1a>
    hrng->Lock = HAL_UNLOCKED;
 80012e4:	7102      	strb	r2, [r0, #4]
    HAL_RNG_MspInit(hrng);
 80012e6:	f7ff fff2 	bl	80012ce <HAL_RNG_MspInit>
  __HAL_RNG_ENABLE(hrng);
 80012ea:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 80012ec:	2302      	movs	r3, #2
 80012ee:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 80012f0:	6813      	ldr	r3, [r2, #0]
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hrng);
 80012f8:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_READY;
 80012fa:	2301      	movs	r3, #1
 80012fc:	7163      	strb	r3, [r4, #5]
  __HAL_UNLOCK(hrng);
 80012fe:	7120      	strb	r0, [r4, #4]
}
 8001300:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001302:	2001      	movs	r0, #1
 8001304:	e7fc      	b.n	8001300 <HAL_RNG_Init+0x30>
  __HAL_LOCK(hrng);
 8001306:	2002      	movs	r0, #2
 8001308:	e7fa      	b.n	8001300 <HAL_RNG_Init+0x30>
 800130a:	0000      	movs	r0, r0

0800130c <Reset_Handler>:
 800130c:	2100      	movs	r1, #0
 800130e:	e003      	b.n	8001318 <LoopCopyDataInit>

08001310 <CopyDataInit>:
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <LoopForever+0x2>)
 8001312:	585b      	ldr	r3, [r3, r1]
 8001314:	5043      	str	r3, [r0, r1]
 8001316:	3104      	adds	r1, #4

08001318 <LoopCopyDataInit>:
 8001318:	480a      	ldr	r0, [pc, #40]	; (8001344 <LoopForever+0x6>)
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <LoopForever+0xa>)
 800131c:	1842      	adds	r2, r0, r1
 800131e:	429a      	cmp	r2, r3
 8001320:	d3f6      	bcc.n	8001310 <CopyDataInit>
 8001322:	4a0a      	ldr	r2, [pc, #40]	; (800134c <LoopForever+0xe>)
 8001324:	e002      	b.n	800132c <LoopFillZerobss>

08001326 <FillZerobss>:
 8001326:	2300      	movs	r3, #0
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	3204      	adds	r2, #4

0800132c <LoopFillZerobss>:
 800132c:	4b08      	ldr	r3, [pc, #32]	; (8001350 <LoopForever+0x12>)
 800132e:	429a      	cmp	r2, r3
 8001330:	d3f9      	bcc.n	8001326 <FillZerobss>
 8001332:	f3af 8000 	nop.w
 8001336:	f7fe ff87 	bl	8000248 <__libc_init_array>
 800133a:	f7ff f95d 	bl	80005f8 <main>

0800133e <LoopForever>:
 800133e:	e7fe      	b.n	800133e <LoopForever>
 8001340:	0800139c 	.word	0x0800139c
 8001344:	20000000 	.word	0x20000000
 8001348:	20000430 	.word	0x20000430
 800134c:	20000430 	.word	0x20000430
 8001350:	200005b0 	.word	0x200005b0

08001354 <BusFault_Handler>:
 8001354:	e7fe      	b.n	8001354 <BusFault_Handler>
 8001356:	0000      	movs	r0, r0

08001358 <register_fini>:
 8001358:	4b02      	ldr	r3, [pc, #8]	; (8001364 <register_fini+0xc>)
 800135a:	b113      	cbz	r3, 8001362 <register_fini+0xa>
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <register_fini+0x10>)
 800135e:	f7fe bf57 	b.w	8000210 <atexit>
 8001362:	4770      	bx	lr
 8001364:	00000000 	.word	0x00000000
 8001368:	0800021d 	.word	0x0800021d

0800136c <_init>:
 800136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800136e:	bf00      	nop
 8001370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001372:	bc08      	pop	{r3}
 8001374:	469e      	mov	lr, r3
 8001376:	4770      	bx	lr

08001378 <_fini>:
 8001378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137a:	bf00      	nop
 800137c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800137e:	bc08      	pop	{r3}
 8001380:	469e      	mov	lr, r3
 8001382:	4770      	bx	lr
