[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=unsigned
TIME_UNIT=ns
TRACE_LIMIT=2147483647
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=0
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=0
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=0
OBJECT_NAME_COLUMN_WIDTH=219
OBJECT_VALUE_COLUMN_WIDTH=1036
OBJECT_DATA_TYPE_COLUMN_WIDTH=60
[Object Radixes]
RADIX_0=ascii /Test_VGA/test/terminal_ram/ram;
RADIX_1=unsigned /Test_VGA/test/xyaddress;
RADIX_2=unsigned /Test_VGA/test/vcount;
RADIX_3=ascii /Test_VGA/test/rom/ascii;
RADIX_4=ascii /Test_VGA/test/terminal_ram/data;
