INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.sim/sim_1/impl/func/xsim/decoder_3_8_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_tb
