/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:51 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VFD_0_H__
#define BCHP_VFD_0_H__

/***************************************************************************
 *VFD_0 - Video Feeder 0 (DCXM) Registers
 ***************************************************************************/
#define BCHP_VFD_0_REVISION_ID                   0x00600800 /* [RO] Feeder Revision ID */
#define BCHP_VFD_0_HW_CONFIGURATION              0x00600804 /* [RO] Hardware Configuration Status */
#define BCHP_VFD_0_FEEDER_CNTL                   0x00600808 /* [RW] Feeder Control */
#define BCHP_VFD_0_LAC_CNTL                      0x0060080c /* [RW] LAC Control */
#define BCHP_VFD_0_FIXED_COLOUR                  0x00600810 /* [RW] Fixed Colour Value */
#define BCHP_VFD_0_STRIDE                        0x00600814 /* [RW] Line Stride */
#define BCHP_VFD_0_DISP_HSIZE                    0x00600818 /* [RW] Horizontal Display Size */
#define BCHP_VFD_0_DISP_VSIZE                    0x0060081c /* [RW] Vertical Display Size */
#define BCHP_VFD_0_DATA_MODE                     0x00600820 /* [RW] Data Mode */
#define BCHP_VFD_0_DITHER_CTRL                   0x00600824 /* [RW] Dither CTRL */
#define BCHP_VFD_0_DITHER_LFSR_INIT              0x00600828 /* [RW] Dither LFSR Init Value and Control */
#define BCHP_VFD_0_DITHER_LFSR_CTRL              0x0060082c /* [RW] Dither LFSR Control */
#define BCHP_VFD_0_COMP_ORDER                    0x00600830 /* [RW] YCbCr Pixel Component Order */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0          0x00600834 /* [RW] Line Address0 */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R        0x00600838 /* [RW] Line Address0 Right */
#define BCHP_VFD_0_PIC_FEED_CMD                  0x0060086c /* [XRW] Picture Feed Command */
#define BCHP_VFD_0_FEED_STATUS                   0x00600870 /* [RO] Feed Status */
#define BCHP_VFD_0_LAC_LINE_ADDR_0_STATUS        0x00600874 /* [RO] Line Address Computer Line Address0 Status */
#define BCHP_VFD_0_LINE_FEED_STATUS              0x00600880 /* [RO] Line Address Computer Line Feed Control Status */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x00600884 /* [RW] Feeder Timeout and Repeat Picture Control */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL     0x00600888 /* [RW] BVB Receiver Stall Timeout Control */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS 0x0060088c /* [RO] Feeder Error Interrupt Status */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR 0x00600890 /* [WO] Feeder Error Interrupt Status Clear */
#define BCHP_VFD_0_FEEDER_BVB_STATUS             0x00600894 /* [RO] BVB Status */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR         0x00600898 /* [WO] BVB Status Clear */
#define BCHP_VFD_0_TEST_MODE_CNTL                0x0060089c /* [RW] Test Mode Control */
#define BCHP_VFD_0_BVB_SAMPLE_DATA               0x006008a0 /* [RO] BVB Output Sample Data Value */
#define BCHP_VFD_0_TEST_PORT_CNTL                0x006008a4 /* [RW] Test Port Control */
#define BCHP_VFD_0_TEST_PORT_DATA                0x006008a8 /* [RO] Test Port Data Value */
#define BCHP_VFD_0_SCB_STATUS                    0x006008ac /* [RO] SCB Status */
#define BCHP_VFD_0_DEMO_SETTING                  0x006008b0 /* [RW] Demo Setting */
#define BCHP_VFD_0_DCDM_CFG                      0x00600900 /* [RW] DCD-Mosaic Configuration */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST              0x00600904 /* [RW] DCD-Mosaic First Qp */
#define BCHP_VFD_0_DCDM_RCTRL                    0x00600908 /* [RW] DCD-Mosaic Other Qp */
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE            0x0060090c /* [RW] DCD-Mosaic Rectangle Bit Rate */
#define BCHP_VFD_0_DCDM_RECT_CTRL                0x00600910 /* [RW] DCD-Mosaic Rectangle Control */
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK         0x00600914 /* [RW] DCD-Mosaic Rectangle Function Enable Mask */
#define BCHP_VFD_0_SCRATCH_REGISTER_0            0x006009f8 /* [RW] Scratch Register 0 */
#define BCHP_VFD_0_SCRATCH_REGISTER_1            0x006009fc /* [RW] Scratch Register 1 */

/***************************************************************************
 *REVISION_ID - Feeder Revision ID
 ***************************************************************************/
/* VFD_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VFD_0_REVISION_ID_reserved0_MASK                      0xffff0000
#define BCHP_VFD_0_REVISION_ID_reserved0_SHIFT                     16

/* VFD_0 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_VFD_0_REVISION_ID_MAJOR_MASK                          0x0000ff00
#define BCHP_VFD_0_REVISION_ID_MAJOR_SHIFT                         8
#define BCHP_VFD_0_REVISION_ID_MAJOR_DEFAULT                       0x00000002

/* VFD_0 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_VFD_0_REVISION_ID_MINOR_MASK                          0x000000ff
#define BCHP_VFD_0_REVISION_ID_MINOR_SHIFT                         0
#define BCHP_VFD_0_REVISION_ID_MINOR_DEFAULT                       0x00000002

/***************************************************************************
 *HW_CONFIGURATION - Hardware Configuration Status
 ***************************************************************************/
/* VFD_0 :: HW_CONFIGURATION :: reserved0 [31:08] */
#define BCHP_VFD_0_HW_CONFIGURATION_reserved0_MASK                 0xffffff00
#define BCHP_VFD_0_HW_CONFIGURATION_reserved0_SHIFT                8

/* VFD_0 :: HW_CONFIGURATION :: SUPPORTS_4K [07:07] */
#define BCHP_VFD_0_HW_CONFIGURATION_SUPPORTS_4K_MASK               0x00000080
#define BCHP_VFD_0_HW_CONFIGURATION_SUPPORTS_4K_SHIFT              7
#define BCHP_VFD_0_HW_CONFIGURATION_SUPPORTS_4K_DEFAULT            0x00000000
#define BCHP_VFD_0_HW_CONFIGURATION_SUPPORTS_4K_NOT_SUPPORTED      0
#define BCHP_VFD_0_HW_CONFIGURATION_SUPPORTS_4K_SUPPORTED          1

/* VFD_0 :: HW_CONFIGURATION :: CORE_BVB_WIDTH_10 [06:06] */
#define BCHP_VFD_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MASK         0x00000040
#define BCHP_VFD_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_SHIFT        6
#define BCHP_VFD_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_DEFAULT      0x00000001
#define BCHP_VFD_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MODE_8BIT    0
#define BCHP_VFD_0_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MODE_10BIT   1

/* VFD_0 :: HW_CONFIGURATION :: OUT_BVB_WIDTH_10 [05:05] */
#define BCHP_VFD_0_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MASK          0x00000020
#define BCHP_VFD_0_HW_CONFIGURATION_OUT_BVB_WIDTH_10_SHIFT         5
#define BCHP_VFD_0_HW_CONFIGURATION_OUT_BVB_WIDTH_10_DEFAULT       0x00000001
#define BCHP_VFD_0_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MODE_8BIT     0
#define BCHP_VFD_0_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MODE_10BIT    1

/* VFD_0 :: HW_CONFIGURATION :: BVB_CLOCK_IS_2X [04:04] */
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_CLOCK_IS_2X_MASK           0x00000010
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_CLOCK_IS_2X_SHIFT          4
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_CLOCK_IS_2X_DEFAULT        0x00000000
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_CLOCK_IS_2X_NOT_SUPPORTED  0
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_CLOCK_IS_2X_SUPPORTED      1

/* VFD_0 :: HW_CONFIGURATION :: BVB_IS_DUAL_PIXEL [03:03] */
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_MASK         0x00000008
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_SHIFT        3
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_DEFAULT      0x00000000
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_NOT_SUPPORTED 0
#define BCHP_VFD_0_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_SUPPORTED    1

/* VFD_0 :: HW_CONFIGURATION :: MAX_BURST_SIZE [02:01] */
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_MASK            0x00000006
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_SHIFT           1
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_DEFAULT         0x00000003
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_24        3
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_16        2
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_8         1
#define BCHP_VFD_0_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_32        0

/* VFD_0 :: HW_CONFIGURATION :: DCD [00:00] */
#define BCHP_VFD_0_HW_CONFIGURATION_DCD_MASK                       0x00000001
#define BCHP_VFD_0_HW_CONFIGURATION_DCD_SHIFT                      0
#define BCHP_VFD_0_HW_CONFIGURATION_DCD_DEFAULT                    0x00000001
#define BCHP_VFD_0_HW_CONFIGURATION_DCD_NOT_SUPPORTED              0
#define BCHP_VFD_0_HW_CONFIGURATION_DCD_SUPPORTED                  1

/***************************************************************************
 *FEEDER_CNTL - Feeder Control
 ***************************************************************************/
/* VFD_0 :: FEEDER_CNTL :: reserved0 [31:12] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_MASK                      0xfffff000
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_SHIFT                     12

/* VFD_0 :: FEEDER_CNTL :: MEM_VIDEO [11:11] */
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MASK                      0x00000800
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_SHIFT                     11
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_DEFAULT                   0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_2D                   0
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_DUAL_POINTER      1

/* VFD_0 :: FEEDER_CNTL :: reserved1 [10:10] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved1_MASK                      0x00000400
#define BCHP_VFD_0_FEEDER_CNTL_reserved1_SHIFT                     10

/* VFD_0 :: FEEDER_CNTL :: BVB_VIDEO [09:08] */
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MASK                      0x00000300
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_SHIFT                     8
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_DEFAULT                   0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_2D                   0
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_OVER_UNDER        2

/* VFD_0 :: FEEDER_CNTL :: reserved2 [07:06] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved2_MASK                      0x000000c0
#define BCHP_VFD_0_FEEDER_CNTL_reserved2_SHIFT                     6

/* VFD_0 :: FEEDER_CNTL :: PIXEL_SATURATION_ENABLE [05:05] */
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_MASK        0x00000020
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_SHIFT       5
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_DEFAULT     0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_OFF         0
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_ON          1

/* VFD_0 :: FEEDER_CNTL :: FIXED_COLOUR_ENABLE [04:04] */
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_MASK            0x00000010
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_SHIFT           4
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_DEFAULT         0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_OFF             0
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_ON              1

/* VFD_0 :: FEEDER_CNTL :: reserved3 [03:02] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved3_MASK                      0x0000000c
#define BCHP_VFD_0_FEEDER_CNTL_reserved3_SHIFT                     2

/* VFD_0 :: FEEDER_CNTL :: IMAGE_FORMAT [01:00] */
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_MASK                   0x00000003
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_SHIFT                  0
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_DEFAULT                0x00000001
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_PACKED                 1

/***************************************************************************
 *LAC_CNTL - LAC Control
 ***************************************************************************/
/* VFD_0 :: LAC_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_LAC_CNTL_reserved0_MASK                         0xfffffff8
#define BCHP_VFD_0_LAC_CNTL_reserved0_SHIFT                        3

/* VFD_0 :: LAC_CNTL :: OUTPUT_FIELD_POLARITY [02:02] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_MASK             0x00000004
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_SHIFT            2
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_DEFAULT          0x00000000
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_TOP              0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_BOTTOM           1

/* VFD_0 :: LAC_CNTL :: OUTPUT_TYPE [01:01] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_MASK                       0x00000002
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_SHIFT                      1
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_DEFAULT                    0x00000000
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_INTERLACED                 0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_PROGRESSIVE                1

/* VFD_0 :: LAC_CNTL :: reserved1 [00:00] */
#define BCHP_VFD_0_LAC_CNTL_reserved1_MASK                         0x00000001
#define BCHP_VFD_0_LAC_CNTL_reserved1_SHIFT                        0

/***************************************************************************
 *FIXED_COLOUR - Fixed Colour Value
 ***************************************************************************/
/* VFD_0 :: FIXED_COLOUR :: reserved0 [31:24] */
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_MASK                     0xff000000
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_SHIFT                    24

/* VFD_0 :: FIXED_COLOUR :: LUMA [23:16] */
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_MASK                          0x00ff0000
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_SHIFT                         16
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_DEFAULT                       0x00000010

/* VFD_0 :: FIXED_COLOUR :: CB [15:08] */
#define BCHP_VFD_0_FIXED_COLOUR_CB_MASK                            0x0000ff00
#define BCHP_VFD_0_FIXED_COLOUR_CB_SHIFT                           8
#define BCHP_VFD_0_FIXED_COLOUR_CB_DEFAULT                         0x00000080

/* VFD_0 :: FIXED_COLOUR :: CR [07:00] */
#define BCHP_VFD_0_FIXED_COLOUR_CR_MASK                            0x000000ff
#define BCHP_VFD_0_FIXED_COLOUR_CR_SHIFT                           0
#define BCHP_VFD_0_FIXED_COLOUR_CR_DEFAULT                         0x00000080

/***************************************************************************
 *STRIDE - Line Stride
 ***************************************************************************/
/* VFD_0 :: STRIDE :: reserved0 [31:16] */
#define BCHP_VFD_0_STRIDE_reserved0_MASK                           0xffff0000
#define BCHP_VFD_0_STRIDE_reserved0_SHIFT                          16

/* VFD_0 :: STRIDE :: LINE_STRIDE [15:00] */
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_MASK                         0x0000ffff
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_SHIFT                        0
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_DEFAULT                      0x00000b40

/***************************************************************************
 *DISP_HSIZE - Horizontal Display Size
 ***************************************************************************/
/* VFD_0 :: DISP_HSIZE :: reserved0 [31:13] */
#define BCHP_VFD_0_DISP_HSIZE_reserved0_MASK                       0xffffe000
#define BCHP_VFD_0_DISP_HSIZE_reserved0_SHIFT                      13

/* VFD_0 :: DISP_HSIZE :: VALUE [12:00] */
#define BCHP_VFD_0_DISP_HSIZE_VALUE_MASK                           0x00001fff
#define BCHP_VFD_0_DISP_HSIZE_VALUE_SHIFT                          0
#define BCHP_VFD_0_DISP_HSIZE_VALUE_DEFAULT                        0x00000780

/***************************************************************************
 *DISP_VSIZE - Vertical Display Size
 ***************************************************************************/
/* VFD_0 :: DISP_VSIZE :: reserved0 [31:13] */
#define BCHP_VFD_0_DISP_VSIZE_reserved0_MASK                       0xffffe000
#define BCHP_VFD_0_DISP_VSIZE_reserved0_SHIFT                      13

/* VFD_0 :: DISP_VSIZE :: VALUE [12:00] */
#define BCHP_VFD_0_DISP_VSIZE_VALUE_MASK                           0x00001fff
#define BCHP_VFD_0_DISP_VSIZE_VALUE_SHIFT                          0
#define BCHP_VFD_0_DISP_VSIZE_VALUE_DEFAULT                        0x00000438

/***************************************************************************
 *DATA_MODE - Data Mode
 ***************************************************************************/
/* VFD_0 :: DATA_MODE :: reserved0 [31:03] */
#define BCHP_VFD_0_DATA_MODE_reserved0_MASK                        0xfffffff8
#define BCHP_VFD_0_DATA_MODE_reserved0_SHIFT                       3

/* VFD_0 :: DATA_MODE :: DEMO_MODE [02:02] */
#define BCHP_VFD_0_DATA_MODE_DEMO_MODE_MASK                        0x00000004
#define BCHP_VFD_0_DATA_MODE_DEMO_MODE_SHIFT                       2
#define BCHP_VFD_0_DATA_MODE_DEMO_MODE_DEFAULT                     0x00000000
#define BCHP_VFD_0_DATA_MODE_DEMO_MODE_DISABLE                     0
#define BCHP_VFD_0_DATA_MODE_DEMO_MODE_ENABLE                      1

/* VFD_0 :: DATA_MODE :: PRECISION [01:01] */
#define BCHP_VFD_0_DATA_MODE_PRECISION_MASK                        0x00000002
#define BCHP_VFD_0_DATA_MODE_PRECISION_SHIFT                       1
#define BCHP_VFD_0_DATA_MODE_PRECISION_DEFAULT                     0x00000001
#define BCHP_VFD_0_DATA_MODE_PRECISION_MODE_8_BIT                  0
#define BCHP_VFD_0_DATA_MODE_PRECISION_MODE_10_BIT                 1

/* VFD_0 :: DATA_MODE :: PIXEL_WIDTH [00:00] */
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MASK                      0x00000001
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_SHIFT                     0
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_DEFAULT                   0x00000000
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MODE_8_BIT                0
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MODE_10_BIT               1

/***************************************************************************
 *DITHER_CTRL - Dither CTRL
 ***************************************************************************/
/* VFD_0 :: DITHER_CTRL :: MODE [31:30] */
#define BCHP_VFD_0_DITHER_CTRL_MODE_MASK                           0xc0000000
#define BCHP_VFD_0_DITHER_CTRL_MODE_SHIFT                          30
#define BCHP_VFD_0_DITHER_CTRL_MODE_DEFAULT                        0x00000000
#define BCHP_VFD_0_DITHER_CTRL_MODE_ROUNDING                       0
#define BCHP_VFD_0_DITHER_CTRL_MODE_TRUNCATE                       1
#define BCHP_VFD_0_DITHER_CTRL_MODE_DITHER                         2

/* VFD_0 :: DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH2_MASK                     0x3e000000
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH2_SHIFT                    25
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH2_DEFAULT                  0x00000001

/* VFD_0 :: DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH2_MASK                      0x01f00000
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH2_SHIFT                     20
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH2_DEFAULT                   0x00000000

/* VFD_0 :: DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH1_MASK                     0x000f8000
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH1_SHIFT                    15
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH1_DEFAULT                  0x00000001

/* VFD_0 :: DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH1_MASK                      0x00007c00
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH1_SHIFT                     10
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH1_DEFAULT                   0x00000000

/* VFD_0 :: DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH0_MASK                     0x000003e0
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH0_SHIFT                    5
#define BCHP_VFD_0_DITHER_CTRL_OFFSET_CH0_DEFAULT                  0x00000001

/* VFD_0 :: DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH0_MASK                      0x0000001f
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH0_SHIFT                     0
#define BCHP_VFD_0_DITHER_CTRL_SCALE_CH0_DEFAULT                   0x00000000

/***************************************************************************
 *DITHER_LFSR_INIT - Dither LFSR Init Value and Control
 ***************************************************************************/
/* VFD_0 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VFD_0_DITHER_LFSR_INIT_reserved0_MASK                 0xffc00000
#define BCHP_VFD_0_DITHER_LFSR_INIT_reserved0_SHIFT                22

/* VFD_0 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_MASK                       0x00300000
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_SHIFT                      20
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_DEFAULT                    0x00000003
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_ONCE                       0
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP               1
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP              2
#define BCHP_VFD_0_DITHER_LFSR_INIT_SEQ_NEVER                      3

/* VFD_0 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VFD_0_DITHER_LFSR_INIT_VALUE_MASK                     0x000fffff
#define BCHP_VFD_0_DITHER_LFSR_INIT_VALUE_SHIFT                    0
#define BCHP_VFD_0_DITHER_LFSR_INIT_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *DITHER_LFSR_CTRL - Dither LFSR Control
 ***************************************************************************/
/* VFD_0 :: DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved0_MASK                 0xfffff800
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved0_SHIFT                11

/* VFD_0 :: DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_MASK                        0x00000700
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_SHIFT                       8
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_DEFAULT                     0x00000000
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_ZERO                        0
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B12                         1
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B13                         2
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B14                         3
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B15                         4
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B16                         5
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B17                         6
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T2_B18                         7

/* VFD_0 :: DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved1_MASK                 0x00000080
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved1_SHIFT                7

/* VFD_0 :: DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_MASK                        0x00000070
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_SHIFT                       4
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_DEFAULT                     0x00000000
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_ZERO                        0
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B8                          1
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B9                          2
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B10                         3
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B11                         4
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B12                         5
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B13                         6
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T1_B14                         7

/* VFD_0 :: DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved2_MASK                 0x00000008
#define BCHP_VFD_0_DITHER_LFSR_CTRL_reserved2_SHIFT                3

/* VFD_0 :: DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_MASK                        0x00000007
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_SHIFT                       0
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_DEFAULT                     0x00000000
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B2                          0
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B3                          1
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B4                          2
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B6                          3
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B7                          4
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B8                          5
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B9                          6
#define BCHP_VFD_0_DITHER_LFSR_CTRL_T0_B10                         7

/***************************************************************************
 *COMP_ORDER - YCbCr Pixel Component Order
 ***************************************************************************/
/* VFD_0 :: COMP_ORDER :: reserved0 [31:08] */
#define BCHP_VFD_0_COMP_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_VFD_0_COMP_ORDER_reserved0_SHIFT                      8

/* VFD_0 :: COMP_ORDER :: COMP_3_SEL [07:06] */
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_MASK                      0x000000c0
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_SHIFT                     6
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_DEFAULT                   0x00000003
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_CB                        0
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_Y0                        1
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_CR                        2
#define BCHP_VFD_0_COMP_ORDER_COMP_3_SEL_Y1                        3

/* VFD_0 :: COMP_ORDER :: COMP_2_SEL [05:04] */
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_MASK                      0x00000030
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_SHIFT                     4
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_DEFAULT                   0x00000002
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_CB                        0
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_Y0                        1
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_CR                        2
#define BCHP_VFD_0_COMP_ORDER_COMP_2_SEL_Y1                        3

/* VFD_0 :: COMP_ORDER :: COMP_1_SEL [03:02] */
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_MASK                      0x0000000c
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_SHIFT                     2
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_DEFAULT                   0x00000001
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_CB                        0
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_Y0                        1
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_CR                        2
#define BCHP_VFD_0_COMP_ORDER_COMP_1_SEL_Y1                        3

/* VFD_0 :: COMP_ORDER :: COMP_0_SEL [01:00] */
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_MASK                      0x00000003
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_SHIFT                     0
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_DEFAULT                   0x00000000
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_CB                        0
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_Y0                        1
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_CR                        2
#define BCHP_VFD_0_COMP_ORDER_COMP_0_SEL_Y1                        3

/***************************************************************************
 *PICTURE0_LINE_ADDR_0 - Line Address0
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LINE_ADDR_0 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_MASK      0xffffffff
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_SHIFT     0
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_DEFAULT   0x00000000

/***************************************************************************
 *PICTURE0_LINE_ADDR_0_R - Line Address0 Right
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LINE_ADDR_0_R :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_MASK    0xffffffff
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_SHIFT   0
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PIC_FEED_CMD - Picture Feed Command
 ***************************************************************************/
/* VFD_0 :: PIC_FEED_CMD :: reserved0 [31:01] */
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_MASK                     0xfffffffe
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_SHIFT                    1

/* VFD_0 :: PIC_FEED_CMD :: START_FEED [00:00] */
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_MASK                    0x00000001
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_SHIFT                   0
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_DEFAULT                 0x00000000

/***************************************************************************
 *FEED_STATUS - Feed Status
 ***************************************************************************/
/* VFD_0 :: FEED_STATUS :: reserved0 [31:30] */
#define BCHP_VFD_0_FEED_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_VFD_0_FEED_STATUS_reserved0_SHIFT                     30

/* VFD_0 :: FEED_STATUS :: LAST_LINE [29:29] */
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_MASK                      0x20000000
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_SHIFT                     29
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_DEFAULT                   0x00000000

/* VFD_0 :: FEED_STATUS :: reserved1 [28:13] */
#define BCHP_VFD_0_FEED_STATUS_reserved1_MASK                      0x1fffe000
#define BCHP_VFD_0_FEED_STATUS_reserved1_SHIFT                     13

/* VFD_0 :: FEED_STATUS :: LINE_COUNT [12:00] */
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_MASK                     0x00001fff
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_SHIFT                    0
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *LAC_LINE_ADDR_0_STATUS - Line Address Computer Line Address0 Status
 ***************************************************************************/
/* VFD_0 :: LAC_LINE_ADDR_0_STATUS :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_LAC_LINE_ADDR_0_STATUS_LUMA_CHROMA_ADDR_MASK    0xffffffff
#define BCHP_VFD_0_LAC_LINE_ADDR_0_STATUS_LUMA_CHROMA_ADDR_SHIFT   0
#define BCHP_VFD_0_LAC_LINE_ADDR_0_STATUS_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LINE_FEED_STATUS - Line Address Computer Line Feed Control Status
 ***************************************************************************/
/* VFD_0 :: LINE_FEED_STATUS :: reserved0 [31:02] */
#define BCHP_VFD_0_LINE_FEED_STATUS_reserved0_MASK                 0xfffffffc
#define BCHP_VFD_0_LINE_FEED_STATUS_reserved0_SHIFT                2

/* VFD_0 :: LINE_FEED_STATUS :: FIRST_LINE [01:01] */
#define BCHP_VFD_0_LINE_FEED_STATUS_FIRST_LINE_MASK                0x00000002
#define BCHP_VFD_0_LINE_FEED_STATUS_FIRST_LINE_SHIFT               1
#define BCHP_VFD_0_LINE_FEED_STATUS_FIRST_LINE_DEFAULT             0x00000000

/* VFD_0 :: LINE_FEED_STATUS :: START_LINE_FEED [00:00] */
#define BCHP_VFD_0_LINE_FEED_STATUS_START_LINE_FEED_MASK           0x00000001
#define BCHP_VFD_0_LINE_FEED_STATUS_START_LINE_FEED_SHIFT          0
#define BCHP_VFD_0_LINE_FEED_STATUS_START_LINE_FEED_DEFAULT        0x00000000

/***************************************************************************
 *FEEDER_TIMEOUT_REPEAT_PIC_CNTL - Feeder Timeout and Repeat Picture Control
 ***************************************************************************/
/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: reserved0 [31:26] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_MASK   0xfc000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_SHIFT  26

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: FEEDER_TIMEOUT_ENABLE [25:25] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_MASK 0x02000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_SHIFT 25
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: REPEAT_PIC_ENABLE [24:24] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_SHIFT 24
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_MASK 0x00ffffff
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_SHIFT 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *BVB_RX_STALL_TIMEOUT_CNTL - BVB Receiver Stall Timeout Control
 ***************************************************************************/
/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: reserved0 [31:25] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_MASK        0xfe000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_SHIFT       25

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: RX_STALL_TIMEOUT_ENABLE [24:24] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_SHIFT 24
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_MASK    0x00ffffff
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_SHIFT   0
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS - Feeder Error Interrupt Status
 ***************************************************************************/
/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: reserved0 [31:04] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_SHIFT   4

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: DCD_GARBAGE_DETECTED [03:03] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_MASK 0x00000008
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_SHIFT 3
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: PIC_FEED_CMD_OVER_WR [02:02] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_MASK 0x00000004
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_SHIFT 2
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: RX_STALL_TIMEOUT [01:01] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_MASK 0x00000002
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_SHIFT 1
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: FEEDER_TIMEOUT [00:00] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_MASK 0x00000001
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_SHIFT 0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS_CLR - Feeder Error Interrupt Status Clear
 ***************************************************************************/
/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: reserved0 [31:04] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_MASK 0xfffffff0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_SHIFT 4

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: DCD_GARBAGE_DETECTED_CLR [03:03] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_MASK 0x00000008
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_SHIFT 3
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: PIC_FEED_CMD_OVER_WR_CLR [02:02] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_MASK 0x00000004
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_SHIFT 2
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: RX_STALL_TIMEOUT_CLR [01:01] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_MASK 0x00000002
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_SHIFT 1
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: FEEDER_TIMEOUT_CLR [00:00] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_MASK 0x00000001
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_SHIFT 0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS - BVB Status
 ***************************************************************************/
/* VFD_0 :: FEEDER_BVB_STATUS :: reserved0 [31:02] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_SHIFT               2

/* VFD_0 :: FEEDER_BVB_STATUS :: EOF [01:01] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_MASK                      0x00000002
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_SHIFT                     1
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_DEFAULT                   0x00000000

/* VFD_0 :: FEEDER_BVB_STATUS :: EOL [00:00] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_MASK                      0x00000001
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_SHIFT                     0
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_DEFAULT                   0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS_CLR - BVB Status Clear
 ***************************************************************************/
/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: reserved0 [31:02] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_reserved0_MASK            0xfffffffc
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_reserved0_SHIFT           2

/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: EOF_CLR [01:01] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_MASK              0x00000002
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_SHIFT             1
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_DEFAULT           0x00000000

/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: EOL_CLR [00:00] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_MASK              0x00000001
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_SHIFT             0
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_DEFAULT           0x00000000

/***************************************************************************
 *TEST_MODE_CNTL - Test Mode Control
 ***************************************************************************/
/* VFD_0 :: TEST_MODE_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_SHIFT                  3

/* VFD_0 :: TEST_MODE_CNTL :: BVB_TEST_MODE [02:02] */
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_MASK               0x00000004
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_SHIFT              2
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_DEFAULT            0x00000000

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_STATE [01:01] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_MASK                0x00000002
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_SHIFT               1
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_DEFAULT             0x00000000

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_PULSE [00:00] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_MASK                0x00000001
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_SHIFT               0
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_DEFAULT             0x00000000

/***************************************************************************
 *BVB_SAMPLE_DATA - BVB Output Sample Data Value
 ***************************************************************************/
/* VFD_0 :: BVB_SAMPLE_DATA :: LINE_SYNC [31:30] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_MASK                  0xc0000000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_SHIFT                 30
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_DEFAULT               0x00000000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_NORMAL_PIXEL          0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_FIRST_PIXEL           1
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_LAST_PIXEL            2

/* VFD_0 :: BVB_SAMPLE_DATA :: LUMA [29:20] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_MASK                       0x3ff00000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_SHIFT                      20
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_DEFAULT                    0x00000040

/* VFD_0 :: BVB_SAMPLE_DATA :: CB [19:10] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_MASK                         0x000ffc00
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_SHIFT                        10
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_DEFAULT                      0x00000200

/* VFD_0 :: BVB_SAMPLE_DATA :: CR [09:00] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_MASK                         0x000003ff
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_SHIFT                        0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_DEFAULT                      0x00000200

/***************************************************************************
 *TEST_PORT_CNTL - Test Port Control
 ***************************************************************************/
/* VFD_0 :: TEST_PORT_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_SHIFT                  3

/* VFD_0 :: TEST_PORT_CNTL :: TP_ADDR [02:00] */
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_MASK                     0x00000007
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_SHIFT                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_DEFAULT                  0x00000000
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_HAC_0                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_LAC_HAC_2                2
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_SM                 3
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_BVB                4
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_BVB_OUT                  7

/***************************************************************************
 *TEST_PORT_DATA - Test Port Data Value
 ***************************************************************************/
/* union - case HAC_0 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: HAC_0 :: HAC_LUMA_ADDR [31:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_MASK         0xffffffff
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_SHIFT        0
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_DEFAULT      0x00000000

/* union - case LAC_HAC_2 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved0 [31:24] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_MASK         0xff000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_SHIFT        24

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_SOL [23:23] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_MASK           0x00800000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_SHIFT          23
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_DEFAULT        0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_BUSY [22:22] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_MASK          0x00400000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_SHIFT         22
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CSM_TRIG [21:21] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_MASK          0x00200000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_SHIFT         21
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: BUF_AVIAL [20:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_MASK         0x00100000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_SHIFT        20
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CURRENT_BUF [19:19] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_MASK       0x00080000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_SHIFT      19
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: DBUF_DEPTH [18:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_MASK        0x00060000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_SHIFT       17
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_DEFAULT     0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_EMPTY       0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_HALF_FULL   1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_FULL        2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_TRIG [16:16] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_MASK          0x00010000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_SHIFT         16
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_WR_DONE [15:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_MASK       0x00008000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_SHIFT      15
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_CUR_STATE [14:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_MASK     0x00006000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_SHIFT    13
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DBUF_WRITE 1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_BUF_AVAIL 2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_HORZ_CURSOR [12:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_MASK  0x00001fff
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_SHIFT 0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_DEFAULT 0x00000000

/* union - case PX_RD_SM [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BURST_SIZE [31:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_MASK         0xf8000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_SHIFT        27
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_READY [26:26] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_MASK          0x04000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_SHIFT         26
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: NUM_ACTIVE_PIXEL [25:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_MASK   0x03fe0000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_SHIFT  17
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: INIT_PIX_OFFSET [16:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_MASK    0x0001e000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_SHIFT   13
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RSM_CUR_STATE [12:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_MASK      0x00001c00
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SHIFT     10
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_DEFAULT   0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_IDLE      0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_FIXED_COLOUR 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_READ_BUF_CHECK 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_LUMA_BUF 3
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_CHROMA_BUF 4
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_PIXEL 5
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_BUFFER_READ_DONE 6

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RD_PIXEL_CNT [09:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_MASK       0x000003fe
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_SHIFT      1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_RD_DONE [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_MASK        0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_SHIFT       0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_DEFAULT     0x00000000

/* union - case PX_RD_BVB [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: reserved0 [31:31] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_MASK         0x80000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_SHIFT        31

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PICTURE_SYNC [30:29] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_MASK      0x60000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_SHIFT     29
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_DEFAULT   0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_NORMAL_PIXEL 0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_FIRST_PIXEL 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_LAST_PIXEL 2

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LINE_SYNC [28:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_MASK         0x18000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_SHIFT        27
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_DEFAULT      0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_NORMAL_PIXEL 0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_FIRST_PIXEL  1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_LAST_PIXEL   2

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CSM_CUR_STATE [26:25] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_MASK     0x06000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_SHIFT    25
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_BUF_CHECK 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_LUMA 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_WSM_DONE 3

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_WR_ADDR [24:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_MASK      0x01f00000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_SHIFT     20
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_RD_ADDR [19:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_MASK      0x000f8000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_SHIFT     15
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_BUF [14:14] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_MASK         0x00004000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_SHIFT        14
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_BUF [13:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_MASK          0x00002000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_SHIFT         13
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STROBE [12:12] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_MASK      0x00001000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_SHIFT     12
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CHROMA_PHASE [11:11] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_MASK      0x00000800
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_SHIFT     11
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_PIXEL [10:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_MASK       0x00000400
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_SHIFT      10
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_PIXEL [09:09] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_MASK        0x00000200
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_SHIFT       9
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_LINE [08:08] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_MASK        0x00000100
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_SHIFT       8
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_LINE [07:07] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_MASK         0x00000080
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_SHIFT        7
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_FULL [06:06] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_MASK         0x00000040
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_SHIFT        6
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_EMPTY [05:05] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_MASK        0x00000020
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_SHIFT       5
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_DEPTH_CNT [04:03] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_MASK    0x00000018
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_SHIFT   3
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STOP [02:02] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_MASK        0x00000004
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_SHIFT       2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOL [01:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_MASK           0x00000002
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_SHIFT          1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_DEFAULT        0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOF [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_MASK           0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_SHIFT          0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_DEFAULT        0x00000000

/* union - case BVB_OUT [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: ACCEPT [31:31] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_MASK              0x80000000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_SHIFT             31
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_DEFAULT           0x00000000

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: READY [30:30] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_MASK               0x40000000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_SHIFT              30
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_DEFAULT            0x00000000

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: LUMA_DATA [29:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_MASK           0x3ff00000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_SHIFT          20
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_DEFAULT        0x00000040

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CB_DATA [19:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_MASK      0x000ffc00
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_SHIFT     10
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_DEFAULT   0x00000200

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CR_DATA [09:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_MASK      0x000003ff
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_SHIFT     0
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_DEFAULT   0x00000200

/***************************************************************************
 *SCB_STATUS - SCB Status
 ***************************************************************************/
/* VFD_0 :: SCB_STATUS :: reserved0 [31:06] */
#define BCHP_VFD_0_SCB_STATUS_reserved0_MASK                       0xffffffc0
#define BCHP_VFD_0_SCB_STATUS_reserved0_SHIFT                      6

/* VFD_0 :: SCB_STATUS :: SCB2_CLIENT1_INIT_STATUS [05:05] */
#define BCHP_VFD_0_SCB_STATUS_SCB2_CLIENT1_INIT_STATUS_MASK        0x00000020
#define BCHP_VFD_0_SCB_STATUS_SCB2_CLIENT1_INIT_STATUS_SHIFT       5

/* VFD_0 :: SCB_STATUS :: SCB2_CLIENT0_INIT_STATUS [04:04] */
#define BCHP_VFD_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_MASK        0x00000010
#define BCHP_VFD_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_SHIFT       4

/* VFD_0 :: SCB_STATUS :: SCB1_CLIENT1_INIT_STATUS [03:03] */
#define BCHP_VFD_0_SCB_STATUS_SCB1_CLIENT1_INIT_STATUS_MASK        0x00000008
#define BCHP_VFD_0_SCB_STATUS_SCB1_CLIENT1_INIT_STATUS_SHIFT       3

/* VFD_0 :: SCB_STATUS :: SCB1_CLIENT0_INIT_STATUS [02:02] */
#define BCHP_VFD_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_MASK        0x00000004
#define BCHP_VFD_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_SHIFT       2

/* VFD_0 :: SCB_STATUS :: SCB0_CLIENT1_INIT_STATUS [01:01] */
#define BCHP_VFD_0_SCB_STATUS_SCB0_CLIENT1_INIT_STATUS_MASK        0x00000002
#define BCHP_VFD_0_SCB_STATUS_SCB0_CLIENT1_INIT_STATUS_SHIFT       1

/* VFD_0 :: SCB_STATUS :: SCB0_CLIENT0_INIT_STATUS [00:00] */
#define BCHP_VFD_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_MASK        0x00000001
#define BCHP_VFD_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_SHIFT       0

/***************************************************************************
 *DEMO_SETTING - Demo Setting
 ***************************************************************************/
/* VFD_0 :: DEMO_SETTING :: reserved0 [31:17] */
#define BCHP_VFD_0_DEMO_SETTING_reserved0_MASK                     0xfffe0000
#define BCHP_VFD_0_DEMO_SETTING_reserved0_SHIFT                    17

/* VFD_0 :: DEMO_SETTING :: DEMO_L_R [16:16] */
#define BCHP_VFD_0_DEMO_SETTING_DEMO_L_R_MASK                      0x00010000
#define BCHP_VFD_0_DEMO_SETTING_DEMO_L_R_SHIFT                     16
#define BCHP_VFD_0_DEMO_SETTING_DEMO_L_R_DEFAULT                   0x00000000
#define BCHP_VFD_0_DEMO_SETTING_DEMO_L_R_LEFT                      1
#define BCHP_VFD_0_DEMO_SETTING_DEMO_L_R_RIGHT                     0

/* VFD_0 :: DEMO_SETTING :: reserved1 [15:13] */
#define BCHP_VFD_0_DEMO_SETTING_reserved1_MASK                     0x0000e000
#define BCHP_VFD_0_DEMO_SETTING_reserved1_SHIFT                    13

/* VFD_0 :: DEMO_SETTING :: DEMO_BOUNDARY [12:00] */
#define BCHP_VFD_0_DEMO_SETTING_DEMO_BOUNDARY_MASK                 0x00001fff
#define BCHP_VFD_0_DEMO_SETTING_DEMO_BOUNDARY_SHIFT                0
#define BCHP_VFD_0_DEMO_SETTING_DEMO_BOUNDARY_DEFAULT              0x00000168

/***************************************************************************
 *DCDM_CFG - DCD-Mosaic Configuration
 ***************************************************************************/
/* VFD_0 :: DCDM_CFG :: ENABLE [31:31] */
#define BCHP_VFD_0_DCDM_CFG_ENABLE_MASK                            0x80000000
#define BCHP_VFD_0_DCDM_CFG_ENABLE_SHIFT                           31
#define BCHP_VFD_0_DCDM_CFG_ENABLE_DEFAULT                         0x00000000
#define BCHP_VFD_0_DCDM_CFG_ENABLE_Disable                         0
#define BCHP_VFD_0_DCDM_CFG_ENABLE_Enable                          1

/* VFD_0 :: DCDM_CFG :: reserved0 [30:05] */
#define BCHP_VFD_0_DCDM_CFG_reserved0_MASK                         0x7fffffe0
#define BCHP_VFD_0_DCDM_CFG_reserved0_SHIFT                        5

/* VFD_0 :: DCDM_CFG :: APPLY_QERR [04:03] */
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_MASK                        0x00000018
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_SHIFT                       3
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_DEFAULT                     0x00000001
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_Apply_No_Qerr               0
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_Apply_Qerr                  1
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_Apply_Half_Qerr             2
#define BCHP_VFD_0_DCDM_CFG_APPLY_QERR_Reserved                    3

/* VFD_0 :: DCDM_CFG :: FIXED_RATE [02:02] */
#define BCHP_VFD_0_DCDM_CFG_FIXED_RATE_MASK                        0x00000004
#define BCHP_VFD_0_DCDM_CFG_FIXED_RATE_SHIFT                       2
#define BCHP_VFD_0_DCDM_CFG_FIXED_RATE_DEFAULT                     0x00000000
#define BCHP_VFD_0_DCDM_CFG_FIXED_RATE_Variable                    0
#define BCHP_VFD_0_DCDM_CFG_FIXED_RATE_Fixed                       1

/* VFD_0 :: DCDM_CFG :: COMPRESSION [01:00] */
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_MASK                       0x00000003
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_SHIFT                      0
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_DEFAULT                    0x00000000
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_BPP_10                     0
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_BPP_12                     1
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_Reserved0                  2
#define BCHP_VFD_0_DCDM_CFG_COMPRESSION_Reserved1                  3

/***************************************************************************
 *DCDM_RCTRL_FIRST - DCD-Mosaic First Qp
 ***************************************************************************/
/* VFD_0 :: DCDM_RCTRL_FIRST :: reserved0 [31:24] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_reserved0_MASK                 0xff000000
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_reserved0_SHIFT                24

/* VFD_0 :: DCDM_RCTRL_FIRST :: SPEND_QP_3 [23:21] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_3_MASK                0x00e00000
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_3_SHIFT               21
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_3_DEFAULT             0x00000000

/* VFD_0 :: DCDM_RCTRL_FIRST :: SPEND_QP_2 [20:18] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_2_MASK                0x001c0000
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_2_SHIFT               18
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_2_DEFAULT             0x00000000

/* VFD_0 :: DCDM_RCTRL_FIRST :: SPEND_QP_1 [17:15] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_1_MASK                0x00038000
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_1_SHIFT               15
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_1_DEFAULT             0x00000001

/* VFD_0 :: DCDM_RCTRL_FIRST :: SPEND_QP_0 [14:12] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_0_MASK                0x00007000
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_0_SHIFT               12
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SPEND_QP_0_DEFAULT             0x00000002

/* VFD_0 :: DCDM_RCTRL_FIRST :: SAVE_QP_3 [11:09] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_3_MASK                 0x00000e00
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_3_SHIFT                9
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_3_DEFAULT              0x00000000

/* VFD_0 :: DCDM_RCTRL_FIRST :: SAVE_QP_2 [08:06] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_2_MASK                 0x000001c0
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_2_SHIFT                6
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_2_DEFAULT              0x00000000

/* VFD_0 :: DCDM_RCTRL_FIRST :: SAVE_QP_1 [05:03] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_1_MASK                 0x00000038
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_1_SHIFT                3
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_1_DEFAULT              0x00000001

/* VFD_0 :: DCDM_RCTRL_FIRST :: SAVE_QP_0 [02:00] */
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_0_MASK                 0x00000007
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_0_SHIFT                0
#define BCHP_VFD_0_DCDM_RCTRL_FIRST_SAVE_QP_0_DEFAULT              0x00000002

/***************************************************************************
 *DCDM_RCTRL - DCD-Mosaic Other Qp
 ***************************************************************************/
/* VFD_0 :: DCDM_RCTRL :: reserved0 [31:24] */
#define BCHP_VFD_0_DCDM_RCTRL_reserved0_MASK                       0xff000000
#define BCHP_VFD_0_DCDM_RCTRL_reserved0_SHIFT                      24

/* VFD_0 :: DCDM_RCTRL :: SPEND_QP_3 [23:21] */
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_3_MASK                      0x00e00000
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_3_SHIFT                     21
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_3_DEFAULT                   0x00000000

/* VFD_0 :: DCDM_RCTRL :: SPEND_QP_2 [20:18] */
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_2_MASK                      0x001c0000
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_2_SHIFT                     18
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_2_DEFAULT                   0x00000001

/* VFD_0 :: DCDM_RCTRL :: SPEND_QP_1 [17:15] */
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_1_MASK                      0x00038000
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_1_SHIFT                     15
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_1_DEFAULT                   0x00000002

/* VFD_0 :: DCDM_RCTRL :: SPEND_QP_0 [14:12] */
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_0_MASK                      0x00007000
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_0_SHIFT                     12
#define BCHP_VFD_0_DCDM_RCTRL_SPEND_QP_0_DEFAULT                   0x00000003

/* VFD_0 :: DCDM_RCTRL :: SAVE_QP_3 [11:09] */
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_3_MASK                       0x00000e00
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_3_SHIFT                      9
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_3_DEFAULT                    0x00000000

/* VFD_0 :: DCDM_RCTRL :: SAVE_QP_2 [08:06] */
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_2_MASK                       0x000001c0
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_2_SHIFT                      6
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_2_DEFAULT                    0x00000001

/* VFD_0 :: DCDM_RCTRL :: SAVE_QP_1 [05:03] */
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_1_MASK                       0x00000038
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_1_SHIFT                      3
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_1_DEFAULT                    0x00000002

/* VFD_0 :: DCDM_RCTRL :: SAVE_QP_0 [02:00] */
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_0_MASK                       0x00000007
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_0_SHIFT                      0
#define BCHP_VFD_0_DCDM_RCTRL_SAVE_QP_0_DEFAULT                    0x00000003

/***************************************************************************
 *DCDM_RECT_BIT_RATE - DCD-Mosaic Rectangle Bit Rate
 ***************************************************************************/
/* VFD_0 :: DCDM_RECT_BIT_RATE :: reserved0 [31:16] */
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE_reserved0_MASK               0xffff0000
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE_reserved0_SHIFT              16

/* VFD_0 :: DCDM_RECT_BIT_RATE :: RECT_BIT_RATE [15:00] */
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE_RECT_BIT_RATE_MASK           0x0000ffff
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE_RECT_BIT_RATE_SHIFT          0
#define BCHP_VFD_0_DCDM_RECT_BIT_RATE_RECT_BIT_RATE_DEFAULT        0x00000000

/***************************************************************************
 *DCDM_RECT_CTRL - DCD-Mosaic Rectangle Control
 ***************************************************************************/
/* VFD_0 :: DCDM_RECT_CTRL :: RECT_ENABLE [31:31] */
#define BCHP_VFD_0_DCDM_RECT_CTRL_RECT_ENABLE_MASK                 0x80000000
#define BCHP_VFD_0_DCDM_RECT_CTRL_RECT_ENABLE_SHIFT                31
#define BCHP_VFD_0_DCDM_RECT_CTRL_RECT_ENABLE_DEFAULT              0x00000000
#define BCHP_VFD_0_DCDM_RECT_CTRL_RECT_ENABLE_DISABLE              0
#define BCHP_VFD_0_DCDM_RECT_CTRL_RECT_ENABLE_ENABLE               1

/* VFD_0 :: DCDM_RECT_CTRL :: reserved0 [30:00] */
#define BCHP_VFD_0_DCDM_RECT_CTRL_reserved0_MASK                   0x7fffffff
#define BCHP_VFD_0_DCDM_RECT_CTRL_reserved0_SHIFT                  0

/***************************************************************************
 *DCDM_RECT_ENABLE_MASK - DCD-Mosaic Rectangle Function Enable Mask
 ***************************************************************************/
/* VFD_0 :: DCDM_RECT_ENABLE_MASK :: reserved0 [31:16] */
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK_reserved0_MASK            0xffff0000
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK_reserved0_SHIFT           16

/* VFD_0 :: DCDM_RECT_ENABLE_MASK :: RECT_ENABLE_MASK [15:00] */
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_MASK     0x0000ffff
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_SHIFT    0
#define BCHP_VFD_0_DCDM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_DEFAULT  0x00000000

/***************************************************************************
 *DCDM_RECT_SIZE%i - DCD-Mosaic Rectangle Vertical and Horizontal Size
 ***************************************************************************/
#define BCHP_VFD_0_DCDM_RECT_SIZEi_ARRAY_BASE                      0x00600918
#define BCHP_VFD_0_DCDM_RECT_SIZEi_ARRAY_START                     0
#define BCHP_VFD_0_DCDM_RECT_SIZEi_ARRAY_END                       15
#define BCHP_VFD_0_DCDM_RECT_SIZEi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *DCDM_RECT_SIZE%i - DCD-Mosaic Rectangle Vertical and Horizontal Size
 ***************************************************************************/
/* VFD_0 :: DCDM_RECT_SIZEi :: reserved0 [31:29] */
#define BCHP_VFD_0_DCDM_RECT_SIZEi_reserved0_MASK                  0xe0000000
#define BCHP_VFD_0_DCDM_RECT_SIZEi_reserved0_SHIFT                 29

/* VFD_0 :: DCDM_RECT_SIZEi :: HSIZE [28:16] */
#define BCHP_VFD_0_DCDM_RECT_SIZEi_HSIZE_MASK                      0x1fff0000
#define BCHP_VFD_0_DCDM_RECT_SIZEi_HSIZE_SHIFT                     16
#define BCHP_VFD_0_DCDM_RECT_SIZEi_HSIZE_DEFAULT                   0x00000000

/* VFD_0 :: DCDM_RECT_SIZEi :: reserved1 [15:12] */
#define BCHP_VFD_0_DCDM_RECT_SIZEi_reserved1_MASK                  0x0000f000
#define BCHP_VFD_0_DCDM_RECT_SIZEi_reserved1_SHIFT                 12

/* VFD_0 :: DCDM_RECT_SIZEi :: VSIZE [11:00] */
#define BCHP_VFD_0_DCDM_RECT_SIZEi_VSIZE_MASK                      0x00000fff
#define BCHP_VFD_0_DCDM_RECT_SIZEi_VSIZE_SHIFT                     0
#define BCHP_VFD_0_DCDM_RECT_SIZEi_VSIZE_DEFAULT                   0x00000000


/***************************************************************************
 *DCDM_RECT_OFFSET%i - DCD-Mosaic Rectangle Starting Point Offset
 ***************************************************************************/
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_ARRAY_BASE                    0x00600958
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_ARRAY_START                   0
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_ARRAY_END                     15
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *DCDM_RECT_OFFSET%i - DCD-Mosaic Rectangle Starting Point Offset
 ***************************************************************************/
/* VFD_0 :: DCDM_RECT_OFFSETi :: reserved0 [31:29] */
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_reserved0_MASK                0xe0000000
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_reserved0_SHIFT               29

/* VFD_0 :: DCDM_RECT_OFFSETi :: X_OFFSET [28:16] */
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_X_OFFSET_MASK                 0x1fff0000
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_X_OFFSET_SHIFT                16
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_X_OFFSET_DEFAULT              0x00000000

/* VFD_0 :: DCDM_RECT_OFFSETi :: reserved1 [15:12] */
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_reserved1_MASK                0x0000f000
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_reserved1_SHIFT               12

/* VFD_0 :: DCDM_RECT_OFFSETi :: Y_OFFSET [11:00] */
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_Y_OFFSET_MASK                 0x00000fff
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_Y_OFFSET_SHIFT                0
#define BCHP_VFD_0_DCDM_RECT_OFFSETi_Y_OFFSET_DEFAULT              0x00000000


/***************************************************************************
 *SCRATCH_REGISTER_0 - Scratch Register 0
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_0 :: VALUE [31:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_MASK                   0xffffffff
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_SHIFT                  0
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *SCRATCH_REGISTER_1 - Scratch Register 1
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_1 :: VALUE [31:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_MASK                   0xffffffff
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_SHIFT                  0
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_DEFAULT                0x00000000

#endif /* #ifndef BCHP_VFD_0_H__ */

/* End of File */
