// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/isa/arch/amdgpu/shared/fp_mode.h"
#include "rocjitsu/isa/decoder.h"
#include "rocjitsu/isa/instruction.h"
#include "rocjitsu/vm/amdgpu/compute_unit.h"
#include "rocjitsu/vm/amdgpu/gpu_memory.h"
#include "rocjitsu/vm/amdgpu/l2_cache.h"
#include "rocjitsu/vm/amdgpu/wavefront.h"

#include <array>
#include <bit>
#include <cfenv>
#include <gtest/gtest.h>
#include <memory>
#include <ostream>
#include <string>
#include <utility>
#include <vector>

namespace {
using namespace rocjitsu;

struct ArithmeticCase {
  std::string name;
  rj_code_arch_t arch;
  std::array<uint32_t, 3> words;
  std::vector<std::pair<uint32_t, uint32_t>> sources;
  std::vector<std::pair<uint32_t, uint32_t>> expected;
  uint32_t mode;
  int host_rounding;
  uint32_t mxcsr_mask = 0;
  uint32_t mxcsr_bits = 0;
};

void PrintTo(const ArithmeticCase &test, std::ostream *stream) { *stream << test.name; }

// Encodings assembled with llvm-mc; expected values follow GPU MODE, independently of host MODE.
const std::vector<ArithmeticCase> kCases{
    {"Gfx1250VopdDenormFlush",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xc9080300u, 0x06060300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"Gfx1250VopdDenormPreserve",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xc9080300u, 0x06060300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000002u}, {7, 0x00000002u}},
     240u,
     FE_TONEAREST},
    {"Gfx1250VopdRoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xc9080300u, 0x06060300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}, {7, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"Gfx1250VopdHostRoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xc9080300u, 0x06060300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800000u}, {7, 0x3f800000u}},
     240u,
     FE_UPWARD},
    {"Gfx1250Vopd3F64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xcf848100u, 0x0002010au, 0x08000006u},
     {{0, 0x00000000u}, {1, 0x3ff00000u}, {2, 0x00000000u}, {3, 0x3ca00000u}, {10, 0x12345678u}},
     {{6, 0x00000001u}, {7, 0x3ff00000u}, {8, 0x12345678u}},
     244u,
     FE_TONEAREST},
    {"Gfx1250Vopd3F64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xcf848100u, 0x0002010au, 0x08000006u},
     {{0, 0x00000001u}, {1, 0x00000000u}, {2, 0x00000001u}, {3, 0x00000000u}, {10, 0x12345678u}},
     {{6, 0x00000000u}, {7, 0x00000000u}, {8, 0x12345678u}},
     0u,
     FE_TONEAREST},
    {"Gfx950Vop3OmodControl",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1010006u, 0x08020300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}},
     {{6, 0x40800000u}},
     0u,
     FE_TONEAREST},
    {"gfx1100VopdDenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xc9080300u, 0x06060702u},
     {{0, 0x00000001u}, {1, 0x00000001u}, {2, 0x00000001u}, {3, 0x00000001u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1100VopdRoundUp",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xc9080300u, 0x06060702u},
     {{0, 0x3f800000u}, {1, 0x33800000u}, {2, 0x3f800000u}, {3, 0x33800000u}},
     {{6, 0x3f800001u}, {7, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1150VopdDenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xc9080300u, 0x06060702u},
     {{0, 0x00000001u}, {1, 0x00000001u}, {2, 0x00000001u}, {3, 0x00000001u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1150VopdRoundUp",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xc9080300u, 0x06060702u},
     {{0, 0x3f800000u}, {1, 0x33800000u}, {2, 0x3f800000u}, {3, 0x33800000u}},
     {{6, 0x3f800001u}, {7, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1201VopdDenormFlush",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xc9080300u, 0x06060702u},
     {{0, 0x00000001u}, {1, 0x00000001u}, {2, 0x00000001u}, {3, 0x00000001u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1201VopdRoundUp",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xc9080300u, 0x06060702u},
     {{0, 0x3f800000u}, {1, 0x33800000u}, {2, 0x3f800000u}, {3, 0x33800000u}},
     {{6, 0x3f800001u}, {7, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1250AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1250AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1250AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1250AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1250FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1250FmaF32RneControl",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx950AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x020c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx950AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x020c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx950AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1010006u, 0x00020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx950AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1010006u, 0x00020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx950FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx950FmaF32RneControl",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx942AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0x020c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx942AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0x020c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx942AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0xd1010006u, 0x00020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx942AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0xd1010006u, 0x00020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx942FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx942FmaF32RneControl",
     ROCJITSU_CODE_ARCH_CDNA3,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx90aAddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0x020c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx90aAddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0x020c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx90aAddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0xd1010006u, 0x00020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx90aAddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0xd1010006u, 0x00020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx90aFmaF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx90aFmaF32RneControl",
     ROCJITSU_CODE_ARCH_CDNA2,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx908AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0x020c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx908AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0x020c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx908AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0xd1010006u, 0x00020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx908AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0xd1010006u, 0x00020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx908FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx908FmaF32RneControl",
     ROCJITSU_CODE_ARCH_CDNA1,
     {0xd1cb0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1100AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1100AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1100AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1100AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1100FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1100FmaF32RneControl",
     ROCJITSU_CODE_ARCH_RDNA3,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1150AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1150AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1150AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1150AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1150FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1150FmaF32RneControl",
     ROCJITSU_CODE_ARCH_RDNA3_5,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1201AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1201AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1201AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1201AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1201FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1201FmaF32RneControl",
     ROCJITSU_CODE_ARCH_RDNA4,
     {0xd6130006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1030AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1030AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1030AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1030AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1030FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0xd54b0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1030FmaF32RneControl",
     ROCJITSU_CODE_ARCH_RDNA2,
     {0xd54b0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1010AddF32e32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0x060c0300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1010AddF32e32DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0x060c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1010AddF32e64RoundUp",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0xd5030006u, 0x02020300u},
     {{0, 0x3f800000u}, {1, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1010AddF32e64DenormFlush",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0xd5030006u, 0x02020300u},
     {{0, 0x00000001u}, {1, 0x00000001u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx1010FmaF32RoundUp",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0xd54b0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800001u}},
     241u,
     FE_TONEAREST},
    {"gfx1010FmaF32RneControl",
     ROCJITSU_CODE_ARCH_RDNA1,
     {0xd54b0006u, 0x040a0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {2, 0x33800000u}},
     {{6, 0x3f800000u}},
     240u,
     FE_TONEAREST},
    {"gfx1250PackedFmaF16ModeControl",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0xcc0e4006u, 0x1c0a0300u},
     {{0, 0x3c003c00u}, {1, 0x3c003c00u}, {2, 0x10001000u}, {6, 0x00000000u}},
     {{6, 0x3c013c01u}},
     244u,
     FE_TONEAREST},
    {"gfx1250AddF64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0x040c0500u},
     {{0, 0x00000000u}, {1, 0x3ff00000u}, {2, 0x00000000u}, {3, 0x3ca00000u}},
     {{6, 0x00000001u}, {7, 0x3ff00000u}},
     244u,
     FE_TONEAREST},
    {"gfx1250AddF64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA5,
     {0x040c0500u},
     {{0, 0x00000001u}, {1, 0x00000000u}, {2, 0x00000001u}, {3, 0x00000000u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"gfx950PackedFmaF16ModeControl",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd38e4006u, 0x1c0a0300u},
     {{0, 0x3c003c00u}, {1, 0x3c003c00u}, {2, 0x10001000u}, {6, 0x00000000u}},
     {{6, 0x3c013c01u}},
     244u,
     FE_TONEAREST},
    {"gfx950AddF64RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd2800006u, 0x00020500u},
     {{0, 0x00000000u}, {1, 0x3ff00000u}, {2, 0x00000000u}, {3, 0x3ca00000u}},
     {{6, 0x00000001u}, {7, 0x3ff00000u}},
     244u,
     FE_TONEAREST},
    {"gfx950AddF64DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd2800006u, 0x00020500u},
     {{0, 0x00000001u}, {1, 0x00000000u}, {2, 0x00000001u}, {3, 0x00000000u}},
     {{6, 0x00000000u}, {7, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"Gfx950AddF16RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x3e0c0300u},
     {{0, 0x00003c00u}, {1, 0x00001000u}, {6, 0x00000000u}},
     {{6, 0x00003c01u}},
     244u,
     FE_TONEAREST},
    {"Gfx950AddF16DenormFlush",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x3e0c0300u},
     {{0, 0x00000001u}, {1, 0x00000001u}, {6, 0x00000000u}},
     {{6, 0x00000000u}},
     0u,
     FE_TONEAREST},
    {"Gfx950AddF16TinyRoundUpE64",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd11f0006u, 0x00020300u},
     {{0, 0x3c00u}, {1, 1u}},
     {{6, 0x3c01u}},
     0xf4u,
     FE_TONEAREST},
    {"Gfx950MulF16ScaleBeforeNarrow",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1220006u, 0x18020300u},
     {{0, 0x7bffu}, {1, 0x4000u}},
     {{6, 0x7bffu}},
     0x44u,
     FE_TONEAREST},
    {"Gfx950MulF32ScaleRoundZero",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0xd1050006u, 0x08020300u},
     {{0, 0x7f7fffffu}, {1, 0x3f800000u}},
     {{6, 0x7f7fffffu}},
     3u,
     FE_TONEAREST},
    {"Gfx950SubF32RoundDown",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x040c0300u},
     {{0, 0xbf800000u}, {1, 0x33800000u}},
     {{6, 0xbf800001u}},
     0xf2u,
     FE_TONEAREST},
    {"Gfx950SubrevF32RoundDown",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x060c0300u},
     {{1, 0xbf800000u}, {0, 0x33800000u}},
     {{6, 0xbf800001u}},
     0xf2u,
     FE_TONEAREST},
    {"Gfx950MulF32InputFlush",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x0a0c0300u},
     {{0, 1u}, {1, 0x4b000000u}},
     {{6, 0u}},
     0u,
     FE_TONEAREST},
    {"Gfx950FmacF32RoundUp",
     ROCJITSU_CODE_ARCH_CDNA4,
     {0x760c0300u},
     {{0, 0x3f800000u}, {1, 0x3f800000u}, {6, 0x33800000u}},
     {{6, 0x3f800001u}},
     0xf1u,
     FE_TONEAREST},

};

// These instruction results were checked independently on gfx1100/gfx1201.
// Encodings come from llvm-mc; the same rules cover the shared CDNA executors.
std::vector<ArithmeticCase> adjacent_fp_cases() {
  struct Encodings {
    const char *name;
    rj_code_arch_t arch;
    std::array<std::array<uint32_t, 3>, 7> words;
  };
  const std::array encodings{
      Encodings{"gfx1250",
                ROCJITSU_CODE_ARCH_CDNA5,
                {{
                    {0xd71c0006u, 0x02020300u},
                    {0xd72b0006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd6540006u, 0x040a0300u},
                }}},
      Encodings{"gfx950",
                ROCJITSU_CODE_ARCH_CDNA4,
                {{
                    {0xd2880006u, 0x00020300u},
                    {0xd2840006u, 0x00020500u},
                    {0x7e0c6900u},
                    {0xd1740006u, 0x00000100u},
                    {0x7e0c6700u},
                    {0xd1730006u, 0x00000100u},
                    {0xd2070006u, 0x040a0300u},
                }}},
      Encodings{"gfx1201",
                ROCJITSU_CODE_ARCH_RDNA4,
                {{
                    {0xd71c0006u, 0x02020300u},
                    {0xd72b0006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd6540006u, 0x040a0300u},
                }}},
      Encodings{"gfx1100",
                ROCJITSU_CODE_ARCH_RDNA3,
                {{
                    {0xd71c0006u, 0x02020300u},
                    {0xd72b0006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd6540006u, 0x040a0300u},
                }}},
      Encodings{"gfx1150",
                ROCJITSU_CODE_ARCH_RDNA3_5,
                {{
                    {0xd71c0006u, 0x02020300u},
                    {0xd72b0006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd6540006u, 0x040a0300u},
                }}},
      Encodings{"gfx942",
                ROCJITSU_CODE_ARCH_CDNA3,
                {{
                    {0xd2880006u, 0x00020300u},
                    {0xd2840006u, 0x00020500u},
                    {0x7e0c6900u},
                    {0xd1740006u, 0x00000100u},
                    {0x7e0c6700u},
                    {0xd1730006u, 0x00000100u},
                    {0xd2070006u, 0x040a0300u},
                }}},
      Encodings{"gfx90a",
                ROCJITSU_CODE_ARCH_CDNA2,
                {{
                    {0xd2880006u, 0x00020300u},
                    {0xd2840006u, 0x00020500u},
                    {0x7e0c6900u},
                    {0xd1740006u, 0x00000100u},
                    {0x7e0c6700u},
                    {0xd1730006u, 0x00000100u},
                    {0xd2070006u, 0x040a0300u},
                }}},
      Encodings{"gfx908",
                ROCJITSU_CODE_ARCH_CDNA1,
                {{
                    {0xd2880006u, 0x00020300u},
                    {0xd2840006u, 0x00020500u},
                    {0x7e0c6900u},
                    {0xd1740006u, 0x00000100u},
                    {0x7e0c6700u},
                    {0xd1730006u, 0x00000100u},
                    {0xd2070006u, 0x040a0300u},
                }}},
      Encodings{"gfx1030",
                ROCJITSU_CODE_ARCH_RDNA2,
                {{
                    {0xd7620006u, 0x02020300u},
                    {0xd5680006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd75f0006u, 0x040a0300u},
                }}},
      Encodings{"gfx1010",
                ROCJITSU_CODE_ARCH_RDNA1,
                {{
                    {0xd7620006u, 0x02020300u},
                    {0xd5680006u, 0x02020500u},
                    {0x7e0c8100u},
                    {0xd5c00006u, 0x02010100u},
                    {0x7e0c7f00u},
                    {0xd5bf0006u, 0x02010100u},
                    {0xd75f0006u, 0x040a0300u},
                }}},
  };
  std::vector<ArithmeticCase> cases;
  for (const Encodings &encoding : encodings) {
    const auto add = [&](const std::string &name, size_t instruction,
                         std::vector<std::pair<uint32_t, uint32_t>> sources,
                         std::vector<std::pair<uint32_t, uint32_t>> expected, uint32_t mode,
                         int host_rounding = FE_TONEAREST) {
      if (instruction == 6 && encoding.arch != ROCJITSU_CODE_ARCH_CDNA1 &&
          encoding.arch != ROCJITSU_CODE_ARCH_CDNA2 && encoding.arch != ROCJITSU_CODE_ARCH_CDNA3 &&
          encoding.arch != ROCJITSU_CODE_ARCH_CDNA4)
        expected.front().second |= 0xdead0000u;
      cases.push_back({std::string(encoding.name) + name, encoding.arch,
                       encoding.words[instruction], std::move(sources), std::move(expected), mode,
                       host_rounding});
    };
    for (uint32_t rounding = 0; rounding < 4; ++rounding) {
      const uint32_t mode = 0xf0u | rounding | (rounding << 2);
      const std::string suffix = "Round" + std::to_string(rounding);
      add("LdexpF32Tiny" + suffix, 0, {{0, 0x00800000u}, {1, uint32_t(-24)}},
          {{6, rounding == 1 ? 1u : 0u}}, mode);
      add("LdexpF64Tiny" + suffix, 1, {{0, 0u}, {1, 0x00100000u}, {2, uint32_t(-53)}},
          {{6, rounding == 1 ? 1u : 0u}, {7, 0u}}, mode);
      add("LdexpF32NegativeTiny" + suffix, 0, {{0, 0x80800000u}, {1, uint32_t(-24)}},
          {{6, rounding == 2 ? 0x80000001u : 0x80000000u}}, mode);
      add("LdexpF64NegativeTiny" + suffix, 1, {{0, 0u}, {1, 0x80100000u}, {2, uint32_t(-53)}},
          {{6, rounding == 2 ? 1u : 0u}, {7, 0x80000000u}}, mode);
      const bool to_infinity = rounding == 0 || rounding == 1;
      add("FixupF16Overflow" + suffix, 6, {{0, 0x7e2au}, {1, 0x3c00u}, {2, 0x3c00u}},
          {{6, to_infinity ? 0x7c00u : 0x7bffu}}, mode);
      add("FixupF16NegativeOverflow" + suffix, 6, {{0, 0x7c00u}, {1, 0xbc00u}, {2, 0x3c00u}},
          {{6, rounding == 0 || rounding == 2 ? 0xfc00u : 0xfbffu}}, mode);
      add("LdexpF32Overflow" + suffix, 0, {{0, 0x7f7fffffu}, {1, 1u}},
          {{6, to_infinity ? 0x7f800000u : 0x7f7fffffu}}, mode);
      add("LdexpF64Overflow" + suffix, 1, {{0, 0xffffffffu}, {1, 0x7fefffffu}, {2, 1u}},
          {{6, to_infinity ? 0u : 0xffffffffu}, {7, to_infinity ? 0x7ff00000u : 0x7fefffffu}},
          mode);
    }
    add("LdexpF32OmodOverflow", 0, {{0, 0x7f7fffffu}, {1, 0u}}, {{6, 0x7f7fffffu}}, 0x0fu);
    cases.back().words[1] |= 0x08000000u; // mul:2
    add("LdexpF64OmodOverflow", 1, {{0, 0xffffffffu}, {1, 0x7fefffffu}, {2, 0u}},
        {{6, 0xffffffffu}, {7, 0x7fefffffu}}, 0x0fu);
    cases.back().words[1] |= 0x08000000u; // mul:2
    add("LdexpF32IgnoresHostRoundDown", 0, {{0, 0x00800000u}, {1, uint32_t(-24)}}, {{6, 1u}}, 0xf5u,
        FE_DOWNWARD);
    add("LdexpF64IgnoresHostRoundDown", 1, {{0, 0u}, {1, 0x00100000u}, {2, uint32_t(-53)}},
        {{6, 1u}, {7, 0u}}, 0xf5u, FE_DOWNWARD);
    add("LdexpF32InputFlush", 0, {{0, 1u}, {1, 23u}}, {{6, 0u}}, 0u);
    add("LdexpF32InputPreserve", 0, {{0, 1u}, {1, 23u}}, {{6, 0x00800000u}}, 0xf0u);
    add("LdexpF64InputFlush", 1, {{0, 1u}, {1, 0u}, {2, 52u}}, {{6, 0u}, {7, 0u}}, 0u);
    add("LdexpF64InputPreserve", 1, {{0, 1u}, {1, 0u}, {2, 52u}}, {{6, 0u}, {7, 0x00100000u}},
        0xf0u);
    add("LdexpF32HugeShift", 0, {{0, 0x3f800000u}, {1, 0x7fffffffu}}, {{6, 0x7f7fffffu}}, 0xffu);
    add("LdexpF64HugeNegativeShift", 1, {{0, 0u}, {1, 0x3ff00000u}, {2, 0x80000000u}},
        {{6, 1u}, {7, 0u}}, 0xf5u);
    for (size_t instruction = 2; instruction < 6; ++instruction) {
      const bool exponent = instruction >= 4;
      const std::string name = "Frexp" + std::to_string(instruction);
      add(name + "PreserveSubnormal", instruction, {{0, 1u}},
          {{6, exponent ? uint32_t(-148) : 0x3f000000u}}, 0xf0u);
      add(name + "FlushSubnormal", instruction, {{0, 1u}}, {{6, 0u}}, 0u);
      add(name + "FlushNegativeSubnormal", instruction, {{0, 0x80000001u}},
          {{6, exponent ? 0u : 0x80000000u}}, 0u);
      add(name + "SignalingNaN", instruction, {{0, 0xff80002au}},
          {{6, exponent ? 0u : 0xffc0002au}}, 0xf0u);
      add(name + "NegativeNormal", instruction, {{0, 0xbe800000u}},
          {{6, exponent ? uint32_t(-1) : 0xbf000000u}}, 0xf0u);
    }
    add("FixupF16Sign", 6, {{0, 0xc200u}, {1, 0x3c00u}, {2, 0x3c00u}}, {{6, 0x4200u}}, 0xf0u);
    add("FixupF16Invalid", 6, {{0, 0xc200u}, {1, 0u}, {2, 0u}}, {{6, 0xfe00u}}, 0xf0u);
    add("FixupF16PreservesProvisionalInfinity", 6, {{0, 0x7c00u}, {1, 0x3c00u}, {2, 0x3c00u}},
        {{6, 0x7c00u}}, 0xf0u);
    add("FixupF16FlushDenominator", 6, {{0, 0x3c00u}, {1, 1u}, {2, 0x3c00u}}, {{6, 0x7c00u}}, 0u);
    add("FixupF16FlushNumerator", 6, {{0, 0x3c00u}, {1, 0x3c00u}, {2, 0x8001u}}, {{6, 0x8000u}},
        0u);
    add("FixupF16PreserveDenominator", 6, {{0, 0x3c00u}, {1, 1u}, {2, 0x3c00u}}, {{6, 0x3c00u}},
        0xf0u);
    add("FixupF16ProvisionalNaN", 6, {{0, 0x7e2au}, {1, 0xbc00u}, {2, 0x3c00u}}, {{6, 0xfc00u}},
        0xf0u);
    add("FixupF16QuietNaNPayload", 6, {{0, 0u}, {1, 0x3c00u}, {2, 0xfc2au}}, {{6, 0xfe2au}}, 0xf0u);
  }
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA4}) {
    for (uint32_t mode = 0; mode < 256; mode += 17) {
      cases.push_back(
          {std::string(arch == ROCJITSU_CODE_ARCH_RDNA3 ? "Gfx1100" : "Gfx1201") +
               "ScaleF64SignalingNaNMode" + std::to_string(mode),
           arch,
           {0xd6fd6a06u, 0x040a0100u},
           {{0, 0x510b2fa8u}, {1, 0x7ff19bdeu}, {2, 0xc874d413u}, {3, 0x90fe0a8fu}},
           {{6, 0x510b2fa8u}, {7, arch == ROCJITSU_CODE_ARCH_RDNA3 ? 0x7ff19bdeu : 0x7ff99bdeu}},
           mode,
           FE_TONEAREST});
    }
  }
  return cases;
}

std::vector<ArithmeticCase> ldexp_f16_mode_cases() {
  struct Encoding {
    rj_code_arch_t arch;
    const char *name;
    std::array<uint32_t, 3> words;
  };
  // llvm-mc encodings: v_ldexp_f16 v6, v0, v1 (low halves on true16 targets).
  const std::array encodings{
      Encoding{ROCJITSU_CODE_ARCH_CDNA4, "Gfx950E32", {0x660c0300u}},
      Encoding{ROCJITSU_CODE_ARCH_CDNA4, "Gfx950E64", {0xd1330006u, 0x00020300u}},
      Encoding{ROCJITSU_CODE_ARCH_CDNA5, "Gfx1250E32", {0x760c0300u}},
      Encoding{ROCJITSU_CODE_ARCH_CDNA5, "Gfx1250E64", {0xd53b0006u, 0x02020300u}},
      Encoding{ROCJITSU_CODE_ARCH_RDNA4, "Gfx1201E32", {0x760c0300u}},
      Encoding{ROCJITSU_CODE_ARCH_RDNA4, "Gfx1201E64", {0xd53b0006u, 0x02020300u}},
  };
  std::vector<ArithmeticCase> cases;
  for (const Encoding &encoding : encodings) {
    const auto add = [&](std::string name, uint32_t input, uint16_t exponent, uint32_t expected,
                         uint32_t mode, int host_rounding = FE_TONEAREST) {
      cases.push_back({encoding.name + name,
                       encoding.arch,
                       encoding.words,
                       {{0, input}, {1, exponent}, {6, 0u}},
                       {{6, expected}},
                       mode,
                       host_rounding});
    };
    for (uint32_t rounding = 0; rounding < 4; ++rounding) {
      const std::string suffix = "Round" + std::to_string(rounding);
      const uint32_t mode = 0xf0u | (rounding << 2);
      add("PositiveHalfway" + suffix, 0x0401u, 0xffffu, rounding == 1 ? 0x0201u : 0x0200u, mode,
          FE_DOWNWARD);
      add("NegativeHalfway" + suffix, 0x8401u, 0xffffu, rounding == 2 ? 0x8201u : 0x8200u, mode,
          FE_UPWARD);
      add("HugePositiveExponent" + suffix, 0x3c00u, 0x7fffu, rounding <= 1 ? 0x7c00u : 0x7bffu,
          mode);
      add("HugeNegativeExponent" + suffix, 0x3c00u, 0x8000u, rounding == 1 ? 0x0001u : 0x0000u,
          mode);
    }
    for (uint32_t denorm = 0; denorm < 4; ++denorm) {
      const std::string suffix = "Denorm" + std::to_string(denorm);
      add("Input" + suffix, 0x0001u, 10, (denorm & 1u) ? 0x0400u : 0, denorm << 6);
      add("Output" + suffix, 0x0400u, 0xffffu, (denorm & 2u) ? 0x0200u : 0, denorm << 6);
      add("NegativeOutput" + suffix, 0x8400u, 0xffffu, (denorm & 2u) ? 0x8200u : 0x8000u,
          denorm << 6);
    }
    // Output scaling must precede narrowing to half, including overflow rescue.
    if (encoding.words[1] != 0) {
      add("OmodOverflowRescue", 0x7bffu, 1, 0x7bffu, 0);
      cases.back().words[1] |= 3u << 27; // div:2
    }
  }
  return cases;
}

std::vector<ArithmeticCase> dx9_fma_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5}) {
    const bool has_accumulator_form =
        arch == ROCJITSU_CODE_ARCH_RDNA3 || arch == ROCJITSU_CODE_ARCH_RDNA3_5;
    for (uint32_t form = 0; form < (has_accumulator_form ? 3u : 1u); ++form)
      for (uint32_t denorm = 0; denorm < 4; ++denorm)
        for (uint32_t rounding = 0; rounding < 4; ++rounding)
          for (bool ieee : {false, true}) {
            const std::string prefix = "Arch" + std::to_string(arch) + "Form" +
                                       std::to_string(form) + "Denorm" + std::to_string(denorm) +
                                       "Round" + std::to_string(rounding) + "Ieee" +
                                       std::to_string(ieee);
            // v_fma_dx9_zero_f32 v6,v0,v1,v2 and v_fmac_dx9_zero_f32 v6,v0,v1,
            // assembled with llvm-mc. RDNA4/CDNA5 expose only the three-source form.
            const std::array<uint32_t, 3> words =
                form == 0   ? std::array{0xd6090006u, 0x040a0300u, 0u}
                : form == 1 ? std::array{0x0c0c0300u, 0u, 0u}
                            : std::array{0xd5060006u, 0x00020300u, 0u};
            const auto add = [&](const std::string &name, uint32_t a, uint32_t b, uint32_t c,
                                 uint32_t expected, uint32_t omod = 0) {
              auto encoding = words;
              encoding[1] |= omod << 27;
              cases.push_back({prefix + name,
                               arch,
                               encoding,
                               {{0, a}, {1, b}, {form == 0 ? 2u : 6u, c}},
                               {{6, expected}},
                               (uint32_t(ieee) << 9) | (denorm << 4) | rounding,
                               FE_TONEAREST});
            };
            add("ZeroInf", 0u, 0x7f800000u, 0x3f800000u, 0x3f800000u);
            add("NanZero", 0x7fc01234u, 0x80000000u, 0x3f800000u, 0x3f800000u);
            add("InputFlush", 1u, 0x4b000000u, 0u, 0u);
            add("OutputFlush", 0x00800000u, 0x3f000000u, 0u, 0u);
            const uint32_t zero_sum = rounding == 2 ? 0x80000000u : 0u;
            add("AccumulatorFlush", 0u, 0x7f800000u, 0x80000001u, zero_sum);
            add("NegativeZeroAccumulator", 0u, 0x7f800000u, 0x80000000u, zero_sum);
            add("NegativeZeroProduct", 0x80000000u, 0x3f800000u, 0x80000000u, zero_sum);
            add("NormalControl", 0x3f800000u, 0x3f800000u, 0x3f800000u, 0x40000000u);
            // Captured gfx1100/gfx1201 boundary and payload witnesses.
            add("TinyBeforePacking", 0x80800000u, 0x33800000u, 0x00800000u, 0u);
            add("NormalSignificand", 0x80800000u, 0x33000000u, 0x00800000u,
                rounding < 2 ? 0x00800000u : 0u);
            add("FirstNan", 0x7fc00111u, 0x7fc00222u, 0x7fc00333u, 0x7fc00111u);
            const uint32_t nan = (ieee || !has_accumulator_form) ? 0x7fc00012u : 0x7f800012u;
            add("SignalingFirst", 0x7f800012u, 0x3f800000u, 0x3f800000u, nan);
            add("SignalingSecond", 0x3f800000u, 0x7f800012u, 0x3f800000u, nan);
            add("SignalingAccumulator", 0x3f800000u, 0x3f800000u, 0x7f800012u, nan);
            add("ZeroProductSignalingAccumulator", 0u, 0x7f800000u, 0x7f800012u, nan);
            if (form != 1)
              for (uint32_t omod = 1; omod < 4; ++omod) {
                // Mandatory output flushing keeps OMOD enabled regardless of
                // denormal MODE. RDNA3/3.5 still disable it in IEEE mode.
                const bool enabled = !has_accumulator_form || !ieee;
                const uint32_t scaled = !enabled    ? 0x40000000u
                                        : omod == 1 ? 0x40800000u
                                        : omod == 2 ? 0x41000000u
                                                    : 0x3f800000u;
                add("Omod" + std::to_string(omod), 0x3f800000u, 0x3f800000u, 0x3f800000u, scaled,
                    omod);
                add("OmodZero" + std::to_string(omod), 0u, 0x7f800000u, 0x80000000u,
                    enabled ? 0u : zero_sum, omod);
                if (omod == 3)
                  add("OmodUnderflow", 0x80800000u, 0x3f800000u, 0u,
                      enabled ? 0x80000000u : 0x80800000u, omod);
              }
          }
  }
  return cases;
}

std::vector<ArithmeticCase> binary_f32_policy_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch :
       {ROCJITSU_CODE_ARCH_CDNA1, ROCJITSU_CODE_ARCH_CDNA2, ROCJITSU_CODE_ARCH_CDNA3,
        ROCJITSU_CODE_ARCH_CDNA4, ROCJITSU_CODE_ARCH_CDNA5, ROCJITSU_CODE_ARCH_RDNA1,
        ROCJITSU_CODE_ARCH_RDNA2, ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
        ROCJITSU_CODE_ARCH_RDNA4}) {
    const bool rdna_encoding = arch >= ROCJITSU_CODE_ARCH_RDNA1 || arch == ROCJITSU_CODE_ARCH_CDNA5;
    const bool always_quiets = arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
    for (bool multiply : {false, true})
      for (bool e64 : {false, true})
        for (uint32_t denorm = 0; denorm < 4; ++denorm)
          for (uint32_t rounding = 0; rounding < 4; ++rounding)
            for (bool ieee : {false, true}) {
              // Assembled for each target with llvm-mc. Expected raw bits were
              // captured on gfx1100/gfx1201; the shared MODE policy also applies
              // to earlier RDNA/CDNA arithmetic and CDNA5's always-quiet policy.
              const uint32_t first = e64 ? (rdna_encoding ? (multiply ? 0xd5080006u : 0xd5030006u)
                                                          : (multiply ? 0xd1050006u : 0xd1010006u))
                                         : (rdna_encoding ? (multiply ? 0x100c0300u : 0x060c0300u)
                                                          : (multiply ? 0x0a0c0300u : 0x020c0300u));
              const std::array<uint32_t, 3> words{
                  first, e64 ? (rdna_encoding ? 0x02020300u : 0x00020300u) : 0u, 0u};
              const std::string prefix = "Arch" + std::to_string(arch) +
                                         (multiply ? "Mul" : "Add") + (e64 ? "E64" : "E32") +
                                         "Denorm" + std::to_string(denorm) + "Round" +
                                         std::to_string(rounding) + "Ieee" + std::to_string(ieee);
              auto add = [&](const char *name, uint32_t a, uint32_t b, uint32_t expected) {
                cases.push_back({prefix + name,
                                 arch,
                                 words,
                                 {{0, a}, {1, b}},
                                 {{6, expected}},
                                 (uint32_t(ieee) << 9) | (denorm << 4) | rounding,
                                 FE_UPWARD});
              };
              const uint32_t nan = ieee || always_quiets ? 0x7fc01abcu : 0x7f801abcu;
              add("FirstNan", 0x7f801abcu, 0xffc00222u, nan);
              add("SecondNan", 0x3f800000u, 0x7f801abcu, nan);
              add("ZeroSign", 0x80000000u, multiply ? 0x3f800000u : 0x80000000u, 0x80000000u);
              add("OppositeZeros", 0u, 0x80000000u, multiply || rounding == 2 ? 0x80000000u : 0u);
              if (multiply) {
                const uint32_t positive = !(denorm & 2u) ? 0u
                                          : rounding < 2 ? 0x00800000u
                                                         : 0x007fffffu;
                const uint32_t negative = !(denorm & 2u)                   ? 0x80000000u
                                          : rounding == 0 || rounding == 2 ? 0x80800000u
                                                                           : 0x807fffffu;
                add("PositiveTinySignificand", 0x00800000u, 0x3f7fffffu, positive);
                add("NegativeTinySignificand", 0x80800000u, 0x3f7fffffu, negative);
              }
            }
  }
  return cases;
}

std::vector<ArithmeticCase> omod_underflow_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5})
    for (uint32_t op = 0; op < 3; ++op)
      for (uint32_t denorm = 0; denorm < 4; ++denorm)
        for (uint32_t rounding = 0; rounding < 4; ++rounding)
          for (bool ieee : {false, true}) {
            // FMA, FMAC and ADD with div:2. Physical gfx1100/gfx1201 preserve
            // the sign when scaling underflows a negative normal result.
            const std::array<uint32_t, 3> words = op == 0 ? std::array{0xd6130006u, 0x1c0a0300u, 0u}
                                                  : op == 1
                                                      ? std::array{0xd52b0006u, 0x18020300u, 0u}
                                                      : std::array{0xd5030006u, 0x18020300u, 0u};
            const bool enabled = arch == ROCJITSU_CODE_ARCH_RDNA4 ||
                                 arch == ROCJITSU_CODE_ARCH_CDNA5 || (!ieee && !(denorm & 2u));
            cases.push_back({"Arch" + std::to_string(arch) + "Op" + std::to_string(op) + "Denorm" +
                                 std::to_string(denorm) + "Round" + std::to_string(rounding) +
                                 "Ieee" + std::to_string(ieee),
                             arch,
                             words,
                             {{0, 0x80800000u}, {1, op == 2 ? 0u : 0x3f800000u}, {2, 0u}, {6, 0u}},
                             {{6, enabled ? 0x80000000u : 0x80800000u}},
                             (uint32_t(ieee) << 9) | (denorm << 4) | rounding,
                             FE_TONEAREST});
            auto boundary = cases.back();
            boundary.name += "BeforePacking";
            boundary.sources = {{0, 0x807fffffu},
                                {1, op == 2 ? 0x80800000u : 0x3f800000u},
                                {2, 0x80800000u},
                                {6, 0x80800000u}};
            boundary.expected = {{6, enabled         ? 0x80000000u
                                     : (denorm & 1u) ? 0x80ffffffu
                                                     : 0x80800000u}};
            cases.push_back(std::move(boundary));
          }
  return cases;
}

std::vector<ArithmeticCase> f16_fma_nan_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5})
    for (bool packed : {false, true})
      for (bool ieee : {false, true})
        for (bool clamp : {false, true})
          for (uint32_t denorm = 0; denorm < 4; ++denorm) {
            const bool modern =
                arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
            const auto add = [&](const char *name, uint16_t a, uint16_t b, uint16_t c,
                                 uint16_t nan) {
              const uint32_t expected =
                  clamp && modern ? 0u : nan | ((modern || ieee) ? 0x0200u : 0u);
              const auto pair = [packed](uint32_t value) {
                return packed ? value * 0x10001u : value;
              };
              cases.push_back({"Arch" + std::to_string(arch) + "Packed" + std::to_string(packed) +
                                   "Ieee" + std::to_string(ieee) + "Clamp" + std::to_string(clamp) +
                                   "Denorm" + std::to_string(denorm) + name,
                               arch,
                               {(packed ? 0xcc0e4006u : 0xd6480006u) | (clamp ? 0x8000u : 0u),
                                packed ? 0x1c0a0300u : 0x040a0300u, 0u},
                               {{0, pair(a)}, {1, pair(b)}, {2, pair(c)}, {6, 0u}},
                               {{6, pair(expected)}},
                               (uint32_t(ieee) << 9) | (denorm << 6),
                               FE_TONEAREST});
            };
            // Raw witnesses captured on gfx1100/gfx1201, including the GCC
            // optimization-dependent payload selection seen in packed FMA.
            add("FirstPayload", 0x7fc1u, 0xff80u, 0xff80u, 0x7fc1u);
            add("SignalingFirst", 0x7c01u, 0x3c00u, 0u, 0x7c01u);
            add("SignalingSecond", 0x3c00u, 0xfc12u, 0x7e01u, 0xfc12u);
            add("SignalingAddend", 0x3c00u, 0x3c00u, 0x7c01u, 0x7c01u);
            add("InvalidProductFirst", 0u, 0x7c00u, 0x7e01u, 0xfe00u);
            add("InvalidFiniteAddend", 0u, 0x7c00u, 0x3c00u, 0xfe00u);
            add("OppositeInfinities", 0x7c00u, 0x3c00u, 0xfc00u, 0xfe00u);
            add("FlushedProductFirst", 1u, 0x7c00u, 0x7e01u, denorm & 1u ? 0x7e01u : 0xfe00u);
          }
  return cases;
}

std::vector<ArithmeticCase> f16_fma_omod_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5})
    for (bool ieee : {false, true})
      for (bool overflow : {false, true})
        for (bool clamp : {false, true})
          for (uint32_t denorm = 0; denorm < 4; ++denorm) {
            const bool enabled = arch == ROCJITSU_CODE_ARCH_RDNA4 ||
                                 arch == ROCJITSU_CODE_ARCH_CDNA5 || (!ieee && !(denorm & 2u));
            const auto add = [&](const char *name, uint16_t a, uint16_t b, uint16_t c,
                                 uint32_t omod, uint16_t expected) {
              cases.push_back(
                  {"Arch" + std::to_string(arch) + "Ieee" + std::to_string(ieee) + "Overflow" +
                       std::to_string(overflow) + "Clamp" + std::to_string(clamp) + "Denorm" +
                       std::to_string(denorm) + name,
                   arch,
                   {0xd6480006u | (clamp ? 0x8000u : 0u), 0x040a0300u | (omod << 27), 0u},
                   {{0, a}, {1, b}, {2, c}, {6, 0u}},
                   {{6, expected}},
                   (uint32_t(ieee) << 9) | (uint32_t(overflow) << 23) | (denorm << 6),
                   FE_UPWARD});
            };
            // Both physical cards round the arithmetic before applying OMOD.
            add("NegativeUnderflow", 0x0400u, 0xbc00u, 0u, 3,
                clamp     ? 0u
                : enabled ? 0x8000u
                          : 0x8400u);
            add("OverflowBeforeDivision", 0x3c00u, 0x7bffu, 0x7bffu, 3,
                clamp      ? 0x3c00u
                : overflow ? (enabled ? 0x77ffu : 0x7bffu)
                           : 0x7c00u);
            add("TinyBeforeMultiplication", 0x0400u, 0x3800u, 0u, 2,
                enabled || !(denorm & 2u) ? 0u : 0x0200u);
            add("NegativeTinyBeforeMultiplication", 0x0400u, 0xb800u, 0u, 2,
                enabled || clamp ? 0u
                : (denorm & 2u)  ? 0x8200u
                                 : 0x8000u);
          }
  // Captured FMA and FMAC agree on both cards for every rounding mode.
  const uint16_t negative_tiny[] = {0x8000u, 0u, 0x8000u, 0u};
  const uint16_t positive_overflow[] = {0x77ffu, 0x7c00u, 0x77ffu, 0x77ffu};
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5})
    for (bool accumulate : {false, true})
      for (uint32_t round = 0; round < 4; ++round) {
        const auto add = [&](const char *name, uint16_t a, uint16_t b, uint16_t c,
                             uint16_t expected) {
          cases.push_back(
              {"DirectedArch" + std::to_string(arch) + "Accumulate" + std::to_string(accumulate) +
                   "Round" + std::to_string(round) + name,
               arch,
               {accumulate ? 0xd5360006u : 0xd6480006u, accumulate ? 0x1a020300u : 0x1c0a0300u, 0u},
               {{0, a}, {1, b}, {2, c}, {6, c}},
               {{6, expected}},
               0x40u | (round << 2),
               FE_TOWARDZERO});
        };
        // RNE retains a negative normal until div:2 makes it tiny; RTZ first
        // flushes the arithmetic result, so the modifier receives a signed zero.
        add("NegativeUnderflow", 1u, 0x3400u, 0x8400u, negative_tiny[round]);
        add("OverflowBeforeDivision", 0x0400u, 0x0400u, 0x7bffu, positive_overflow[round]);
      }
  return cases;
}

std::vector<ArithmeticCase> host_mxcsr_cases() {
  std::vector<ArithmeticCase> cases;
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
  constexpr uint32_t kDazMask = 1u << 6;
  constexpr uint32_t kFtzMask = 1u << 15;
  constexpr uint32_t kControlMask = _MM_ROUND_MASK | kDazMask | kFtzMask;
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5})
    for (bool packed : {false, true})
      for (bool trap_invalid : {false, true}) {
        const auto pair = [packed](uint32_t value) { return packed ? value * 0x10001u : value; };
        const auto add = [&](const char *name, uint16_t a, uint16_t b, uint16_t c,
                             uint16_t expected) {
          cases.push_back(
              {"F16FmaArch" + std::to_string(arch) + "Packed" + std::to_string(packed) + "Trap" +
                   std::to_string(trap_invalid) + name,
               arch,
               {packed ? 0xcc0e4006u : 0xd6480006u, packed ? 0x1c0a0300u : 0x040a0300u, 0u},
               {{0, pair(a)}, {1, pair(b)}, {2, pair(c)}},
               {{6, packed ? pair(expected) : 0xdead0000u | expected}},
               0xf0u,
               FE_UPWARD,
               0xffffu,
               trap_invalid ? 0x1f00u : 0x1f80u});
        };
        // The residual must not expose Inf-Inf to the caller's exception state.
        add("InfiniteProduct", 0x7c00u, 0x3c00u, 0u, 0x7c00u);
        add("InfiniteAddend", 0x3c00u, 0x3c00u, 0x7c00u, 0x7c00u);
        add("InvalidProduct", 0u, 0x7c00u, 0x3c00u, 0xfe00u);
        add("InvalidSum", 0x7c00u, 0x3c00u, 0xfc00u, 0xfe00u);
      }
  // Change MXCSR rounding independently of the x87 rounding reported by fegetround().
  for (uint32_t rounding : {_MM_ROUND_UP, _MM_ROUND_DOWN, _MM_ROUND_TOWARD_ZERO}) {
    const bool upward = rounding == _MM_ROUND_UP;
    cases.push_back({"Cdna4AddRound" + std::to_string(rounding),
                     ROCJITSU_CODE_ARCH_CDNA4,
                     {0x020c0300u},
                     {{0, 0x3f800000u}, {1, upward ? 0x33800000u : 0x34400000u}},
                     {{6, upward ? 0x3f800000u : 0x3f800002u}},
                     0xf0u,
                     FE_TONEAREST,
                     kControlMask,
                     rounding});
  }
  for (rj_code_arch_t arch : {ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
                              ROCJITSU_CODE_ARCH_RDNA4, ROCJITSU_CODE_ARCH_CDNA5}) {
    // V_DUAL_MUL_DX9_ZERO_F32 in both slots, writing v6 and v7.
    const std::array<uint32_t, 3> words{0xc9ce0300u, 0x06060702u};
    for (uint32_t daz : {0u, kDazMask}) {
      const std::string prefix =
          "VopdMulDx9Arch" + std::to_string(arch) + "Daz" + std::to_string(daz);
      const auto add = [&](const char *name, uint32_t lhs, uint32_t rhs, uint32_t expected,
                           uint32_t mode) {
        cases.push_back({prefix + name,
                         arch,
                         words,
                         {{0, lhs}, {1, rhs}, {2, lhs}, {3, rhs}},
                         {{6, expected}, {7, expected}},
                         mode,
                         FE_TONEAREST,
                         kControlMask,
                         daz});
      };
      add("Preserve", 0x00000001u, 0x4b000000u, 0x00800000u, 0xf0u);
      add("PreserveNegative", 0x80000001u, 0x4b000000u, 0x80800000u, 0xf0u);
      add("GuestFlush", 0x00000001u, 0x4b000000u, 0u, 0u);
      add("ZeroInf", 0u, 0x7f800000u, 0u, 0xf0u);
    }
  }
  // Also preserve pre-existing exception flags instead of merely clearing them.
  const size_t unflagged_cases = cases.size();
  for (size_t i = 0; i < unflagged_cases; ++i) {
    ArithmeticCase flagged = cases[i];
    flagged.name += "WithFlags";
    flagged.mxcsr_bits |= _MM_EXCEPT_INEXACT;
    cases.push_back(std::move(flagged));
  }
#endif
  return cases;
}

std::vector<ArithmeticCase> modifier_environment_cases() {
  std::vector<ArithmeticCase> cases;
  struct MulArch {
    rj_code_arch_t arch;
    uint32_t word;
  };
  // V_MUL_LEGACY_F32 on CDNA4, V_MUL_DX9_ZERO_F32 on RDNA3/4 and CDNA5.
  for (const MulArch &architecture : {MulArch{ROCJITSU_CODE_ARCH_CDNA4, 0xd2a10006u},
                                      MulArch{ROCJITSU_CODE_ARCH_RDNA3, 0xd5070006u},
                                      MulArch{ROCJITSU_CODE_ARCH_RDNA4, 0xd5070006u},
                                      MulArch{ROCJITSU_CODE_ARCH_CDNA5, 0xd5070006u}}) {
    for (uint32_t rounding = 0; rounding < 4; ++rounding) {
      for (bool negative : {false, true}) {
        for (bool clamp : {false, true}) {
          for (int host_rounding : {FE_TONEAREST, FE_TOWARDZERO}) {
            const uint32_t sign = negative ? 0x80000000u : 0u;
            const bool infinity =
                rounding == 0 || (rounding == 1 && !negative) || (rounding == 2 && negative);
            const uint32_t expected = clamp ? (negative ? 0u : 0x3f800000u)
                                            : sign | (infinity ? 0x7f800000u : 0x7f7fffffu);
            cases.push_back({"MulArch" + std::to_string(architecture.arch) + "Round" +
                                 std::to_string(rounding) + "Negative" + std::to_string(negative) +
                                 "Clamp" + std::to_string(clamp) + "Host" +
                                 std::to_string(host_rounding),
                             architecture.arch,
                             {architecture.word | (clamp ? 0x8000u : 0u), 0x0a020300u},
                             {{0, sign | 0x7f7fffffu}, {1, 0x3f800000u}},
                             {{6, expected}},
                             rounding,
                             host_rounding});
          }
        }
      }
    }
  }
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
  constexpr uint32_t kDazMask = 1u << 6;
  constexpr uint32_t kControlMask = _MM_ROUND_MASK | kDazMask | (1u << 15);
  for (uint32_t daz : {0u, kDazMask}) {
    for (bool clamp : {false, true}) {
      for (bool negative : {false, true}) {
        const uint32_t sign = negative ? 0x80000000u : 0u;
        const std::string suffix = "Daz" + std::to_string(daz) + "Clamp" + std::to_string(clamp) +
                                   "Negative" + std::to_string(negative);
        cases.push_back({"LdexpF32" + suffix,
                         ROCJITSU_CODE_ARCH_CDNA4,
                         {0xd2880006u | (clamp ? 0x8000u : 0u), 0x00020300u},
                         {{0, sign | 0x00800000u}, {1, 0xffffffffu}},
                         {{6, negative && clamp ? 0u : sign | 0x00400000u}},
                         0xf0u,
                         FE_TONEAREST,
                         kControlMask,
                         daz});
        cases.push_back({"LdexpF64" + suffix,
                         ROCJITSU_CODE_ARCH_CDNA4,
                         {0xd2840006u | (clamp ? 0x8000u : 0u), 0x00020500u},
                         {{0, 0u}, {1, sign | 0x00100000u}, {2, 0xffffffffu}},
                         {{6, 0u}, {7, negative && clamp ? 0u : sign | 0x00080000u}},
                         0xf0u,
                         FE_TONEAREST,
                         kControlMask,
                         daz});
      }
    }
  }
#endif
  return cases;
}

std::vector<ArithmeticCase> trig_fp_cases() {
  struct Target {
    const char *name;
    rj_code_arch_t arch;
    bool rdna_encoding;
    bool always_quiets;
  };
  const Target targets[] = {
      {"Cdna1", ROCJITSU_CODE_ARCH_CDNA1, false, false},
      {"Cdna2", ROCJITSU_CODE_ARCH_CDNA2, false, false},
      {"Cdna3", ROCJITSU_CODE_ARCH_CDNA3, false, false},
      {"Cdna4", ROCJITSU_CODE_ARCH_CDNA4, false, false},
      {"Rdna1", ROCJITSU_CODE_ARCH_RDNA1, true, false},
      {"Rdna2", ROCJITSU_CODE_ARCH_RDNA2, true, false},
      {"Rdna3", ROCJITSU_CODE_ARCH_RDNA3, true, false},
      {"Rdna35", ROCJITSU_CODE_ARCH_RDNA3_5, true, false},
      {"Rdna4", ROCJITSU_CODE_ARCH_RDNA4, true, true},
      {"Cdna5", ROCJITSU_CODE_ARCH_CDNA5, true, true},
  };
  std::vector<ArithmeticCase> cases;
  for (const auto &target : targets)
    for (unsigned cosine = 0; cosine < 2; ++cosine)
      for (unsigned e64 = 0; e64 < 2; ++e64) {
        // Assembled with llvm-mc for each target. The hardware captures use
        // gfx1100/gfx1201; the other targets check shared full-range and MODE
        // execution without claiming their finite approximations are identical.
        std::array<uint32_t, 3> words{};
        if (e64) {
          words[0] = (target.rdna_encoding ? 0xd5b50006u : 0xd1690006u) + cosine * 0x10000u;
          words[1] = target.rdna_encoding ? 0x02010100u : 0x00000100u;
        } else {
          words[0] = (target.rdna_encoding ? 0x7e0c6b00u : 0x7e0c5300u) + cosine * 0x200u;
        }
        const std::string prefix =
            std::string(target.name) + (cosine ? "Cos" : "Sin") + (e64 ? "E64" : "E32");
        auto add = [&](const std::string &name, uint32_t input, uint32_t expected, uint32_t mode) {
          cases.push_back({prefix + name,
                           target.arch,
                           words,
                           {{0, input}},
                           {{6, expected}},
                           mode,
                           FE_UPWARD,
                           0x8040u,
                           0x8040u});
        };
        add("LargeFinite", 0xff7fffffu, cosine ? 0x3f800000u : 0u, 240u);
        for (uint32_t ieee = 0; ieee < 2; ++ieee)
          add("SignalingNan" + std::to_string(ieee), 0xff812345u,
              target.always_quiets || ieee ? 0xffc12345u : 0xff812345u, 240u | (ieee << 9));
        for (uint32_t denorm = 0; denorm < 4; ++denorm)
          for (uint32_t rounding = 0; rounding < 4; ++rounding) {
            uint32_t mode = 192u | (denorm << 4) | rounding;
            add("Subnormal" + std::to_string(mode), 0x80000001u,
                cosine        ? 0x3f800000u
                : denorm == 3 ? 0x80000006u
                              : 0x80000000u,
                mode);
          }
        if (target.arch == ROCJITSU_CODE_ARCH_RDNA3 || target.arch == ROCJITSU_CODE_ARCH_RDNA4) {
          for (uint32_t rounding = 0; rounding < 4; ++rounding) {
            add("CapturedOctant" + std::to_string(rounding), 0x3e000000u,
                cosine ? 0x3f3504f3u : 0x3f3504f4u, 240u | rounding);
            // Raw captures distinguish the quadratic stages and the
            // normalized/reflected boundaries in both instruction encodings.
            const uint32_t captured[][3] = {
                {0x3aab9885u, 0x3c06c500u, 0x3f7ffdc8u}, {0x3d2001fbu, 0x3e78d2d0u, 0x3f7853c7u},
                {0x3dc084adu, 0x3f0e9072u, 0x3f54a13bu}, {0x3e7fff08u, 0x3f800000u, 0x37c2c761u},
                {0x3e7ffa50u, 0x3f800000u, 0x390ef149u},
            };
            for (const auto &sample : captured)
              add("CapturedStages" + std::to_string(sample[0]) + "Round" + std::to_string(rounding),
                  sample[0], sample[cosine + 1], 240u | rounding);
          }
        }
      }
  return cases;
}

std::vector<ArithmeticCase> log_exp_policy_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch :
       {ROCJITSU_CODE_ARCH_CDNA1, ROCJITSU_CODE_ARCH_CDNA2, ROCJITSU_CODE_ARCH_CDNA3,
        ROCJITSU_CODE_ARCH_CDNA4, ROCJITSU_CODE_ARCH_CDNA5, ROCJITSU_CODE_ARCH_RDNA1,
        ROCJITSU_CODE_ARCH_RDNA2, ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
        ROCJITSU_CODE_ARCH_RDNA4}) {
    const bool gcn = arch == ROCJITSU_CODE_ARCH_CDNA1 || arch == ROCJITSU_CODE_ARCH_CDNA2 ||
                     arch == ROCJITSU_CODE_ARCH_CDNA3 || arch == ROCJITSU_CODE_ARCH_CDNA4;
    for (bool logarithm : {false, true})
      for (bool e64 : {false, true}) {
        // Assembled independently for all ten profiles with llvm-mc.
        std::array<uint32_t, 3> words{};
        if (e64) {
          words[0] =
              (gcn ? 0xd1600006u : 0xd5a50006u) + (logarithm ? (gcn ? 0x10000u : 0x20000u) : 0u);
          words[1] = gcn ? 0x00000100u : 0x02010100u;
        } else {
          words[0] = (gcn ? 0x7e0c4100u : 0x7e0c4b00u) + (logarithm ? (gcn ? 0x200u : 0x400u) : 0u);
        }
        for (uint32_t ieee = 0; ieee < 2; ++ieee)
          for (uint32_t rounding = 0; rounding < 4; ++rounding) {
            const uint32_t mode = 240u | (ieee << 9) | rounding;
            const std::string prefix = "Arch" + std::to_string(arch) + (logarithm ? "Log" : "Exp") +
                                       (e64 ? "E64" : "E32") + "Mode" + std::to_string(mode);
            const auto add = [&](const char *name, uint32_t input, uint32_t expected) {
              // Preserve flags and FTZ/DAZ under upward rounding, with the
              // host invalid-operation trap enabled.
              cases.push_back({prefix + name,
                               arch,
                               words,
                               {{0, input}},
                               {{6, expected}},
                               mode,
                               FE_UPWARD,
                               0x9fc0u,
                               0x9f60u});
            };
            const bool quiet =
                ieee || arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
            add("SignalingNan", 0x7f812345u, quiet ? 0x7fc12345u : 0x7f812345u);
            add("NegativeSignalingNan", 0xff812345u, quiet ? 0xffc12345u : 0xff812345u);
            add("QuietNan", 0xffc12345u, 0xffc12345u);
            add("Negative", 0xbf800000u, logarithm ? 0xffc00000u : 0x3f000000u);
            add("NegativeInfinity", 0xff800000u, logarithm ? 0xffc00000u : 0u);
            add("NegativeSubnormal", 0x80000001u, logarithm ? 0xff800000u : 0x3f800000u);
            if (arch == ROCJITSU_CODE_ARCH_RDNA3 || arch == ROCJITSU_CODE_ARCH_RDNA4)
              add("CapturedRounding", logarithm ? 0x3f174424u : 0x3f0567ecu,
                  logarithm ? 0xbf425164u : 0x3fb7b03du);
            if (!logarithm &&
                (arch == ROCJITSU_CODE_ARCH_RDNA3 || arch == ROCJITSU_CODE_ARCH_RDNA4)) {
              const uint32_t captured[][2] = {
                  {0x337fffffu, 0x3f800000u}, {0x33800000u, 0x3f800000u},
                  {0x33800001u, 0x3f800000u}, {0xb37fffffu, 0x3f800000u},
                  {0xb3800000u, 0x3f7fffffu}, {0xb3800001u, 0x3f7fffffu},
                  {0x42ffffffu, 0x7f7fffa7u}, {0x43000000u, 0x7f800000u},
                  {0xc2fc0000u, 0x00800000u}, {0xc2fc0001u, 0x00000000u},
                  {0x3f0567ecu, 0x3fb7b03du}, {0xc114ed44u, 0x3acecc1eu},
                  {0x35500000u, 0x3f800004u}, {0x3e000090u, 0x3f8b95d0u},
                  {0x3e80001eu, 0x3f9837f6u}, {0x3ec0001au, 0x3fa5fedcu},
                  {0x3f000013u, 0x3fb504fcu}, {0x3f20002au, 0x3fc56740u},
                  {0x3f40006fu, 0x3fd7453eu}, {0x3f600022u, 0x3feac0dcu},
              };
              for (const auto &sample : captured) {
                const std::string name = "CapturedExp" + std::to_string(sample[0]);
                add(name.c_str(), sample[0], sample[1]);
              }
            }
            if (logarithm && e64) {
              // LOG always disables output denormals, so preservation MODE
              // cannot suppress scaling. IEEE mode still gates older profiles.
              for (uint32_t omod : {1u, 2u, 3u}) {
                auto scaled_words = words;
                scaled_words[1] |= omod << 27;
                const bool active =
                    !ieee || arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
                const uint32_t scaled[] = {0x40000000u, 0x40800000u, 0x41000000u, 0x3f800000u};
                for (uint32_t denorm = 0; denorm < 4; ++denorm)
                  cases.push_back({prefix + "LogScale" + std::to_string(omod) + "Denorm" +
                                       std::to_string(denorm),
                                   arch,
                                   scaled_words,
                                   {{0, 0x40800000u}},
                                   {{6, scaled[active ? omod : 0]}},
                                   192u | (ieee << 9) | (denorm << 4) | rounding,
                                   FE_UPWARD,
                                   0x9fc0u,
                                   0x9f60u});
              }
              // Modifiers run after the integer LOG mapping. Exercise both
              // preserved signaling NaNs and invalid-operation results while
              // host invalid traps, flags, rounding and flush controls persist.
              for (uint32_t dx10 : {0u, 1u})
                for (uint32_t modifier : {0u, 1u, 2u, 3u, 4u}) {
                  auto modified_words = words;
                  if (modifier == 4)
                    modified_words[0] |= 0x8000u;
                  else
                    modified_words[1] |= modifier << 27;
                  const bool nan_to_zero =
                      modifier == 4 && (dx10 || arch == ROCJITSU_CODE_ARCH_RDNA4 ||
                                        arch == ROCJITSU_CODE_ARCH_CDNA5);
                  for (uint32_t input : {0xbf800000u, 0x7f800123u}) {
                    const uint32_t result = input == 0xbf800000u ? 0xffc00000u
                                            : quiet              ? 0x7fc00123u
                                                                 : 0x7f800123u;
                    cases.push_back({prefix + "LogModifier" + std::to_string(modifier) + "Dx10" +
                                         std::to_string(dx10) + "Input" + std::to_string(input),
                                     arch,
                                     modified_words,
                                     {{0, input}},
                                     {{6, nan_to_zero ? 0u : result}},
                                     mode | (dx10 << 8),
                                     FE_UPWARD,
                                     0x9fc0u,
                                     0x9f60u});
                  }
                }
            }
            if (!logarithm && e64) {
              // OMOD overflows after EXP returns. Its rounding and exception
              // flags must remain independent of the host environment.
              for (uint32_t omod : {1u, 2u, 3u}) {
                auto scaled_words = words;
                scaled_words[1] |= omod << 27;
                for (uint32_t denorm = 0; denorm < 4; ++denorm) {
                  const bool active =
                      !ieee || arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
                  const uint32_t unscaled = omod == 3 ? 0x00800000u : 0x7f000000u;
                  const uint32_t expected = active ? (omod == 3 ? 0u : 0x7f800000u) : unscaled;
                  for (int host_round : {FE_DOWNWARD, FE_UPWARD})
                    cases.push_back({prefix + "Scale" + std::to_string(omod) + "Denorm" +
                                         std::to_string(denorm) + "Host" +
                                         std::to_string(host_round),
                                     arch,
                                     scaled_words,
                                     {{0, omod == 3 ? 0xc2fc0000u : 0x42fe0000u}},
                                     {{6, expected}},
                                     192u | (ieee << 9) | (denorm << 4) | rounding,
                                     host_round,
                                     0x9fc0u,
                                     0x9b60u});
                }
              }
            }
            {
              std::array<uint32_t, 3> half_words{};
              if (e64) {
                half_words[0] = gcn ? (logarithm ? 0xd1800006u : 0xd1810006u)
                                    : (logarithm ? 0xd5d70006u : 0xd5d80006u);
                half_words[1] = gcn ? 0x00000100u : 0x02010100u;
              } else {
                half_words[0] = gcn ? (logarithm ? 0x7e0c8100u : 0x7e0c8300u)
                                    : (logarithm ? 0x7e0caf00u : 0x7e0cb100u);
              }
              const bool preserves_high_half =
                  !gcn && arch != ROCJITSU_CODE_ARCH_RDNA1 && arch != ROCJITSU_CODE_ARCH_RDNA2;
              const uint32_t half_cases[][2] = {
                  {0x7c01u, quiet ? 0x7e01u : 0x7c01u},
                  {0xfc01u, quiet ? 0xfe01u : 0xfc01u},
                  {0xbc00u, logarithm ? 0xfe00u : 0x3800u},
                  {0xfc00u, logarithm ? 0xfe00u : 0u},
              };
              for (bool fp16_ovfl : {false, true})
                for (const auto &sample : half_cases)
                  cases.push_back({prefix + "Half" + std::to_string(sample[0]) + "Ovfl" +
                                       std::to_string(fp16_ovfl),
                                   arch,
                                   half_words,
                                   {{0, sample[0]}},
                                   {{6, sample[1] | (preserves_high_half ? 0xdead0000u : 0u)}},
                                   mode | (fp16_ovfl ? (1u << 23) : 0u),
                                   FE_UPWARD,
                                   0x9fc0u,
                                   0x9f60u});
            }
          }
      }
  }
  return cases;
}

std::vector<ArithmeticCase> sdwa_log_exp_policy_cases() {
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch :
       {ROCJITSU_CODE_ARCH_CDNA1, ROCJITSU_CODE_ARCH_CDNA2, ROCJITSU_CODE_ARCH_CDNA3,
        ROCJITSU_CODE_ARCH_CDNA4, ROCJITSU_CODE_ARCH_RDNA1, ROCJITSU_CODE_ARCH_RDNA2}) {
    const bool gcn = arch != ROCJITSU_CODE_ARCH_RDNA1 && arch != ROCJITSU_CODE_ARCH_RDNA2;
    // The older manuals specify SDWA OMOD by reference to VOP3. These exact
    // values test that shared policy, not unmeasured hardware approximations.
    // The SDWA words were assembled independently for each profile with llvm-mc.
    for (bool logarithm : {false, true})
      for (uint32_t ieee = 0; ieee < 2; ++ieee)
        for (uint32_t denorm = 0; denorm < 4; ++denorm)
          for (uint32_t rounding = 0; rounding < 4; ++rounding)
            for (uint32_t omod : {1u, 2u, 3u}) {
              const uint32_t mode = 192u | (ieee << 9) | (denorm << 4) | rounding;
              const uint32_t opcode = gcn ? (logarithm ? 0x7e0c42f9u : 0x7e0c40f9u)
                                          : (logarithm ? 0x7e0c4ef9u : 0x7e0c4af9u);
              const std::array<uint32_t, 3> words{opcode, 0x00060600u | (omod << 14), 0};
              const uint32_t log_results[] = {0x40000000u, 0x40800000u, 0x41000000u, 0x3f800000u};
              const uint32_t input = logarithm   ? 0x40800000u
                                     : omod == 3 ? 0xc2fc0000u
                                                 : 0x42fe0000u;
              const uint32_t unscaled = omod == 3 ? 0x00800000u : 0x7f000000u;
              const uint32_t expected = logarithm   ? log_results[ieee ? 0 : omod]
                                        : ieee      ? unscaled
                                        : omod == 3 ? 0u
                                                    : 0x7f800000u;
              for (bool nan : {false, true})
                for (int host_round : {FE_DOWNWARD, FE_UPWARD})
                  cases.push_back({"Arch" + std::to_string(arch) + (logarithm ? "Log" : "Exp") +
                                       "Mode" + std::to_string(mode) + "Omod" +
                                       std::to_string(omod) + "Nan" + std::to_string(nan) + "Host" +
                                       std::to_string(host_round),
                                   arch,
                                   words,
                                   {{0, nan ? 0x7f812345u : input}},
                                   {{6, nan ? (ieee ? 0x7fc12345u : 0x7f812345u) : expected}},
                                   mode,
                                   host_round,
                                   0x9fc0u,
                                   0x9b60u});
            }
  }
  return cases;
}

std::vector<ArithmeticCase> half_log_exp_arithmetic_cases() {
  struct Captured {
    const char *name;
    bool logarithm;
    uint32_t source;
    uint32_t mode;
    uint32_t modifier;
    uint32_t rdna3;
    uint32_t rdna4;
  };
  // Raw gfx1100/gfx1201 captures. Modifier 4 is CLAMP; 1..3 are OMOD.
  const Captured captured[] = {
      {"LogPreserveInput", true, 0x0001u, 240u, 0u, 0xce00u, 0xce00u},
      {"LogFlushInput", true, 0x0001u, 48u, 0u, 0xfc00u, 0xfc00u},
      {"LogFlushSaturate", true, 0x0001u, 8388656u, 0u, 0xfbffu, 0xfbffu},
      {"LogZeroSaturate", true, 0x0000u, 8388848u, 0u, 0xfbffu, 0xfbffu},
      {"LogInputInfinity", true, 0x7c00u, 8388848u, 0u, 0x7c00u, 0x7c00u},
      {"ExpFiniteOverflow", false, 0x4c00u, 8388848u, 0u, 0x7bffu, 0x7bffu},
      {"ExpInputInfinity", false, 0x7c00u, 8388848u, 0u, 0x7c00u, 0x7c00u},
      {"ExpPreserveOutput", false, 0xcb80u, 240u, 0u, 0x0200u, 0x0200u},
      {"ExpFlushOutput", false, 0xcb80u, 112u, 0u, 0x0000u, 0x0000u},
      {"ExpScaleFlushedResult", false, 0xcb80u, 240u, 2u, 0x0200u, 0x0000u},
      {"ExpScaleSaturatedResult", false, 0x4c00u, 8388656u, 3u, 0x77ffu, 0x77ffu},
      {"ExpScaleOverflow", false, 0x4c00u, 48u, 3u, 0x7c00u, 0x7c00u},
      {"ExpScaleMode", false, 0x4c00u, 8388848u, 3u, 0x7bffu, 0x77ffu},
      {"LogNanClamp", true, 0xfc01u, 48u, 4u, 0xfc01u, 0x0000u},
      {"ExpNanScale", false, 0x7c01u, 48u, 1u, 0x7c01u, 0x7e01u},
      {"LogInvalidClamp", true, 0xbc00u, 48u, 4u, 0xfe00u, 0x0000u},
      {"ExpSingleRounding", false, 0x11c5u, 240u, 0u, 0x3c01u, 0x3c01u},
  };
  std::vector<ArithmeticCase> cases;
  for (rj_code_arch_t arch :
       {ROCJITSU_CODE_ARCH_CDNA1, ROCJITSU_CODE_ARCH_CDNA2, ROCJITSU_CODE_ARCH_CDNA3,
        ROCJITSU_CODE_ARCH_CDNA4, ROCJITSU_CODE_ARCH_CDNA5, ROCJITSU_CODE_ARCH_RDNA1,
        ROCJITSU_CODE_ARCH_RDNA2, ROCJITSU_CODE_ARCH_RDNA3, ROCJITSU_CODE_ARCH_RDNA3_5,
        ROCJITSU_CODE_ARCH_RDNA4}) {
    const bool gcn = arch == ROCJITSU_CODE_ARCH_CDNA1 || arch == ROCJITSU_CODE_ARCH_CDNA2 ||
                     arch == ROCJITSU_CODE_ARCH_CDNA3 || arch == ROCJITSU_CODE_ARCH_CDNA4;
    const bool true16 =
        !gcn && arch != ROCJITSU_CODE_ARCH_RDNA1 && arch != ROCJITSU_CODE_ARCH_RDNA2;
    const bool always_omod = arch == ROCJITSU_CODE_ARCH_RDNA4 || arch == ROCJITSU_CODE_ARCH_CDNA5;
    for (const auto &sample : captured) {
      // Other profiles check exact values and MODE policy, not unmeasured finite approximations.
      if (sample.source == 0x11c5u && arch != ROCJITSU_CODE_ARCH_RDNA3 &&
          arch != ROCJITSU_CODE_ARCH_RDNA4)
        continue;
      for (bool e64 : {false, true}) {
        if (!e64 && sample.modifier != 0)
          continue;
        std::array<uint32_t, 3> words{};
        if (e64) {
          words[0] = gcn ? (sample.logarithm ? 0xd1800006u : 0xd1810006u)
                         : (sample.logarithm ? 0xd5d70006u : 0xd5d80006u);
          words[1] = gcn ? 0x00000100u : 0x02010100u;
          if (sample.modifier == 4)
            words[0] |= 0x8000u;
          else
            words[1] |= sample.modifier << 27;
        } else {
          words[0] = gcn ? (sample.logarithm ? 0x7e0c8100u : 0x7e0c8300u)
                         : (sample.logarithm ? 0x7e0caf00u : 0x7e0cb100u);
        }
        for (uint32_t rounding = 0; rounding < 4; ++rounding) {
          const uint32_t expected =
              (always_omod ? sample.rdna4 : sample.rdna3) | (true16 ? 0xdead0000u : 0u);
          cases.push_back({"Arch" + std::to_string(arch) + sample.name + (e64 ? "E64" : "E32") +
                               "Round" + std::to_string(rounding),
                           arch,
                           words,
                           {{0, sample.source}},
                           {{6, expected}},
                           sample.mode | (rounding << 2),
                           FE_UPWARD,
                           0x9fc0u,
                           0x9f60u});
        }
      }
    }
    if (gcn || arch == ROCJITSU_CODE_ARCH_RDNA1 || arch == ROCJITSU_CODE_ARCH_RDNA2) {
      // Assembled SDWA forms select the high source and destination halves.
      // MODE and register-placement contracts also apply on these older profiles.
      for (uint32_t rounding = 0; rounding < 4; ++rounding) {
        for (bool signaling_nan : {false, true}) {
          const uint32_t source = signaling_nan ? 0x7c01u : 0x3c00u;
          const uint32_t result = signaling_nan ? 0x7c01u : 0x4400u;
          cases.push_back({"Arch" + std::to_string(arch) + "SdwaExpNan" +
                               std::to_string(signaling_nan) + "Round" + std::to_string(rounding),
                           arch,
                           {gcn ? 0x7e0c82f9u : 0x7e0cb0f9u, 0x00055500u},
                           {{0, (source << 16) | 0x1234u}},
                           {{6, (result << 16) | 0xbeefu}},
                           48u | (rounding << 2),
                           FE_UPWARD,
                           0x9fc0u,
                           0x9f60u});
        }
        cases.push_back(
            {"Arch" + std::to_string(arch) + "SdwaLogClampRound" + std::to_string(rounding),
             arch,
             {gcn ? 0x7e0c80f9u : 0x7e0caef9u, 0x00053500u},
             {{0, 0x7c011234u}},
             {{6, 0x0000beefu}},
             304u | (rounding << 2),
             FE_UPWARD,
             0x9fc0u,
             0x9f60u});
      }
    }
  }
  return cases;
}

std::vector<ArithmeticCase> rcp_cases() {
  struct Captured {
    const char *name;
    uint32_t source;
    uint32_t mode;
    uint32_t modifier;
    uint32_t result;
  };
  // Raw gfx1201 captures, identical in every FP_ROUND setting and in the VOP1,
  // VOP3 and pseudo-scalar forms. Modifier 4 is CLAMP; 1..3 are OMOD.
  const Captured captured[] = {
      {"FlushInput", 0x0101u, 48u, 0u, 0x7c00u},
      {"PreserveInput", 0x0101u, 240u, 0u, 0x7bf8u},
      {"FlushOutput", 0x7401u, 48u, 0u, 0x0000u},
      {"PreserveOutput", 0x7401u, 240u, 0u, 0x03ffu},
      {"NearestEven", 0x4200u, 48u, 0u, 0x3555u},
      {"NegativeNearestEven", 0xc200u, 48u, 0u, 0xb555u},
      {"NegativeZeroResult", 0xfc00u, 48u, 0u, 0x8000u},
      {"DivideByZero", 0x0000u, 48u, 0u, 0x7c00u},
      {"DivideByZeroSaturate", 0x0000u, 8388656u, 0u, 0x7bffu},
      {"NegativeNanPayload", 0xfd01u, 48u, 0u, 0xff01u},
      {"ScaleSaturatedDivideByZero", 0x0000u, 8388656u, 3u, 0x77ffu},
      {"ScaleUnderflowRetainsSign", 0xf001u, 48u, 3u, 0x8000u},
      {"ScaleUnderflowPreserveMode", 0xf001u, 240u, 3u, 0x8000u},
      {"ScaleFlushesRoundedSubnormal", 0x7401u, 240u, 1u, 0x0000u},
      {"ScaleNegativeZeroResult", 0xfc00u, 48u, 1u, 0x0000u},
      {"ScaleOverflow", 0x0400u, 48u, 2u, 0x7c00u},
      {"ScaleOverflowSaturate", 0x0400u, 8388656u, 2u, 0x7bffu},
      {"ScaleNan", 0x7d00u, 48u, 3u, 0x7f00u},
      {"ClampNegative", 0xc000u, 48u, 4u, 0x0000u},
      {"ClampLarge", 0x3800u, 48u, 4u, 0x3c00u},
      {"ClampNan", 0x7d00u, 48u, 4u, 0x0000u},
  };
  std::vector<ArithmeticCase> cases;
  for (const auto &sample : captured)
    for (bool e64 : {false, true}) {
      if (!e64 && sample.modifier != 0)
        continue;
      // Assembled with llvm-mc for gfx1201.
      std::array<uint32_t, 3> words{e64 ? 0xd5d40006u : 0x7e0ca900u, e64 ? 0x00000100u : 0u, 0u};
      if (sample.modifier == 4)
        words[0] |= 0x8000u;
      else
        words[1] |= sample.modifier << 27;
      for (uint32_t rounding = 0; rounding < 4; ++rounding)
        cases.push_back({std::string("Rcp") + sample.name + (e64 ? "E64" : "E32") + "Round" +
                             std::to_string(rounding),
                         ROCJITSU_CODE_ARCH_RDNA4,
                         words,
                         {{0, sample.source}},
                         {{6, 0xdead0000u | sample.result}},
                         sample.mode | (rounding << 2),
                         FE_UPWARD,
                         0x9fc0u,
                         0x9f60u});
    }
  // V_RCP_F32 -v0 div:2 on gfx1201 in every FP MODE: a finite reciprocal that
  // underflows while scaling keeps its sign; a reciprocal already zero becomes +0.
  const uint32_t f32_captured[][2] = {
      {0x7e000000u, 0x80800000u}, {0x7e000001u, 0x80000000u}, {0x7e800000u, 0x80000000u},
      {0x7e800001u, 0x00000000u}, {0x7f800000u, 0x00000000u},
  };
  for (const auto &sample : f32_captured)
    for (uint32_t mode : {0u, 0x3u, 0xf0u, 0xf3u})
      cases.push_back(
          {"RcpF32NegDiv2Source" + std::to_string(sample[0]) + "Mode" + std::to_string(mode),
           ROCJITSU_CODE_ARCH_RDNA4,
           {0xd5aa0006u, 0x38000100u, 0u},
           {{0, sample[0]}},
           {{6, sample[1]}},
           mode,
           FE_UPWARD});
  return cases;
}

std::vector<ArithmeticCase> half_sin_cos_cases() {
  struct Captured {
    const char *name;
    bool cosine;
    uint32_t source;
    uint32_t mode;
    uint32_t modifier;
    uint32_t result;
  };
  // Raw gfx1201 captures, identical in every FP_ROUND setting and in the VOP1
  // and VOP3 forms. Modifier 4 is CLAMP; 1..3 are OMOD.
  const Captured captured[] = {
      {"SinFlushInput", false, 0x0001u, 48u, 0u, 0x0000u},
      {"SinFlushInputNegative", false, 0x8001u, 48u, 0u, 0x8000u},
      {"SinFlushOutput", false, 0x00a2u, 112u, 0u, 0x0000u},
      {"SinFlushOutputNormal", false, 0x00a3u, 112u, 0u, 0x0400u},
      {"SinFlushInputPreserveOutput", false, 0x0001u, 176u, 0u, 0x0000u},
      {"SinPreserve", false, 0x0001u, 240u, 0u, 0x0006u},
      {"SinQuarterTurn", false, 0x3400u, 48u, 0u, 0x3c00u},
      {"CosQuarterTurn", true, 0x3400u, 48u, 0u, 0x0000u},
      {"SinEighthTurn", false, 0x3000u, 48u, 0u, 0x39a8u},
      {"CosEighthTurn", true, 0x3000u, 48u, 0u, 0x39a8u},
      {"CosSubnormal", true, 0x0001u, 48u, 0u, 0x3c00u},
      {"SinInfinity", false, 0x7c00u, 48u, 0u, 0xfe00u},
      {"SinSignalingNan", false, 0x7d00u, 48u, 0u, 0x7f00u},
      {"SinScaleRoundedSubnormal", false, 0x0001u, 240u, 1u, 0x0000u},
      {"SinScaleNegativeSubnormal", false, 0x8001u, 240u, 3u, 0x0000u},
      {"SinHalve", false, 0x2e66u, 48u, 3u, 0x34b4u},
      {"CosDouble", true, 0x2e66u, 48u, 1u, 0x3e79u},
      {"SinClampNegative", false, 0xb400u, 48u, 4u, 0x0000u},
      {"SinClampNan", false, 0x7d00u, 48u, 4u, 0x0000u},
  };
  std::vector<ArithmeticCase> cases;
  for (const auto &sample : captured)
    for (bool e64 : {false, true}) {
      if (!e64 && sample.modifier != 0)
        continue;
      // Assembled with llvm-mc for gfx1201.
      std::array<uint32_t, 3> words{e64 ? (sample.cosine ? 0xd5e10006u : 0xd5e00006u)
                                        : (sample.cosine ? 0x7e0cc300u : 0x7e0cc100u),
                                    e64 ? 0x00000100u : 0u, 0u};
      if (sample.modifier == 4)
        words[0] |= 0x8000u;
      else
        words[1] |= sample.modifier << 27;
      for (uint32_t rounding = 0; rounding < 4; ++rounding)
        cases.push_back(
            {std::string(sample.name) + (e64 ? "E64" : "E32") + "Round" + std::to_string(rounding),
             ROCJITSU_CODE_ARCH_RDNA4,
             words,
             {{0, sample.source}},
             {{6, 0xdead0000u | sample.result}},
             sample.mode | (rounding << 2),
             FE_UPWARD,
             0x9fc0u,
             0x9f60u});
    }
  return cases;
}

class ValuFpModeTest : public testing::TestWithParam<ArithmeticCase> {};

TEST_P(ValuFpModeTest, HonorsModeAndPreservesInactiveLanes) {
  const ArithmeticCase &test = GetParam();
  amdgpu::GpuMemory memory("mode_memory");
  amdgpu::L2Cache cache("mode_cache");
  cache.set_backing_memory(&memory);
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = test.arch;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = 106;
  config.vgprs_per_wf = 256;
  config.lds_size_kb = 64;
  std::unique_ptr<amdgpu::ComputeUnitCore> cu =
      amdgpu::ComputeUnitCore::create("valu_fp_mode", config, &memory, &cache);
  std::unique_ptr<Decoder> decoder = Decoder::create(test.arch);
  amdgpu::Wavefront *wave = cu->dispatch_wf(0, 0, 106, 256);
  ASSERT_NE(wave, nullptr);
  DecodeResult decoded = decoder->decode(test.words.data());
  ASSERT_FALSE(decoded.failed());
  std::unique_ptr<Instruction> instruction = std::move(decoded).value();
  const uint32_t base = wave->vgpr_alloc().base;
  const uint64_t full_exec = wave->wf_size() == 64 ? ~uint64_t{0} : 0xffffffffu;
  for (uint64_t exec : {uint64_t{1}, full_exec}) {
    wave->set_exec(exec);
    wave->set_mode_raw(test.mode);
    for (const std::pair<uint32_t, uint32_t> &destination : test.expected)
      for (uint32_t lane = 0; lane < wave->wf_size(); ++lane)
        cu->write_vgpr(base + destination.first, lane, 0xdeadbeefu);
    for (const std::pair<uint32_t, uint32_t> &source : test.sources)
      for (uint32_t lane = 0; lane < wave->wf_size(); ++lane)
        cu->write_vgpr(base + source.first, lane, source.second);
    std::fenv_t saved_environment;
    ASSERT_EQ(std::fegetenv(&saved_environment), 0);
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
    const uint32_t saved_mxcsr = _mm_getcsr();
#endif
    ASSERT_EQ(std::fesetround(test.host_rounding), 0);
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
    // Sticky flags from earlier tests must not hide exception-state leaks.
    const uint32_t host_mxcsr =
        (_mm_getcsr() & ~(test.mxcsr_mask | _MM_EXCEPT_MASK)) | test.mxcsr_bits;
    _mm_setcsr(host_mxcsr);
#endif
    const int initial_rounding = std::fegetround();
    const bool succeeded = cu->execute_instruction(instruction.get(), *wave).succeeded();
    const int restored_rounding = std::fegetround();
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
    const uint32_t restored_mxcsr = _mm_getcsr();
#endif
    const int restore_status = std::fesetenv(&saved_environment);
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
    _mm_setcsr(saved_mxcsr);
    if (test.mxcsr_mask != 0) {
      EXPECT_EQ(restored_mxcsr, host_mxcsr);
    }
#endif
    ASSERT_EQ(restore_status, 0);
    EXPECT_TRUE(succeeded);
    EXPECT_EQ(initial_rounding, test.host_rounding);
    EXPECT_EQ(restored_rounding, test.host_rounding);
    for (const std::pair<uint32_t, uint32_t> &destination : test.expected) {
      uint32_t inactive = 0xdeadbeefu;
      for (const std::pair<uint32_t, uint32_t> &source : test.sources)
        if (source.first == destination.first)
          inactive = source.second;
      for (uint32_t lane = 0; lane < wave->wf_size(); ++lane) {
        EXPECT_EQ(cu->read_vgpr(base + destination.first, lane),
                  (exec & (uint64_t{1} << lane)) ? destination.second : inactive)
            << "register " << destination.first << " lane " << lane;
      }
    }
  }
  wave->halt();
}

INSTANTIATE_TEST_SUITE_P(AllTargets, ValuFpModeTest, testing::ValuesIn(kCases),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(Trigonometry, ValuFpModeTest, testing::ValuesIn(trig_fp_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(LogExp, ValuFpModeTest, testing::ValuesIn(log_exp_policy_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(SdwaLogExp, ValuFpModeTest, testing::ValuesIn(sdwa_log_exp_policy_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(HalfLogExp, ValuFpModeTest,
                         testing::ValuesIn(half_log_exp_arithmetic_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(Rcp, ValuFpModeTest, testing::ValuesIn(rcp_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(HalfSinCos, ValuFpModeTest, testing::ValuesIn(half_sin_cos_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(Adjacent, ValuFpModeTest, testing::ValuesIn(adjacent_fp_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(LdexpF16, ValuFpModeTest, testing::ValuesIn(ldexp_f16_mode_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(Dx9Fma, ValuFpModeTest, testing::ValuesIn(dx9_fma_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(BinaryF32, ValuFpModeTest, testing::ValuesIn(binary_f32_policy_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(OmodUnderflow, ValuFpModeTest, testing::ValuesIn(omod_underflow_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(F16FmaOmod, ValuFpModeTest, testing::ValuesIn(f16_fma_omod_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(F16FmaNan, ValuFpModeTest, testing::ValuesIn(f16_fma_nan_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(HostMxcsr, ValuFpModeTest, testing::ValuesIn(host_mxcsr_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

INSTANTIATE_TEST_SUITE_P(ModifierEnvironment, ValuFpModeTest,
                         testing::ValuesIn(modifier_environment_cases()),
                         [](const testing::TestParamInfo<ArithmeticCase> &info) {
                           return info.param.name;
                         });

TEST(ValuFpModeHelpers, RoundingAndSignedZero) {
  using amdgpu::fp_mode::Arithmetic;
  for (uint32_t mode = 0; mode < 4; ++mode) {
    const uint32_t expected = mode == 1 ? 0x3f800001u : 0x3f800000u;
    EXPECT_EQ(std::bit_cast<uint32_t>(
                  amdgpu::fp_mode::arithmetic<Arithmetic::ADD>(1.0f, 0x1p-24f, 0.0f, mode, 3)),
              expected);
    EXPECT_EQ(std::bit_cast<uint32_t>(
                  amdgpu::fp_mode::arithmetic<Arithmetic::SUB>(1.0f, 1.0f, 0.0f, mode, 3)),
              mode == 2 ? 0x80000000u : 0u);
    EXPECT_EQ(std::bit_cast<uint32_t>(
                  amdgpu::fp_mode::arithmetic<Arithmetic::MUL>(-0.0f, 1.0f, 0.0f, mode, 3)),
              0x80000000u);
  }
}

TEST(ValuFpModeHelpers, F16FmaRetainsTinyProduct) {
  // Both physical cards round 65504 + 2^-48 upward to infinity. A host F64
  // addition alone loses the tiny product and incorrectly returns 65504.
  for (uint32_t round = 0; round < 4; ++round)
    for (uint32_t denorm = 0; denorm < 4; ++denorm)
      for (bool overflow : {false, true}) {
        const uint16_t expected = round == 1 && (denorm & 1u) && !overflow ? 0x7c00u : 0x7bffu;
        EXPECT_EQ(amdgpu::fp_mode::fma_f16(1, 1, 0x7bff, false, false, false, false, false, false,
                                           round, denorm, 0, false, overflow, false, true),
                  expected);
      }
}

TEST(ValuFpModeHelpers, F16FmaFlushesBeforePacking) {
  // Packing directly to a subnormal half can round these tiny intermediates
  // to minimum normal; hardware tests the rounded significand first.
  for (uint32_t round = 0; round < 4; ++round)
    for (uint16_t sign : {uint16_t{0}, uint16_t{0x8000}})
      EXPECT_EQ(amdgpu::fp_mode::fma_f16(1, sign | 0x03ff, sign | 0x03ff, false, false, false,
                                         false, false, false, round, 1, 0, false, false, false,
                                         true),
                sign);
}

TEST(ValuFpModeHelpers, FusedResultAndOutputFlush) {
  using amdgpu::fp_mode::Arithmetic;
  EXPECT_EQ(std::bit_cast<uint32_t>(amdgpu::fp_mode::arithmetic<Arithmetic::FMA>(
                0x1.000002p0f, 0x1.fffffcp-1f, -1.0f, 0, 3)),
            0xa8800000u);
  EXPECT_EQ(std::bit_cast<uint32_t>(
                amdgpu::fp_mode::arithmetic<Arithmetic::MUL>(-0x1p-126f, 0.5f, 0.0f, 0, 1)),
            0x80000000u);
}

TEST(ValuFpModeHelpers, OutputScalePrecedesF16Rounding) {
  EXPECT_EQ(amdgpu::fp_mode::finish_arithmetic_f16(65504.0 * 2.0, 0, 1, false, 3), 0x7bffu);
  EXPECT_EQ(amdgpu::fp_mode::finish_arithmetic_f16(1.0 + 0x1p-24, 1, 1, false, 1), 0x4001u);
  EXPECT_EQ(amdgpu::fp_mode::finish_arithmetic_f16(-0.0, 0, 1, false, 1), 0u);
}

TEST(ValuFpModeHelpers, HostFlushControlsDoNotOverrideGpuMode) {
#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
  using amdgpu::fp_mode::Arithmetic;
  const uint32_t saved_mxcsr = _mm_getcsr();
  const uint32_t host_mxcsr = saved_mxcsr | (1u << 6) | (1u << 15);
  _mm_setcsr(host_mxcsr);
  const bool native_matches = amdgpu::fp_mode::native_arithmetic_matches(0, 3);
  const uint32_t result = std::bit_cast<uint32_t>(amdgpu::fp_mode::arithmetic<Arithmetic::ADD>(
      std::bit_cast<float>(1u), std::bit_cast<float>(1u), 0.0f, 0, 3));
  const uint32_t scaled32 =
      std::bit_cast<uint32_t>(amdgpu::ldexp(std::bit_cast<float>(1u), 1, 1, 3));
  const uint64_t scaled64 =
      std::bit_cast<uint64_t>(amdgpu::ldexp(std::bit_cast<double>(uint64_t{1}), 1, 1, 3));
  const amdgpu::FrexpF32Result split = amdgpu::frexp_f32(std::bit_cast<float>(1u), 3);
  const uint32_t restored_mxcsr = _mm_getcsr();
  _mm_setcsr(saved_mxcsr);
  EXPECT_FALSE(native_matches);
  EXPECT_EQ(result, 2u);
  EXPECT_EQ(scaled32, 2u);
  EXPECT_EQ(scaled64, 2u);
  EXPECT_EQ(std::bit_cast<uint32_t>(split.mantissa), 0x3f000000u);
  EXPECT_EQ(split.exponent, -148);
  EXPECT_EQ(restored_mxcsr, host_mxcsr);
#endif
}

} // namespace
