git clone --depth 1 --no-tags https://github.com/patiltanmay/VLIW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71873284
git clone --depth 1 --no-tags https://github.com/ItsSaravananRajendran/TimeDivisionMultiplexing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72359533
git clone --depth 1 --no-tags https://github.com/AtivJoshi/matrix-inversion-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70234856
git clone --depth 1 --no-tags https://github.com/clementcole/Reverse_Compile_To_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69293022
git clone --depth 1 --no-tags https://github.com/sususweet/74LSXX_LIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71057647
git clone --depth 1 --no-tags https://github.com/huihui-v/Single_cycled_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73269199
git clone --depth 1 --no-tags https://github.com/juanjosedq/SDHost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73188227
git clone --depth 1 --no-tags https://github.com/maqingnian/Serial_inverter_CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70394484
git clone --depth 1 --no-tags https://github.com/vipinkmenon/MEC_8085.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70144639
git clone --depth 1 --no-tags https://github.com/15pratik/MatrixInverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70248078
git clone --depth 1 --no-tags https://github.com/jeffthardy/vivado_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71007671
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/AudioPlayer_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71530551
git clone --depth 1 --no-tags https://github.com/Alfons0329/DLAB_Fall_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70126525
git clone --depth 1 --no-tags https://github.com/SamKLowe/test-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73213057
git clone --depth 1 --no-tags https://github.com/Elphel/x359.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69068066
git clone --depth 1 --no-tags https://github.com/LBerrospe/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69780364
git clone --depth 1 --no-tags https://github.com/anushreerankawat/Matrix_Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70266573
git clone --depth 1 --no-tags https://github.com/fusesoc/cdc_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69434044
git clone --depth 1 --no-tags https://github.com/ogvalt/hardware_design_course_mips_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70470306
git clone --depth 1 --no-tags https://github.com/xupsh/Projects-in-Video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71201693
git clone --depth 1 --no-tags https://github.com/alangarf/dlg2456_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73048451
git clone --depth 1 --no-tags https://github.com/picus3/2048-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67960793
git clone --depth 1 --no-tags https://github.com/mohannad-abwah/intel8080.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68882966
git clone --depth 1 --no-tags https://github.com/jeasinema/HKRMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73924313
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/DHPTMT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69571253
git clone --depth 1 --no-tags https://github.com/Krutarth007/Linear_Algebra_inverse_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70234221
git clone --depth 1 --no-tags https://github.com/ouabache/socgen_BFMs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68158580
git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Advanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67971121
git clone --depth 1 --no-tags https://github.com/develone/verilog_myhdl_cosimulation_and_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71060463
git clone --depth 1 --no-tags https://github.com/Janvipatel44/inverse_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70247905
git clone --depth 1 --no-tags https://github.com/UMCUGenetics/Dx_tracks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72451353
git clone --depth 1 --no-tags https://github.com/v1X3Q0/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69766238
git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Realistic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67971061
git clone --depth 1 --no-tags https://github.com/donglee-ECE/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73179946
git clone --depth 1 --no-tags https://github.com/malcolmwhat/signal_proc_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68155129
git clone --depth 1 --no-tags https://github.com/bill-bateman/SpaceWars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71668214
git clone --depth 1 --no-tags https://github.com/tarabassir/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71751710
git clone --depth 1 --no-tags https://github.com/KuanYuChang/MIPS-PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69738240
git clone --depth 1 --no-tags https://github.com/immortal3/InverseMatrixonFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70152542
git clone --depth 1 --no-tags https://github.com/remustawfik/Verilog-ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70958156
git clone --depth 1 --no-tags https://github.com/kmd178/Digital_Systems_lab2_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72203213
git clone --depth 1 --no-tags https://github.com/danthemango/IC7400.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73330067
git clone --depth 1 --no-tags https://github.com/alybaracat/Digital-Synthesizer-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72871414
git clone --depth 1 --no-tags https://github.com/Priya2996/MatrixInverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70249934
git clone --depth 1 --no-tags https://github.com/henesy/CPRE281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70102709
git clone --depth 1 --no-tags https://github.com/kevprakoso/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69736325
git clone --depth 1 --no-tags https://github.com/abemac/stt-to-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69260923
git clone --depth 1 --no-tags https://github.com/0xCC00FFEE/21-bit-Softcore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70927876
git clone --depth 1 --no-tags https://github.com/unia-sik/scct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71385432
git clone --depth 1 --no-tags https://github.com/kennethlimcp/50.002-mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71378432
git clone --depth 1 --no-tags https://github.com/StefanRvO/ROB_ELEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73913467
git clone --depth 1 --no-tags https://github.com/Ammmmnn/VLIW_SYNTHESIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73448616
git clone --depth 1 --no-tags https://github.com/jdvalera/CECS460_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71934060
git clone --depth 1 --no-tags https://github.com/Parth1693/Bellman-Ford-ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72864346
git clone --depth 1 --no-tags https://github.com/raash1d/smart-traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69774510
git clone --depth 1 --no-tags https://github.com/LMcBee95/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73339651
git clone --depth 1 --no-tags https://github.com/hardwood89/StanfordNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70467553
git clone --depth 1 --no-tags https://github.com/sanchit97/ELD-Assignment-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71583271
git clone --depth 1 --no-tags https://github.com/chaoyang0717/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73055659
git clone --depth 1 --no-tags https://github.com/Jeet0204/Matrix_Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70246703
git clone --depth 1 --no-tags https://github.com/ollie299792458/Comp-Sci-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70264899
git clone --depth 1 --no-tags https://github.com/samprager/x300_GPR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70643847
git clone --depth 1 --no-tags https://github.com/menghuanlater/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73625930
git clone --depth 1 --no-tags https://github.com/jackkoenig/verilator-issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72768668
git clone --depth 1 --no-tags https://github.com/tsukuba/EasyFreq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73361025
git clone --depth 1 --no-tags https://github.com/lkwq007/carry-select-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72062154
git clone --depth 1 --no-tags https://github.com/tbackus127/Hackathon2016-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68477749
git clone --depth 1 --no-tags https://github.com/hdlguy/kcu105_pcie_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68157207
git clone --depth 1 --no-tags https://github.com/static-code-generators/armcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69342491
git clone --depth 1 --no-tags https://github.com/JayMohta/InverseofMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70269636
git clone --depth 1 --no-tags https://github.com/CompArchFA16/Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68826668
git clone --depth 1 --no-tags https://github.com/jwildey/ec601GPSproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69299048
git clone --depth 1 --no-tags https://github.com/linncy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72129802
git clone --depth 1 --no-tags https://github.com/GaoYingGRE/dcache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73856566
git clone --depth 1 --no-tags https://github.com/satputeaditya/multi_level_cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71345384
git clone --depth 1 --no-tags https://github.com/msoeken/iwls2017-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72465647
git clone --depth 1 --no-tags https://github.com/edolinsky/cpen311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68315769
git clone --depth 1 --no-tags https://github.com/kbop543-zz/Maze-To-the-Moon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70269063
git clone --depth 1 --no-tags https://github.com/conorpp/crispy-pancake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69215909
git clone --depth 1 --no-tags https://github.com/andrewandrepowell/de0_nano_clap_clap_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70655799
git clone --depth 1 --no-tags https://github.com/SccsAtmtn/FSK-Communication-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72638817
git clone --depth 1 --no-tags https://github.com/GilbertZhang/1D-8-bit-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71196773
git clone --depth 1 --no-tags https://github.com/bmeneghini/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69699372
git clone --depth 1 --no-tags https://github.com/urvishtank/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70244949
git clone --depth 1 --no-tags https://github.com/qiaoruiyt/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71474992
git clone --depth 1 --no-tags https://github.com/hcabrera-/atto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70748319
git clone --depth 1 --no-tags https://github.com/Chun-Feng/LVT_Writes_Method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68463319
git clone --depth 1 --no-tags https://github.com/saiekumar/openMSP430_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72332208
git clone --depth 1 --no-tags https://github.com/abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72645852
git clone --depth 1 --no-tags https://github.com/jeffthardy/zynq_neopixel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70368646
git clone --depth 1 --no-tags https://github.com/lycarter/6.111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69722077
git clone --depth 1 --no-tags https://github.com/meenuh/SPI-Interface-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73111213
git clone --depth 1 --no-tags https://github.com/kalpeshpatil/PipelineRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70434817
git clone --depth 1 --no-tags https://github.com/emmadrigal/TicTacToe_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69573061
git clone --depth 1 --no-tags https://github.com/tchandrahas/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68403496
git clone --depth 1 --no-tags https://github.com/tanelikaivola/blinkenlichten.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72193681
git clone --depth 1 --no-tags https://github.com/Chunyang2015/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73164332
git clone --depth 1 --no-tags https://github.com/RaviTharaka/CacheArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68633932
