// Seed: 299537668
macromodule module_0;
  uwire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = -1 << id_1;
  assign id_1 = 1 - {id_1, id_1};
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    inout wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 'h0 : -1 'h0] id_11;
endmodule
