
---------- Begin Simulation Statistics ----------
final_tick                                 1579687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 891660                       # Number of bytes of host memory used
host_op_rate                                   121405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.94                       # Real time elapsed on the host
host_tick_rate                               58642614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001580                       # Number of seconds simulated
sim_ticks                                  1579687000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.529107                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  299695                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7304                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            531285                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1197                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1603                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.lookups                  656335                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37240                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    987687                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   981623                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5945                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                167230                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          270712                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2836915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.156980                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.252661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1911435     67.38%     67.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       314745     11.09%     78.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       140112      4.94%     83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       117196      4.13%     87.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58229      2.05%     89.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        29731      1.05%     90.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71374      2.52%     93.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26863      0.95%     94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       167230      5.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2836915                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.115165                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.115165                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1215028                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1440                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               291123                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3620588                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1043439                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    557370                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8910                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4652                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 51057                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      656335                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    442881                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1467344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3264780                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           417                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.207742                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1397635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             338132                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.033363                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2875804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.316460                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.614046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2170428     75.47%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59525      2.07%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75856      2.64%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    44773      1.56%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    91808      3.19%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82032      2.85%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    41390      1.44%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65344      2.27%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   244648      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2875804                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       381810                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1475661                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2063136                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         7573                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      13760492                       # number of prefetches that crossed the page
system.cpu.idleCycles                          283571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6372                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   605699                       # Number of branches executed
system.cpu.iew.exec_nop                         12188                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.108599                       # Inst execution rate
system.cpu.iew.exec_refs                       959487                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     464374                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39532                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                503494                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                536                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6201                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               469901                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3557561                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                495113                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11901                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3502481                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    117                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8825                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8910                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9079                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14433                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          291                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        55389                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37589                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2767                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3197841                       # num instructions consuming a value
system.cpu.iew.wb_count                       3487313                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616994                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1973048                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.103798                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3499013                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3969111                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2545705                       # number of integer regfile writes
system.cpu.ipc                               0.896728                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.896728                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               110      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2521107     71.74%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18904      0.54%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   606      0.02%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 632      0.02%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 137      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1993      0.06%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1037      0.03%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1506      0.04%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1611      0.05%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  107      0.00%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  178      0.01%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  164      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 808      0.02%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               498593     14.19%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              466079     13.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3514382                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       49475                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014078                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22927     46.34%     46.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    680      1.37%     47.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.08%     47.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     47.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     47.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  125      0.25%     48.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                78      0.16%     48.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.01%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3956      8.00%     56.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21662     43.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3529679                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9888961                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3456498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3782388                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3544837                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3514382                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 536                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          275028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1009                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            148                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       122466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2875804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.222052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.966512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1797658     62.51%     62.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              236296      8.22%     70.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              209320      7.28%     78.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              206494      7.18%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              169548      5.90%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               88472      3.08%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               88549      3.08%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               47618      1.66%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               31849      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2875804                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.112366                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34068                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              66091                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30815                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38047                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4861                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               503494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              469901                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2432265                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          3159375                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   50640                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1060350                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3321                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5361975                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3582660                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3622878                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    590763                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 100430                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8910                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                135089                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   304066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4048557                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1030052                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24130                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211581                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            533                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35048                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6184469                       # The number of ROB reads
system.cpu.rob.rob_writes                     7144851                       # The number of ROB writes
system.cpu.timesIdled                           26753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31663                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10014                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       154718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       310525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1852                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1852                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       651456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  651456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27364                       # Request fanout histogram
system.membus.reqLayer0.occupancy            30016000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54060250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            130103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       128989                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        129054                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1050                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17220                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       387096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                466331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16514688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2229120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18743808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155701     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    106      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155807                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          320476832                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23000817                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         193581995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                28899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        98915                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128407                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               28899                       # number of overall hits
system.l2.overall_hits::.cpu.data                 593                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        98915                       # number of overall hits
system.l2.overall_hits::total                  128407                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1240                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10180                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1240                       # number of overall misses
system.l2.overall_misses::.cpu.data              8940                       # number of overall misses
system.l2.overall_misses::total                 10180                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    703917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        801440000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    703917000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       801440000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            30139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        98915                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           30139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        98915                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138587                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.937795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.937795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78647.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78737.919463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78726.915521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78647.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78737.919463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78726.915521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85132002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    614515503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    699647505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85132002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    614515503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    699647505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.937795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.937795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68654.840323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68737.752013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68727.652750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68654.840323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68737.752013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68727.652750                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       128884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           128884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       128884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       128884                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8327                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    652318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     652318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78337.756695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78337.756695                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    569047003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    569047003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68337.576918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68337.576918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          28899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        98915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             127814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        30139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        98915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         129054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78647.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78647.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85132002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85132002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68654.840323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68654.840323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     51598500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51598500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.583810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.583810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84173.735726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84173.735726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45468500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45468500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.583810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.583810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74173.735726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74173.735726                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                35                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17185                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17185                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17220                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17220                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.997967                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997967                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17185                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17185                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    420108000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    420108000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.997967                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997967                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24446.203084                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24446.203084                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11330.440921                       # Cycle average of tags in use
system.l2.tags.total_refs                      293233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.706623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6420.478747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       940.839465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3969.122709                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.030282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.086444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208687                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2510740                       # Number of tag accesses
system.l2.tags.data_accesses                  2510740                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          79296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         572160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             651456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        79296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79296                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10179                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50197286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         362198334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             412395620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50197286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50197286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50197286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        362198334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            412395620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000604250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90589750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   50895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               281446000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8899.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27649.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.227883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.129150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.818855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          246     11.39%     11.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1209     56.00%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          200      9.26%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      3.01%     79.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           87      4.03%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      1.02%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.25%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.74%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          287     13.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2159                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 651456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  651456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       412.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    412.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1579590500                       # Total gap between requests
system.mem_ctrls.avgGap                     155181.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       572160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50197285.918033130467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 362198334.226970314980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34135250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247310750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27550.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27663.39                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7332780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3874695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34079220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     124157280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        452064150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        225914400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          847422525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.449642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    582187750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     52520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    944979250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8175300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4318710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            38598840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     124157280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        445244100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          852151830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.443466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    597360500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     52520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    929806500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       397025                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           397025                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       397025                       # number of overall hits
system.cpu.icache.overall_hits::total          397025                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        45856                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          45856                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        45856                       # number of overall misses
system.cpu.icache.overall_misses::total         45856                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    740573000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    740573000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    740573000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    740573000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       442881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       442881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       442881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       442881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.103540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.103540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.103540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.103540                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16149.969470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16149.969470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16149.969470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16149.969470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             74127                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       128989                       # number of writebacks
system.cpu.icache.writebacks::total            128989                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        15717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15717                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        15717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15717                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        30139                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        30139                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        30139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        98915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       129054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    526130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    526130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    526130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1843719026                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2369849526                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.068052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.068052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.068052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.291397                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17456.800159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17456.800159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17456.800159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18639.428054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18363.239621                       # average overall mshr miss latency
system.cpu.icache.replacements                 128989                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       397025                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          397025                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        45856                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         45856                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    740573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    740573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       442881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       442881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.103540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.103540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16149.969470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16149.969470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        30139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        30139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    526130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    526130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.068052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.068052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17456.800159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17456.800159                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        98915                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        98915                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1843719026                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1843719026                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18639.428054                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18639.428054                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.879336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              526078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            129053                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.076449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.346281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    48.533055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.239786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.758329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1014815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1014815                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       862583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           862583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       862636                       # number of overall hits
system.cpu.dcache.overall_hits::total          862636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52674                       # number of overall misses
system.cpu.dcache.overall_misses::total         52674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2878084717                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2878084717                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2878084717                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2878084717                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       915253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       915253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       915310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       915310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057548                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54643.719708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54643.719708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54639.570129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54639.570129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8904                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               527                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.895636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25297                       # number of writebacks
system.cpu.dcache.writebacks::total             25297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25922                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26750                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1424954726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1424954726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1425139226                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1425139226                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029225                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53273.318603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53273.318603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53276.232748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53276.232748                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25729                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       477837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          477837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    176820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    176820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       480728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61162.400553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61162.400553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1845                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1845                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     58432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     58432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55862.332696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55862.332696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384457                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384457                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2003927986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2003927986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60450.316320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60450.316320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    685815495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    685815495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75588.614020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75588.614020                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.070175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.070175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    697336231                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    697336231                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 41934.946840                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 41934.946840                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    680707231                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    680707231                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 40934.946840                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 40934.946840                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016611                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016611                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           968.795208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              889963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26753                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.265914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   968.795208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.946089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.946089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1858531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1858531                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1579687000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1579687000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
