0.7
2020.2
May 22 2024
19:03:11
Y:/C++/Uni-CPU/CPURev2/CPURev2.sim/sim_1/synth/func/xsim/CPU_TB_func_synth.vhd,1723242714,vhdl,Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Testbench.vhd,,,\Setup_auto_us_0_axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0\;\Setup_auto_us_0_axi_register_slice_v2_1_31_axi_register_slice__parameterized0\;\Setup_auto_us_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\;\Setup_auto_us_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized3\;\Setup_auto_us_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized3_0\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_0\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_1\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_2\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_3\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_4\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_5\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_6\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0_7\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_10\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_11\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_12\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_13\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_14\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_15\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_8\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_9\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;\Setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\;s00_couplers_imp_tk11n1;setup;setup_auto_pc_0;setup_auto_pc_0_axi_protocol_converter_v2_1_31_axi_protocol_converter;setup_auto_us_0;setup_auto_us_0_axi_dwidth_converter_v2_1_31_a_upsizer;setup_auto_us_0_axi_dwidth_converter_v2_1_31_axi_upsizer;setup_auto_us_0_axi_dwidth_converter_v2_1_31_r_upsizer;setup_auto_us_0_axi_dwidth_converter_v2_1_31_top;setup_auto_us_0_axi_dwidth_converter_v2_1_31_w_upsizer;setup_auto_us_0_axi_register_slice_v2_1_31_axi_register_slice;setup_auto_us_0_generic_baseblocks_v2_1_2_command_fifo;setup_auto_us_0_generic_baseblocks_v2_1_2_command_fifo_1;setup_axi_interconnect_0_1;setup_axi_master_0_3;setup_axi_master_0_3_axi_master;setup_blk_mem_gen_0_0;setup_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;setup_blk_mem_gen_0_0_blk_mem_gen_mux;setup_blk_mem_gen_0_0_blk_mem_gen_prim_width;setup_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;setup_blk_mem_gen_0_0_blk_mem_gen_top;setup_blk_mem_gen_0_0_blk_mem_gen_v8_4_8;setup_blk_mem_gen_0_0_blk_mem_gen_v8_4_8_synth;setup_cpu_0_2;setup_cpu_0_2_clockdivider;setup_cpu_0_2_cpu;setup_processing_system7_0_0;setup_processing_system7_0_0_processing_system7_v5_5_processing_system7;setup_rst_ps7_0_50m_0;setup_rst_ps7_0_50m_0_cdc_sync;setup_rst_ps7_0_50m_0_cdc_sync_0;setup_rst_ps7_0_50m_0_lpf;setup_rst_ps7_0_50m_0_proc_sys_reset;setup_rst_ps7_0_50m_0_sequence_psr;setup_rst_ps7_0_50m_0_upcnt_n;setup_util_vector_logic_0_0;setup_wrapper,,,,,,,,
Y:/C++/Uni-CPU/CPURev2/CPURev2.sim/sim_1/synth/func/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,,,,,,
Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Testbench.vhd,1722951618,vhdl,,,,cpu_tb,,,,,,,,
