[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: Compile module "work@tb".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
constant                                              10
cont_assign                                            1
delay_control                                          4
design                                                 1
hier_path                                              4
immediate_assert                                       2
initial                                                1
interface_inst                                         1
interface_typespec                                     1
logic_net                                             13
logic_typespec                                         6
module_inst                                            4
operation                                              2
port                                                  19
program                                                1
ref_module                                             6
ref_obj                                               33
ref_typespec                                           7
sys_func_call                                          9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), line:7:33, endln:7:38
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_o), line:7:51, endln:7:56
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
  |vpiPort:
  \_port: (con_i), line:7:33, endln:7:38
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ConnectTB.con_i.con_i), line:7:33, endln:7:38
      |vpiParent:
      \_port: (con_i), line:7:33, endln:7:38
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), line:7:33, endln:7:38
  |vpiPort:
  \_port: (con_o), line:7:51, endln:7:56
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@ConnectTB.con_o.con_o), line:7:51, endln:7:56
      |vpiParent:
      \_port: (con_o), line:7:51, endln:7:56
      |vpiName:con_o
      |vpiFullName:work@ConnectTB.con_o.con_o
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_o), line:7:51, endln:7:56
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.observe), line:1:30, endln:1:37
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@TESTBENCH.drive), line:1:50, endln:1:55
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
  |vpiProcess:
  \_initial: , line:2:3, endln:11:6
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:3:15, endln:3:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5:5, endln:5:61
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:5:14, endln:5:39
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.drive), line:5:46, endln:5:51
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.observe), line:5:53, endln:5:60
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
        |vpiName:$monitor
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:14
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:13, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@TESTBENCH.drive), line:6:5, endln:6:10
          |vpiParent:
          \_assignment: , line:6:5, endln:6:14
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:7
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7:8, endln:7:86
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7
          |vpiExpr:
          \_operation: , line:7:15, endln:7:31
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:7:15, endln:7:20
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:7:24, endln:7:31
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:7:33, endln:7:48
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiArgument:
            \_constant: , line:7:42, endln:7:47
              |vpiParent:
              \_sys_func_call: ($display), line:7:33, endln:7:48
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7:55, endln:7:85
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiArgument:
            \_constant: , line:7:62, endln:7:63
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:7:65, endln:7:84
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:"drive != observe!"
              |vpiSize:136
              |STRING:drive != observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:7
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#5
        |vpiStmt:
        \_assignment: , line:8:8, endln:8:17
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:16, endln:8:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_assignment: , line:8:8, endln:8:17
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:7
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9:8, endln:9:86
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7
          |vpiExpr:
          \_operation: , line:9:15, endln:9:31
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:9:15, endln:9:20
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:9:24, endln:9:31
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
          |vpiStmt:
          \_sys_func_call: ($display), line:9:33, endln:9:48
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiArgument:
            \_constant: , line:9:42, endln:9:47
              |vpiParent:
              \_sys_func_call: ($display), line:9:33, endln:9:48
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9:55, endln:9:85
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiArgument:
            \_constant: , line:9:62, endln:9:63
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:9:65, endln:9:84
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:"drive != observe!"
              |vpiSize:136
              |STRING:drive != observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:10:5, endln:10:9
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9
          |vpiName:$finish
  |vpiPort:
  \_port: (observe), line:1:30, endln:1:37
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@TESTBENCH.observe.observe), line:1:30, endln:1:37
      |vpiParent:
      \_port: (observe), line:1:30, endln:1:37
      |vpiName:observe
      |vpiFullName:work@TESTBENCH.observe.observe
      |vpiActual:
      \_logic_net: (work@TESTBENCH.observe), line:1:30, endln:1:37
  |vpiPort:
  \_port: (drive), line:1:50, endln:1:55
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@TESTBENCH.drive.drive), line:1:50, endln:1:55
      |vpiParent:
      \_port: (drive), line:1:50, endln:1:55
      |vpiName:drive
      |vpiFullName:work@TESTBENCH.drive.drive
      |vpiActual:
      \_logic_net: (work@TESTBENCH.drive), line:1:50, endln:1:55
|uhdmallModules:
\_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:14:24, endln:14:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@SUB.out), line:14:40, endln:14:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiPort:
  \_port: (inp), line:14:24, endln:14:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@SUB.inp.inp), line:14:24, endln:14:27
      |vpiParent:
      \_port: (inp), line:14:24, endln:14:27
      |vpiName:inp
      |vpiFullName:work@SUB.inp.inp
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:14:24, endln:14:27
    |vpiTypedef:
    \_ref_typespec: (work@SUB.inp)
      |vpiParent:
      \_port: (inp), line:14:24, endln:14:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_typespec: , line:14:19, endln:14:23
  |vpiPort:
  \_port: (out), line:14:40, endln:14:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@SUB.out.out), line:14:40, endln:14:43
      |vpiParent:
      \_port: (out), line:14:40, endln:14:43
      |vpiName:out
      |vpiFullName:work@SUB.out.out
      |vpiActual:
      \_logic_net: (work@SUB.out), line:14:40, endln:14:43
    |vpiTypedef:
    \_ref_typespec: (work@SUB.out)
      |vpiParent:
      \_port: (out), line:14:40, endln:14:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_typespec: , line:14:36, endln:14:39
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:19
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:15:16, endln:15:19
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:14:24, endln:14:27
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:15:10, endln:15:13
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@SUB.out), line:14:40, endln:14:43
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.middle1.conntb), line:4:18, endln:4:24
    |vpiParent:
    \_port: , line:4:18, endln:4:24
    |vpiName:conntb
    |vpiFullName:work@dut.middle1.conntb
    |vpiNetType:1
  |vpiPort:
  \_port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i.i), line:2:24, endln:2:25
      |vpiParent:
      \_port: (i), line:2:24, endln:2:25
      |vpiName:i
      |vpiFullName:work@dut.i.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:2:19, endln:2:23
  |vpiPort:
  \_port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o.o), line:2:38, endln:2:39
      |vpiParent:
      \_port: (o), line:2:38, endln:2:39
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:2:34, endln:2:37
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:3:13, endln:3:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_port: (con_i), line:3:20, endln:3:29
      |vpiParent:
      \_ref_module: work@ConnectTB (conntb), line:3:13, endln:3:19
      |vpiName:con_i
      |vpiHighConn:
      \_ref_obj: (work@dut.conntb.con_i.i), line:3:27, endln:3:28
        |vpiParent:
        \_port: (con_i), line:3:20, endln:3:29
        |vpiName:i
        |vpiFullName:work@dut.conntb.con_i.i
        |vpiActual:
        \_logic_net: (work@dut.i), line:2:24, endln:2:25
    |vpiPort:
    \_port: (con_o), line:3:30, endln:3:39
      |vpiParent:
      \_ref_module: work@ConnectTB (conntb), line:3:13, endln:3:19
      |vpiName:con_o
      |vpiHighConn:
      \_ref_obj: (work@dut.conntb.con_o.o), line:3:37, endln:3:38
        |vpiParent:
        \_port: (con_o), line:3:30, endln:3:39
        |vpiName:o
        |vpiFullName:work@dut.conntb.con_o.o
        |vpiActual:
        \_logic_net: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_ref_module: work@middle (middle1), line:4:10, endln:4:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_port: , line:4:18, endln:4:24
      |vpiParent:
      \_ref_module: work@middle (middle1), line:4:10, endln:4:17
      |vpiHighConn:
      \_ref_obj: (work@dut.middle1.conntb), line:4:18, endln:4:24
        |vpiParent:
        \_port: , line:4:18, endln:4:24
        |vpiName:conntb
        |vpiFullName:work@dut.middle1.conntb
        |vpiActual:
        \_logic_net: (work@dut.middle1.conntb), line:4:18, endln:4:24
|uhdmallModules:
\_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.conn), line:10:26, endln:10:30
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:conn
    |vpiFullName:work@middle.conn
  |vpiPort:
  \_port: (conn), line:10:26, endln:10:30
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:conn
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@middle.conn.conn), line:10:26, endln:10:30
      |vpiParent:
      \_port: (conn), line:10:26, endln:10:30
      |vpiName:conn
      |vpiFullName:work@middle.conn.conn
      |vpiActual:
      \_logic_net: (work@middle.conn), line:10:26, endln:10:30
    |vpiTypedef:
    \_ref_typespec: (work@middle.conn)
      |vpiParent:
      \_port: (conn), line:10:26, endln:10:30
      |vpiFullName:work@middle.conn
      |vpiActual:
      \_interface_typespec: (ConnectTB), line:10:16, endln:10:25
  |vpiRefModule:
  \_ref_module: work@SUB (sub1), line:11:7, endln:11:11
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_module_inst: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiPort:
    \_port: (inp), line:11:12, endln:11:28
      |vpiParent:
      \_ref_module: work@SUB (sub1), line:11:7, endln:11:11
      |vpiName:inp
      |vpiHighConn:
      \_hier_path: (conn.con_i), line:11:17, endln:11:27
        |vpiParent:
        \_port: (inp), line:11:12, endln:11:28
        |vpiActual:
        \_ref_obj: (conn), line:11:17, endln:11:21
          |vpiParent:
          \_hier_path: (conn.con_i), line:11:17, endln:11:27
          |vpiName:conn
        |vpiActual:
        \_ref_obj: (work@middle.sub1.inp.con_i), line:11:22, endln:11:27
          |vpiParent:
          \_hier_path: (conn.con_i), line:11:17, endln:11:27
          |vpiName:con_i
          |vpiFullName:work@middle.sub1.inp.con_i
        |vpiName:conn.con_i
    |vpiPort:
    \_port: (out), line:11:29, endln:11:45
      |vpiParent:
      \_ref_module: work@SUB (sub1), line:11:7, endln:11:11
      |vpiName:out
      |vpiHighConn:
      \_hier_path: (conn.con_o), line:11:34, endln:11:44
        |vpiParent:
        \_port: (out), line:11:29, endln:11:45
        |vpiActual:
        \_ref_obj: (conn), line:11:34, endln:11:38
          |vpiParent:
          \_hier_path: (conn.con_o), line:11:34, endln:11:44
          |vpiName:conn
        |vpiActual:
        \_ref_obj: (work@middle.sub1.out.con_o), line:11:39, endln:11:44
          |vpiParent:
          \_hier_path: (conn.con_o), line:11:34, endln:11:44
          |vpiName:con_o
          |vpiFullName:work@middle.sub1.out.con_o
        |vpiName:conn.con_o
|uhdmallModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.i), line:15:8, endln:15:9
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.i)
      |vpiParent:
      \_logic_net: (work@tb.i), line:15:8, endln:15:9
      |vpiFullName:work@tb.i
      |vpiActual:
      \_logic_typespec: , line:15:3, endln:15:7
    |vpiName:i
    |vpiFullName:work@tb.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@tb.o), line:15:10, endln:15:11
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.o)
      |vpiParent:
      \_logic_net: (work@tb.o), line:15:10, endln:15:11
      |vpiFullName:work@tb.o
      |vpiActual:
      \_logic_typespec: , line:15:3, endln:15:7
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@tb.dut1.conntb), line:17:15, endln:17:21
    |vpiParent:
    \_port: , line:17:15, endln:17:21
    |vpiName:conntb
    |vpiFullName:work@tb.dut1.conntb
    |vpiNetType:1
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:16:13, endln:16:19
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_port: (con_i), line:16:20, endln:16:29
      |vpiParent:
      \_ref_module: work@ConnectTB (conntb), line:16:13, endln:16:19
      |vpiName:con_i
      |vpiHighConn:
      \_ref_obj: (work@tb.conntb.con_i.i), line:16:27, endln:16:28
        |vpiParent:
        \_port: (con_i), line:16:20, endln:16:29
        |vpiName:i
        |vpiFullName:work@tb.conntb.con_i.i
        |vpiActual:
        \_logic_net: (work@tb.i), line:15:8, endln:15:9
    |vpiPort:
    \_port: (con_o), line:16:30, endln:16:39
      |vpiParent:
      \_ref_module: work@ConnectTB (conntb), line:16:13, endln:16:19
      |vpiName:con_o
      |vpiHighConn:
      \_ref_obj: (work@tb.conntb.con_o.o), line:16:37, endln:16:38
        |vpiParent:
        \_port: (con_o), line:16:30, endln:16:39
        |vpiName:o
        |vpiFullName:work@tb.conntb.con_o.o
        |vpiActual:
        \_logic_net: (work@tb.o), line:15:10, endln:15:11
  |vpiRefModule:
  \_ref_module: work@middle (dut1), line:17:10, endln:17:14
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:dut1
    |vpiDefName:work@middle
    |vpiActual:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_port: , line:17:15, endln:17:21
      |vpiParent:
      \_ref_module: work@middle (dut1), line:17:10, endln:17:14
      |vpiHighConn:
      \_ref_obj: (work@tb.dut1.conntb), line:17:15, endln:17:21
        |vpiParent:
        \_port: , line:17:15, endln:17:21
        |vpiName:conntb
        |vpiFullName:work@tb.dut1.conntb
        |vpiActual:
        \_logic_net: (work@tb.dut1.conntb), line:17:15, endln:17:21
  |vpiRefModule:
  \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiPort:
    \_port: (observe), line:18:16, endln:18:38
      |vpiParent:
      \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
      |vpiName:observe
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:18:25, endln:18:37
        |vpiParent:
        \_port: (observe), line:18:16, endln:18:38
        |vpiActual:
        \_ref_obj: (conntb), line:18:25, endln:18:31
          |vpiParent:
          \_hier_path: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (work@tb.tb.observe.con_o), line:18:32, endln:18:37
          |vpiParent:
          \_hier_path: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:con_o
          |vpiFullName:work@tb.tb.observe.con_o
        |vpiName:conntb.con_o
    |vpiPort:
    \_port: (drive), line:18:39, endln:18:59
      |vpiParent:
      \_ref_module: work@TESTBENCH (tb), line:18:13, endln:18:15
      |vpiName:drive
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:18:46, endln:18:58
        |vpiParent:
        \_port: (drive), line:18:39, endln:18:59
        |vpiActual:
        \_ref_obj: (conntb), line:18:46, endln:18:52
          |vpiParent:
          \_hier_path: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (work@tb.tb.drive.con_i), line:18:53, endln:18:58
          |vpiParent:
          \_hier_path: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:con_i
          |vpiFullName:work@tb.tb.drive.con_i
        |vpiName:conntb.con_i
\_weaklyReferenced:
\_logic_typespec: , line:14:19, endln:14:23
\_logic_typespec: , line:14:36, endln:14:39
\_logic_typespec: , line:2:19, endln:2:23
\_logic_typespec: , line:2:34, endln:2:37
\_interface_typespec: (ConnectTB), line:10:16, endln:10:25
  |vpiName:ConnectTB
\_logic_typespec: , line:15:3, endln:15:7
\_logic_typespec: , line:15:3, endln:15:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:5:5: Non synthesizable construct, $monitor
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:7:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:8:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:9:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:10:5: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Non synthesizable construct,
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/OneNetInterf/dut.v | ${SURELOG_DIR}/build/regression/OneNetInterf/roundtrip/dut_000.v | 6 | 16 |
[roundtrip]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v  | ${SURELOG_DIR}/build/regression/OneNetInterf/roundtrip/tb_000.v  | 8 | 19 |
============================== End RoundTrip Results ==============================
