Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: keyblock3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keyblock3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keyblock3"
Output Format                      : NGC
Target Device                      : xc6slx100t-2-fgg484

---- Source Options
Top Module Name                    : keyblock3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"coregen" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\byte.vhd" into library work
Parsing package <byte>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\key_p.vhd" into library work
Parsing package <key>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd" into library work
Parsing entity <xor_k>.
Parsing architecture <behav> of entity <xor_k>.
Parsing entity <xor_b>.
Parsing architecture <behav> of entity <xor_b>.
Parsing entity <xor1>.
Parsing architecture <behav> of entity <xor1>.
Parsing entity <xor_iv>.
Parsing architecture <behav> of entity <xor_iv>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\word_p.vhd" into library work
Parsing package <word>.
Parsing package <packet>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\ex_key_p.vhd" into library work
Parsing package <exkey>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\keyblock3.vhd" into library work
Parsing entity <keyblock3>.
Parsing architecture <behav> of entity <keyblock3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <keyblock3> (architecture <behav>) from library <work>.

Elaborating entity <xor_b> (architecture <behav>) from library <work>.

Elaborating entity <xor1> (architecture <behav>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keyblock3>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\keyblock3.vhd".
    Found 1-bit register for signal <first>.
    Found 1-bit register for signal <t_lock>.
    Found 8-bit register for signal <xkey<0><15>>.
    Found 8-bit register for signal <xkey<0><14>>.
    Found 8-bit register for signal <xkey<0><13>>.
    Found 8-bit register for signal <xkey<0><12>>.
    Found 8-bit register for signal <xkey<0><11>>.
    Found 8-bit register for signal <xkey<0><10>>.
    Found 8-bit register for signal <xkey<0><9>>.
    Found 8-bit register for signal <xkey<0><8>>.
    Found 8-bit register for signal <xkey<0><7>>.
    Found 8-bit register for signal <xkey<0><6>>.
    Found 8-bit register for signal <xkey<0><5>>.
    Found 8-bit register for signal <xkey<0><4>>.
    Found 8-bit register for signal <xkey<0><3>>.
    Found 8-bit register for signal <xkey<0><2>>.
    Found 8-bit register for signal <xkey<0><1>>.
    Found 8-bit register for signal <xkey<0><0>>.
    Found 8-bit register for signal <xkey<1><15>>.
    Found 8-bit register for signal <xkey<1><14>>.
    Found 8-bit register for signal <xkey<1><13>>.
    Found 8-bit register for signal <xkey<1><12>>.
    Found 8-bit register for signal <xkey<1><11>>.
    Found 8-bit register for signal <xkey<1><10>>.
    Found 8-bit register for signal <xkey<1><9>>.
    Found 8-bit register for signal <xkey<1><8>>.
    Found 8-bit register for signal <xkey<1><7>>.
    Found 8-bit register for signal <xkey<1><6>>.
    Found 8-bit register for signal <xkey<1><5>>.
    Found 8-bit register for signal <xkey<1><4>>.
    Found 8-bit register for signal <xkey<1><3>>.
    Found 8-bit register for signal <xkey<1><2>>.
    Found 8-bit register for signal <xkey<1><1>>.
    Found 8-bit register for signal <xkey<1><0>>.
    Found 8-bit register for signal <xkey<2><15>>.
    Found 8-bit register for signal <xkey<2><14>>.
    Found 8-bit register for signal <xkey<2><13>>.
    Found 8-bit register for signal <xkey<2><12>>.
    Found 8-bit register for signal <xkey<2><11>>.
    Found 8-bit register for signal <xkey<2><10>>.
    Found 8-bit register for signal <xkey<2><9>>.
    Found 8-bit register for signal <xkey<2><8>>.
    Found 8-bit register for signal <xkey<2><7>>.
    Found 8-bit register for signal <xkey<2><6>>.
    Found 8-bit register for signal <xkey<2><5>>.
    Found 8-bit register for signal <xkey<2><4>>.
    Found 8-bit register for signal <xkey<2><3>>.
    Found 8-bit register for signal <xkey<2><2>>.
    Found 8-bit register for signal <xkey<2><1>>.
    Found 8-bit register for signal <xkey<2><0>>.
    Found 8-bit register for signal <xkey<3><15>>.
    Found 8-bit register for signal <xkey<3><14>>.
    Found 8-bit register for signal <xkey<3><13>>.
    Found 8-bit register for signal <xkey<3><12>>.
    Found 8-bit register for signal <xkey<3><11>>.
    Found 8-bit register for signal <xkey<3><10>>.
    Found 8-bit register for signal <xkey<3><9>>.
    Found 8-bit register for signal <xkey<3><8>>.
    Found 8-bit register for signal <xkey<3><7>>.
    Found 8-bit register for signal <xkey<3><6>>.
    Found 8-bit register for signal <xkey<3><5>>.
    Found 8-bit register for signal <xkey<3><4>>.
    Found 8-bit register for signal <xkey<3><3>>.
    Found 8-bit register for signal <xkey<3><2>>.
    Found 8-bit register for signal <xkey<3><1>>.
    Found 8-bit register for signal <xkey<3><0>>.
    Found 8-bit register for signal <xkey<4><15>>.
    Found 8-bit register for signal <xkey<4><14>>.
    Found 8-bit register for signal <xkey<4><13>>.
    Found 8-bit register for signal <xkey<4><12>>.
    Found 8-bit register for signal <xkey<4><11>>.
    Found 8-bit register for signal <xkey<4><10>>.
    Found 8-bit register for signal <xkey<4><9>>.
    Found 8-bit register for signal <xkey<4><8>>.
    Found 8-bit register for signal <xkey<4><7>>.
    Found 8-bit register for signal <xkey<4><6>>.
    Found 8-bit register for signal <xkey<4><5>>.
    Found 8-bit register for signal <xkey<4><4>>.
    Found 8-bit register for signal <xkey<4><3>>.
    Found 8-bit register for signal <xkey<4><2>>.
    Found 8-bit register for signal <xkey<4><1>>.
    Found 8-bit register for signal <xkey<4><0>>.
    Found 8-bit register for signal <xkey<5><15>>.
    Found 8-bit register for signal <xkey<5><14>>.
    Found 8-bit register for signal <xkey<5><13>>.
    Found 8-bit register for signal <xkey<5><12>>.
    Found 8-bit register for signal <xkey<5><11>>.
    Found 8-bit register for signal <xkey<5><10>>.
    Found 8-bit register for signal <xkey<5><9>>.
    Found 8-bit register for signal <xkey<5><8>>.
    Found 8-bit register for signal <xkey<5><7>>.
    Found 8-bit register for signal <xkey<5><6>>.
    Found 8-bit register for signal <xkey<5><5>>.
    Found 8-bit register for signal <xkey<5><4>>.
    Found 8-bit register for signal <xkey<5><3>>.
    Found 8-bit register for signal <xkey<5><2>>.
    Found 8-bit register for signal <xkey<5><1>>.
    Found 8-bit register for signal <xkey<5><0>>.
    Found 8-bit register for signal <xkey<6><15>>.
    Found 8-bit register for signal <xkey<6><14>>.
    Found 8-bit register for signal <xkey<6><13>>.
    Found 8-bit register for signal <xkey<6><12>>.
    Found 8-bit register for signal <xkey<6><11>>.
    Found 8-bit register for signal <xkey<6><10>>.
    Found 8-bit register for signal <xkey<6><9>>.
    Found 8-bit register for signal <xkey<6><8>>.
    Found 8-bit register for signal <xkey<6><7>>.
    Found 8-bit register for signal <xkey<6><6>>.
    Found 8-bit register for signal <xkey<6><5>>.
    Found 8-bit register for signal <xkey<6><4>>.
    Found 8-bit register for signal <xkey<6><3>>.
    Found 8-bit register for signal <xkey<6><2>>.
    Found 8-bit register for signal <xkey<6><1>>.
    Found 8-bit register for signal <xkey<6><0>>.
    Found 8-bit register for signal <xkey<7><15>>.
    Found 8-bit register for signal <xkey<7><14>>.
    Found 8-bit register for signal <xkey<7><13>>.
    Found 8-bit register for signal <xkey<7><12>>.
    Found 8-bit register for signal <xkey<7><11>>.
    Found 8-bit register for signal <xkey<7><10>>.
    Found 8-bit register for signal <xkey<7><9>>.
    Found 8-bit register for signal <xkey<7><8>>.
    Found 8-bit register for signal <xkey<7><7>>.
    Found 8-bit register for signal <xkey<7><6>>.
    Found 8-bit register for signal <xkey<7><5>>.
    Found 8-bit register for signal <xkey<7><4>>.
    Found 8-bit register for signal <xkey<7><3>>.
    Found 8-bit register for signal <xkey<7><2>>.
    Found 8-bit register for signal <xkey<7><1>>.
    Found 8-bit register for signal <xkey<7><0>>.
    Found 8-bit register for signal <xkey<8><15>>.
    Found 8-bit register for signal <xkey<8><14>>.
    Found 8-bit register for signal <xkey<8><13>>.
    Found 8-bit register for signal <xkey<8><12>>.
    Found 8-bit register for signal <xkey<8><11>>.
    Found 8-bit register for signal <xkey<8><10>>.
    Found 8-bit register for signal <xkey<8><9>>.
    Found 8-bit register for signal <xkey<8><8>>.
    Found 8-bit register for signal <xkey<8><7>>.
    Found 8-bit register for signal <xkey<8><6>>.
    Found 8-bit register for signal <xkey<8><5>>.
    Found 8-bit register for signal <xkey<8><4>>.
    Found 8-bit register for signal <xkey<8><3>>.
    Found 8-bit register for signal <xkey<8><2>>.
    Found 8-bit register for signal <xkey<8><1>>.
    Found 8-bit register for signal <xkey<8><0>>.
    Found 8-bit register for signal <xkey<9><15>>.
    Found 8-bit register for signal <xkey<9><14>>.
    Found 8-bit register for signal <xkey<9><13>>.
    Found 8-bit register for signal <xkey<9><12>>.
    Found 8-bit register for signal <xkey<9><11>>.
    Found 8-bit register for signal <xkey<9><10>>.
    Found 8-bit register for signal <xkey<9><9>>.
    Found 8-bit register for signal <xkey<9><8>>.
    Found 8-bit register for signal <xkey<9><7>>.
    Found 8-bit register for signal <xkey<9><6>>.
    Found 8-bit register for signal <xkey<9><5>>.
    Found 8-bit register for signal <xkey<9><4>>.
    Found 8-bit register for signal <xkey<9><3>>.
    Found 8-bit register for signal <xkey<9><2>>.
    Found 8-bit register for signal <xkey<9><1>>.
    Found 8-bit register for signal <xkey<9><0>>.
    Found 8-bit register for signal <xkey<10><15>>.
    Found 8-bit register for signal <xkey<10><14>>.
    Found 8-bit register for signal <xkey<10><13>>.
    Found 8-bit register for signal <xkey<10><12>>.
    Found 8-bit register for signal <xkey<10><11>>.
    Found 8-bit register for signal <xkey<10><10>>.
    Found 8-bit register for signal <xkey<10><9>>.
    Found 8-bit register for signal <xkey<10><8>>.
    Found 8-bit register for signal <xkey<10><7>>.
    Found 8-bit register for signal <xkey<10><6>>.
    Found 8-bit register for signal <xkey<10><5>>.
    Found 8-bit register for signal <xkey<10><4>>.
    Found 8-bit register for signal <xkey<10><3>>.
    Found 8-bit register for signal <xkey<10><2>>.
    Found 8-bit register for signal <xkey<10><1>>.
    Found 8-bit register for signal <xkey<10><0>>.
    Found 8-bit register for signal <temp>.
    Found 8-bit adder for signal <temp[7]_GND_8_o_add_75_OUT> created at line 1241.
    Found 4-bit subtractor for signal <x<3:0>> created at line 38.
    Found 4-bit subtractor for signal <y> created at line 39.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_37_OUT<3:0>> created at line 69.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_55_OUT<3:0>> created at line 70.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_73_OUT<3:0>> created at line 71.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_3_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_4_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_5_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_6_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_7_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_8_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_9_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_10_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_11_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_12_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_13_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_14_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_15_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_16_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_17_OUT> created at line 68.
    Found 8-bit 11-to-1 multiplexer for signal <y[3]_X_8_o_wide_mux_18_OUT> created at line 68.
    Found 8-bit 16-to-1 multiplexer for signal <tmp3> created at line 68.
    Found 8-bit 16-to-1 multiplexer for signal <tmp2> created at line 69.
    Found 8-bit 16-to-1 multiplexer for signal <tmp1> created at line 70.
    Found 8-bit 16-to-1 multiplexer for signal <tmp0> created at line 71.
    Found 8-bit comparator greater for signal <count[7]_PWR_8_o_LessThan_75_o> created at line 84
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 1418 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 1302 Multiplexer(s).
Unit <keyblock3> synthesized.

Synthesizing Unit <xor_b>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd".
    Summary:
	no macro.
Unit <xor_b> synthesized.

Synthesizing Unit <xor1>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd".
    Summary:
	no macro.
Unit <xor1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 5
 8-bit adder                                           : 1
# Registers                                            : 179
 1-bit register                                        : 2
 8-bit register                                        : 177
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1302
 8-bit 11-to-1 multiplexer                             : 16
 8-bit 16-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 1282

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 5
 8-bit adder                                           : 1
# Registers                                            : 1418
 Flip-Flops                                            : 1418
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1302
 8-bit 11-to-1 multiplexer                             : 16
 8-bit 16-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 1282

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <temp_0> has a constant value of 0 in block <keyblock3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <temp_1> has a constant value of 0 in block <keyblock3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <keyblock3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keyblock3, actual ratio is 4.
FlipFlop temp_2 has been replicated 7 time(s)
FlipFlop temp_3 has been replicated 1 time(s)
FlipFlop temp_4 has been replicated 13 time(s)
FlipFlop temp_5 has been replicated 27 time(s)
FlipFlop temp_6 has been replicated 26 time(s)
FlipFlop temp_7 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1493
 Flip-Flops                                            : 1493

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : keyblock3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2048
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 75
#      LUT4                        : 446
#      LUT5                        : 592
#      LUT6                        : 732
#      MUXF7                       : 193
# FlipFlops/Latches                : 1493
#      FD                          : 2
#      FDE                         : 1491
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2988
#      IBUF                        : 1571
#      OBUF                        : 1417

Device utilization summary:
---------------------------

Selected Device : 6slx100tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1365  out of  126576     1%  
 Number of Slice LUTs:                 1854  out of  63288     2%  
    Number used as Logic:              1854  out of  63288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1907
   Number with an unused Flip Flop:     542  out of   1907    28%  
   Number with an unused LUT:            53  out of   1907     2%  
   Number of fully used LUT-FF pairs:  1312  out of   1907    68%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                        2989
 Number of bonded IOBs:                2989  out of    296   1009% (*) 
    IOB Flip Flops/Latches:             128

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1493  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.019ns (Maximum Frequency: 142.470MHz)
   Minimum input arrival time before clock: 7.683ns
   Maximum output required time after clock: 5.989ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.019ns (frequency: 142.470MHz)
  Total number of paths / destination ports: 59734 / 2728
-------------------------------------------------------------------------
Delay:               7.019ns (Levels of Logic = 5)
  Source:            temp_5_1 (FF)
  Destination:       xkey<2>_15_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp_5_1 to xkey<2>_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.949  temp_5_1 (temp_5_1)
     LUT2:I0->O           17   0.250   1.208  Msub_y_xor<1>11_1 (Msub_y_xor<1>11)
     MUXF7:S->O            1   0.185   0.682  Mmux_tmp3_3_f7_6_SW0 (N526)
     LUT5:I4->O           13   0.254   1.206  Mmux_tmp3_3_f7_6 (Mmux_tmp3_3_f77)
     LUT4:I2->O           16   0.250   1.182  U0/U7/output1 (tmpo3<7>)
     LUT5:I4->O            1   0.254   0.000  Mmux_count[7]_GND_8_o_wide_mux_111_OUT81 (count[7]_GND_8_o_wide_mux_111_OUT<7>)
     FDE:D                     0.074          xkey<2>_15_7
    ----------------------------------------
    Total                      7.019ns (1.792ns logic, 5.227ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46823 / 2984
-------------------------------------------------------------------------
Offset:              7.683ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       xkey<2>_9_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to xkey<2>_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.116  reset_IBUF (reset_IBUF)
     LUT2:I0->O            8   0.250   1.374  reset_reset_i_OR_2_o1 (reset_reset_i_OR_2_o)
     LUT6:I1->O           16   0.254   1.290  _n8261_inv2_1 (_n8261_inv21)
     LUT6:I4->O           32   0.250   1.519  _n11194_inv1 (_n11194_inv)
     FDE:CE                    0.302          xkey<2>_9_0
    ----------------------------------------
    Total                      7.683ns (2.384ns logic, 5.299ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1415 / 1415
-------------------------------------------------------------------------
Offset:              5.989ns (Levels of Logic = 1)
  Source:            temp_3 (FF)
  Destination:       c<3> (PAD)
  Source Clock:      clk rising

  Data Path: temp_3 to c<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            844   0.525   2.552  temp_3 (temp_3)
     OBUF:I->O                 2.912          c_3_OBUF (c<3>)
    ----------------------------------------
    Total                      5.989ns (3.437ns logic, 2.552ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.019|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 117.00 secs
Total CPU time to Xst completion: 116.88 secs
 
--> 

Total memory usage is 330172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

