/*
 * SAMSUNG EXYNOS9945 SoC device tree source
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * SAMSUNG EXYNOS9945 SoC device nodes are listed in this file.
 * EXYNOS based board files can include this file and provide
 * values for board specfic bindings.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/s5e9945.h>
#include <dt-bindings/clock/s5e9945.h>
#include <dt-bindings/soc/samsung/s5e9945-devfreq.h>
#include <dt-bindings/display/exynos-display.h>
#include "s5e9945-pinctrl.dtsi"
#include "s5e9945-display-timing.dtsi"

/ {
	aliases {
		dsimfc0 = &dma_dsimfc_0;
		dsimfc1 = &dma_dsimfc_1;
		dsimfc2 = &dma_dsimfc_2;
		drmdsim0 = &drmdsim_0;
		drmdp = &drmdp;
		drmdecon0 = &drmdecon0;
	};

	drmdpp0: drmdpp@19900000 {	/* L0 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19900000 0x1000>,	/* DPU_DMA */
		      <0x0 0x19930000 0x1000>,	/* DPP */
		      <0x0 0x19950000 0x1000>,	/* SRAMCON */
		      <0x0 0x19920000 0x500>,	/* vOTF_DPUF0 */
		      <0x0 0x19940000 0x4000>,  /* SCL_COEF */
		      <0x0 0x19960000 0x1000>,  /* HDR_COMM */
		      <0x0 0x19970000 0x1000>,  /* HDR_CUSTOM */
		      <0x0 0x1993F000 0x1000>,  /* DPP_DEBUG */
		      <0x0 0x1990E000 0x800>;   /* SFR_DMA */
		reg-names = "dma", "dpp", "sramc", "votf",
			    "scl_coef", "hdr_comm", "hdr_custom", "dpp_debug", "sfr_dma";

		/* DPU_DMA IRQ, DPP IRQ, SFR_DMA IRQ */
		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		/* vOTF_MSCL(for vOTF sysmmu) */
		samsung,iommu-identity-map = <0x0 0x27870000 0x10000>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>; /* AXI port number */

		/* 1: scale X, 2: 1/2x scale down, 4: 1/4x scale down */
		scale_down = <1>;
		/* 1: scale X, 2: 2x scale up, 4: 4x scale up */
		scale_up = <1>;

		dpp,id = <0>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;

		//dpp,rsc_check;
		rsc_sajc = <1>;
		rsc_sbwc = <2>;
		rsc_rot = <1>;
		rsc_scl = <2>;
		rsc_itp_csc = <4>;
		rsc_sramc = <2>;
		rsc_sram_w = <1024>;
		rsc_sram = <42>;

		dpp,enable-dma-write-mode;
	};

	drmdpp1: drmdpp@19901000 {	/* L1 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19901000 0x1000>,
		      <0x0 0x19931000 0x1000>,
		      <0x0 0x19951000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19961000 0x1000>,
		      <0x0 0x19971000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L1 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <1>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp2: drmdpp@19902000 {	/* L2 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19902000 0x1000>,
		      <0x0 0x19932000 0x1000>,
		      <0x0 0x19952000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19962000 0x1000>,
		      <0x0 0x19972000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L2 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <2>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp3: drmdpp@19903000 {	/* L3 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19903000 0x1000>,
		      <0x0 0x19933000 0x1000>,
		      <0x0 0x19953000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19963000 0x1000>,
		      <0x0 0x19973000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L3 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <3>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp4: drmdpp@19904000 {	/* L4 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19904000 0x1000>,
		      <0x0 0x19934000 0x1000>,
		      <0x0 0x19954000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19964000 0x1000>,
		      <0x0 0x19974000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L4 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <4>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp5: drmdpp@19905000 {	/* L5 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19905000 0x1000>,
		      <0x0 0x19935000 0x1000>,
		      <0x0 0x19955000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19965000 0x1000>,
		      <0x0 0x19975000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L5 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <5>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp6: drmdpp@19906000 {	/* L6 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19906000 0x1000>,
		      <0x0 0x19936000 0x1000>,
		      <0x0 0x19956000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19966000 0x1000>,
		      <0x0 0x19976000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L6 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <6>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp7: drmdpp@19907000 {	/* L7 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19907000 0x1000>,
		      <0x0 0x19937000 0x1000>,
		      <0x0 0x19957000 0x1000>,
		      <0x0 0x19920000 0x500>,
		      <0x0 0x19940000 0x4000>,
		      <0x0 0x19967000 0x1000>,
		      <0x0 0x19977000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_L7 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <7>;
		dpuf,id = <0>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp8: drmdpp@19B00000 {	/* L8 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B00000 0x1000>,
		      <0x0 0x19B30000 0x1000>,
		      <0x0 0x19B50000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B60000 0x1000>,
		      <0x0 0x19B70000 0x1000>,  /* HDR_CUSTOM */
		      <0x0 0x1993F000 0x1000>,
		      <0x0 0x19B0E000 0x800>;
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef",
			"hdr_comm", "hdr_custom", "dpp_debug", "sfr_dma";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L8 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <8>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp9: drmdpp@19B01000 {	/* L9 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B01000 0x1000>,
		      <0x0 0x19B31000 0x1000>,
		      <0x0 0x19B51000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B61000 0x1000>,
		      <0x0 0x19B71000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L9 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <9>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp10: drmdpp@19B02000 {	/* L10 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B02000 0x1000>,
		      <0x0 0x19B32000 0x1000>,
		      <0x0 0x19B52000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B62000 0x1000>,
		      <0x0 0x19B72000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L10 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <10>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp11: drmdpp@19B03000 {	/* L11 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B03000 0x1000>,
		      <0x0 0x19B33000 0x1000>,
		      <0x0 0x19B53000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B63000 0x1000>,
		      <0x0 0x19B73000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L11 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <1>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <11>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp12: drmdpp@19B04000 {	/* L12 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B04000 0x1000>,
		      <0x0 0x19B34000 0x1000>,
		      <0x0 0x19B54000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B64000 0x1000>,
		      <0x0 0x19B74000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L12 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <12>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp13: drmdpp@19B05000 {	/* L13 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B05000 0x1000>,
		      <0x0 0x19B35000 0x1000>,
		      <0x0 0x19B55000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B65000 0x1000>,
		      <0x0 0x19B75000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L13 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <13>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp14: drmdpp@19B06000 {	/* L14 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B06000 0x1000>,
		      <0x0 0x19B36000 0x1000>,
		      <0x0 0x19B56000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B66000 0x1000>,
		      <0x0 0x19B76000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L14 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_IDMA |
			DPP_ATTR_DPP | DPP_ATTR_SRAMC | DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <1>;
		scale_up = <1>;

		dpp,id = <14>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_gf_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp15: drmdpp@19B07000 {	/* L15 */
		compatible = "samsung,exynos-dpp";
		reg = <0x0 0x19B07000 0x1000>,
		      <0x0 0x19B37000 0x1000>,
		      <0x0 0x19B57000 0x1000>,
		      <0x0 0x19B20000 0x500>,
		      <0x0 0x19B40000 0x4000>,
		      <0x0 0x19B67000 0x1000>,
		      <0x0 0x19B77000 0x1000>;  /* HDR_CUSTOM */
		reg-names = "dma", "dpp", "sramc", "votf", "scl_coef", "hdr_comm", "hdr_custom";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_L15 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		reset-hdr,hdr_custom = <0x0 0x0>;

		attr = <(DPP_ATTR_SAJC | DPP_ATTR_FLIP | DPP_ATTR_ROT |
			DPP_ATTR_CSC | DPP_ATTR_SCALE |	DPP_ATTR_SBWC |
			DPP_ATTR_IDMA |	DPP_ATTR_DPP | DPP_ATTR_SRAMC |
			DPP_ATTR_HDR_COMM |
			DPP_ATTR_WCG | DPP_ATTR_HDR | DPP_ATTR_HDR10_PLUS)>;
		port = <0>;
		scale_down = <4>;
		scale_up = <8>;

		dpp,id = <15>;
		dpuf,id = <1>;
		dpp,formats = <&dpp_vg_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp16: drmdpp@19908000 {
		compatible = "samsung,exynos-writeback";
		reg = <0x0 0x19908000 0x1000>,
			  <0x0 0x19938000 0x1000>,
			  <0x0 0x19920000 0x10000>;
		reg-names = "dma", "dpp", "votf";

		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_WB0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		/* vOTF_MFC(for vOTF sysmmu) */
		samsung,iommu-identity-map = <0x0 0x1E070000 0x10000>;

		attr = <(DPP_ATTR_CSC | DPP_ATTR_ODMA | DPP_ATTR_DPP)>;
		port = <1>;
		scale_down = <1>;
		scale_up = <1>;

		votf_o,enabled;
		votf_o,mfc_base = <0x1E070000>;

		dpp,id = <16>;
		dpuf,id = <0>;
		dpp,formats = <&writeback_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	drmdpp17: drmdpp@19B08000 {
		compatible = "samsung,exynos-writeback";
		reg = <0x0 0x19B08000 0x1000>,
			  <0x0 0x19B38000 0x1000>;
		reg-names = "dma", "dpp";

		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_WB0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dma";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		attr = <(DPP_ATTR_CSC | DPP_ATTR_ODMA | DPP_ATTR_DPP)>;
		port = <0>;
		scale_down = <1>;
		scale_up = <1>;

		votf_o,enabled;
		votf_o,mfc_base = <0x1E070000>;

		dpp,id = <17>;
		dpuf,id = <1>;
		dpp,formats = <&writeback_formats>;
		dpp,restriction = <&dpp_restriction>;
	};

	dma_dsimfc_0: fcmd@1990A000 {	/* DPUF0_DSIMFC_L0 */
		compatible = "samsung,exynos-dsimfc";
		/* DPU_DMA */
		reg = <0x0 0x1990A000 0x1000>;
		/* DPU_DMA IRQ */
		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_DSIMFC0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dsimfc";
		port = <0>; /* AXI port number */
	};

	dma_dsimfc_1: fcmd@1990B000 {	/* DPUF0_DSIMFC_L1 */
		compatible = "samsung,exynos-dsimfc";
		/* DPU_DMA */
		reg = <0x0 0x1990B000 0x1000>;
		/* DPU_DMA IRQ */
		interrupts = <GIC_SPI INTREQ__DPUF0_DMA_DSIMFC1 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dsimfc";
		port = <1>; /* AXI port number */
	};

	dma_dsimfc_2: fcmd@19B0A000 {	/* DPUF1_DSIMFC_L2 */
		compatible = "samsung,exynos-dsimfc";
		/* DPU_DMA */
		reg = <0x0 0x19B0A000 0x1000>;
		/* DPU_DMA IRQ */
		interrupts = <GIC_SPI INTREQ__DPUF1_DMA_DSIMFC2 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dsimfc";
		port = <0>; /* AXI port number */
	};

	disp_ss: disp_ss@19020000 {
		compatible = "samsung,exynos9-disp_ss";
		reg = <0x0 0x19021000 0x10>;
		reg-names = "sys";
	};

	mipi_phy_dsim0_m4m4: dphy_m4m4_dsim0@15860000 {
		compatible = "samsung,mipi-phy-m4m4-top";
		samsung,pmu-syscon = <&pmu_system_controller>;
		isolation = <0x0608>;	/* offset is changed on 9945 */
		owner = <0>; /* 0: DSI_0 1: DSI_1 */
		#phy-cells = <1>;
	};

	drmdsim_0: drmdsim@190B0000 {
		compatible = "samsung,exynos-dsim";
		reg = <0x0 0x190B0000 0x300>,	/* DSIM0 */
		      <0x0 0x190E0100 0x700>,	/* DCPHY_M4M4_TOP */
		      <0x0 0x190E0000 0x100>;	/* DCPHY_M4M4_COMMON */
		reg-names = "dsi", "dphy", "dphy-extra";

		dsim,id = <0>;

		interrupts = <GIC_SPI INTREQ__DPUB_DSIM0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dsim";

		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;

		phys = <&mipi_phy_dsim0_m4m4 0>;
		phy-names = "dsim_dphy";

		dsim_mode = <&dsim_modes>;

		clock-names = "oscclk_dsim";
		clocks = <&clock DOUT_DIV_CLK_DPUB_OSCCLK_DSIM>;

		frequency-hopping;
		wide-frequency-hopping;
		pll-sleep = <DPHY_SLEEP_CTRL_LINK>;

		#address-cells = <1>;
		#size-cells = <0>;
	};

	drmdp: drmdp@17880000 {
		compatible = "samsung,exynos-dp";
		/* IP resources(address, irq, sysmmu, power, secure, clock) */
		reg = <0x0 0x17880000 0x5DA8>,
			<0x0 0x178D0000 0x250>,
			<0x0 0x178E0000 0xFC>;
		reg-names = "dp_link", "usbdpphy_ctrl", "usbdpphy_tca_ctrl";

		interrupts = <GIC_SPI INTREQ__DP_LINK IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dp";

		power-domains = <&pd_hsi0>;
		/* clock */
		clock-names = "aclk", "dposc_clk";
		clocks = <&clock UMUX_CLKCMU_DPUB_NOC>, <&clock UMUX_CLKCMU_HSI0_DPOSC>;
	};

	drmdecon0: drmdecon@19100000 {
		compatible = "samsung,exynos-decon";
		reg = <0x0 0x19100000 0xFFFF>,	/* DECON0_MAIN */
		      <0x0 0x19110000 0xFFFF>,	/* DECON_WIN */
		      <0x0 0x19120000 0xFFFF>,	/* DECON_SUB */
		      <0x0 0x19130000 0xFFFF>,	/* DECON0_WINCON */
		      <0x0 0x19958000 0x1000>,	/* SRAMC0_D0 - DPUF0 */
		      <0x0 0x19B58000 0x1000>,	/* SRAMC1_D0 - DPUF1 */
		      <0x0 0x1990E000 0x1000>,  /* DQE EDMA*/
		      <0x0 0x19170000 0xFFFF>;	/* DQE */
		reg-names = "main", "win", "sub", "wincon", "sramc_d",
			    "sramc1_d", "edma", "dqe";

		decon,id = <0>;

		interrupts = <GIC_SPI INTREQ__DPUB_DECON0_FRAME_START
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON0_FRAME_DONE
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON0_EXTRA
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUF0_DMA_CGCTRL0
				IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI INTREQ__DPUF0_SRAMCON_D0
				IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI INTREQ__DPUF1_SRAMCON_D0
				IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "frame_start", "frame_done", "extra",
				  "edma", "sramc_d", "sramc1_d";

		dpuf,pd-names = "pd_dpuf0", "pd_dpuf1";
		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		/* To use secure buffer address range. If you not set this, */
		/* normal buffer is transfered on DRM scenario */
		samsung,tzmp;

		/* devfreq index */
		samsung,devfreq-idx = <DEVFREQ_MIF DEVFREQ_INT DEVFREQ_DISP>;

		/* clock */
		//clock-names = "aclk";
		//clocks = <&clock UMUX_CLKCMU_DPUB_NOC>;

		/* pinctrl */
		pinctrl-names = "hw_te_on", "hw_te_off";
		pinctrl-0 = <&decon_0_te_on>;
		pinctrl-1 = <&decon_0_te_off>;

		max_win = <16>;
		/* 0: video mode, 1: MIPI command mode 2: DP command mode */
		op_mode = <1>;
		trig_mode = <0>;   /* 0: hw trigger, 1: sw trigger */
		out_type = <0x1>; /* BIT0:DSI0, BIT1:DSI1, BIT4:DP0, BIT5:DP1 */

		/* 0: from DDI0, 1: from DDI1, 2: from DDI2 3: not receive TE */
		te_from = <0>;

		/* command mode svsync time (usec) */
		svsync_time_us = <1000>;
		svsync_on_fps = <120>;

		/* BTS */
		ppc = <2>;			/* pixel per clock */
		ppc_rotator = <8>;		/* rotator ppc */
		ppc_scaler = <4>;		/* scaler ppc */
		ppc_scaler_comp = <310>;	/* compressed + scaler, multipled by 100 */
		delay_comp = <4>;		/* line delay for sajc or sbwc : DMA */
		delay_scaler = <3>;		/* line delay for scaler : DPP */
		inner_width = <32>;		/* internal processing width */
		inner_util = <70>;		/* internal processing utill */
		vote-overlap-bw;

		/* bus info */
		bus_width = <32>;		/* 32-Byte : 256-bit bus */
		rot_util = <60>;		/* MIF_UTIL(65%) - 5%: UTIL gets worse at rotation */

		/* dpu dvfs */
		dfs_lv = <800000 663000 533000 468000 400000 332000 267000 200000 89000>;

		/* Urgent */
		rd_en = <0>; /* defaultly disable */
		rd_hi_thres = <0x800>;
		rd_lo_thres = <0x400>;
		rd_wait_cycle = <0x10>;
		wr_en = <0>; /* defaultly disable */
		wr_hi_thres = <0x0>;
		wr_lo_thres = <0x0>;

		/* DTA */
		dta_en = <0>; /* defaultly disable */
		dta_hi_thres = <0x7FC>;	/* recommended value on basis of 8K OF */
		dta_lo_thres = <0x400>;	/* recommended value on basis of 8K OF */

		/* DQE */
		dqe_preset_cnt = <0>;
		/*
		* <colormode(2Byte)|renderIntent(2Byte) x 4> for 1 preset
		* 0xFFFFFFFF: not set, 0xFFFF for CM or RI: select all
		* ex) 0xFFFF0006: all CM / 6 RI, 0x0001FFFF: 1 CM / all RI
		*/
		dqe_preset = 	<>;

		/* EINT for TE */
		gpios = <&gpg2 0 0xf>;

		dpps = <&drmdpp0 &drmdpp1 &drmdpp2 &drmdpp3 &drmdpp4 &drmdpp5
			&drmdpp6 &drmdpp7 &drmdpp8 &drmdpp9 &drmdpp10
			&drmdpp11 &drmdpp12 &drmdpp13 &drmdpp14	&drmdpp15>;

		/*
		 * connector type that can be connected to the DECON. please
		 * refer to enum exynos_drm_output_type in exynos_drm_drv.h
		 *
		 * DSI0(0x1), DSI1(0x2), VIDI(0x8)
		 */
		connector = <0x1 0x2 0x8>;

		hibernation;
		partial-update;

		#address-cells = <2>;
		#size-cells = <1>;
		ranges;

		/* sw te pending register */
		te_eint {
			/* NWEINT_GPG2_PEND */
			reg = <0x0 0x11030A10 0x4>;
		};
	};

	drmdecon1: drmdecon@19101000 {
		compatible = "samsung,exynos-decon";
		reg = <0x0 0x19101000 0xFFFF>,	/* DECON0_MAIN */
		      <0x0 0x19110000 0xFFFF>,	/* DECON_WIN */
		      <0x0 0x19120000 0xFFFF>,	/* DECON_SUB */
		      <0x0 0x19140000 0xFFFF>,	/* DECON0_WINCON */
		      <0x0 0x19959000 0x1000>,	/* SRAMC0_D1 - DPUF0 */
		      <0x0 0x19B59000 0x1000>;	/* SRAMC1_D1 - DPUF1 */
		reg-names = "main", "win", "sub", "wincon", "sramc_d", "sramc1_d";

		decon,id = <1>;

		interrupts = <GIC_SPI INTREQ__DPUB_DECON1_FRAME_START
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON1_FRAME_DONE
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON1_EXTRA
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUF0_SRAMCON_D1
				IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI INTREQ__DPUF1_SRAMCON_D1
				IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "frame_start", "frame_done", "extra",
				  "sramc_d", "sramc1_d";

		dpuf,pd-names = "pd_dpuf0", "pd_dpuf1";
		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		samsung,tzmp;

		/* devfreq index */
		samsung,devfreq-idx = <DEVFREQ_MIF DEVFREQ_INT DEVFREQ_DISP>;

		/* clock */
		//clock-names = "aclk";
		//clocks = <&clock UMUX_CLKCMU_DPUB_NOC>;

		max_win = <16>;
		op_mode = <1>;
		trig_mode = <1>;	/* 0: hw trigger, 1: sw trigger */
		out_type = <0x100>;	/* BIT8: WB */

		te_from = <0>;

		/* BTS */ /* TODO: check olympus */
		ppc = <2>;		/* pixel per clock */
		ppc_rotator = <8>;		/* rotator ppc */
		ppc_scaler = <4>;		/* scaler ppc */
		delay_comp = <4>;		/* line delay for sajc or sbwc : DMA */
		delay_scaler = <3>;		/* line delay for scaler : DPP */
		inner_width = <32>;		/* internal processing width */
		inner_util = <70>;		/* internal processing utill */
		vote-overlap-bw;

		/* bus info */
		bus_width = <32>;		/* 32-Byte : 256-bit bus */
		rot_util = <60>;		/* MIF_UTIL(65%) - 5%: UTIL gets worse at rotation */

		/* dpu dvfs */
		dfs_lv = <800000 663000 533000 468000 400000 332000 267000 200000 89000>;

		dpps = <&drmdpp0 &drmdpp1 &drmdpp2 &drmdpp3 &drmdpp4 &drmdpp5
			&drmdpp6 &drmdpp7 &drmdpp8 &drmdpp9 &drmdpp10
			&drmdpp11 &drmdpp12 &drmdpp13 &drmdpp14	&drmdpp15>;
		connector = <0x8>;
	};

	drmdecon2: drmdecon@19102000 {
		compatible = "samsung,exynos-decon";
		reg = <0x0 0x19102000 0xFFFF>,
		      <0x0 0x19110000 0xFFFF>,
		      <0x0 0x19120000 0xFFFF>,
		      <0x0 0x19150000 0xFFFF>,
		      <0x0 0x1995A000 0x1000>,	/* SRAMC0_D2 - DPUF0 */
		      <0x0 0x19B5A000 0x1000>;	/* SRAMC1_D2 - DPUF1 */
		reg-names = "main", "win", "sub", "wincon", "sramc_d", "sramc1_d";

		decon,id = <2>;

		interrupts = <GIC_SPI INTREQ__DPUB_DECON2_FRAME_START
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON2_FRAME_DONE
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON2_EXTRA
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUF0_SRAMCON_D2
				IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI INTREQ__DPUF1_SRAMCON_D2
				IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "frame_start", "frame_done", "extra",
				  "sramc_d", "sramc1_d";

		dpuf,pd-names = "pd_dpuf0", "pd_dpuf1";
		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		samsung,tzmp;

		/* devfreq index */
		samsung,devfreq-idx = <DEVFREQ_MIF DEVFREQ_INT DEVFREQ_DISP>;

		/* clock */
		//clock-names = "aclk";
		//clocks = <&clock UMUX_CLKCMU_DPUB_NOC>;

		max_win = <16>;
		op_mode = <0>;
		trig_mode = <0>;        /* 0: hw trigger, 1: sw trigger */
		out_type = <0x10>;/* BIT0:DSI0, BIT1:DSI1, BIT4:DP0, BIT5:DP1 */

		te_from = <0>;

		ppc = <2>;			/* pixel per clock */
		ppc_rotator = <8>;		/* rotator ppc */
		ppc_scaler = <4>;		/* scaler ppc */
		delay_comp = <4>;		/* line delay for sajc or sbwc : DMA */
		delay_scaler = <3>;		/* line delay for scaler : DPP */
		inner_width = <32>;		/* internal processing width */
		inner_util = <70>;		/* internal processing utill */
		vote-overlap-bw;

		/* bus info */
		bus_width = <32>;		/* 32-Byte : 256-bit bus */
		rot_util = <60>;		/* MIF_UTIL(65%) - 5%: UTIL gets worse at rotation */

		/* dpu dvfs */
		dfs_lv = <800000 663000 533000 468000 400000 332000 267000 200000 89000>;

		dpps = <&drmdpp0 &drmdpp1 &drmdpp2 &drmdpp3 &drmdpp4 &drmdpp5
			&drmdpp6 &drmdpp7 &drmdpp8 &drmdpp9 &drmdpp10
			&drmdpp11 &drmdpp12 &drmdpp13 &drmdpp14	&drmdpp15>;
		/* TODO: FIX for DP */
		connector = <0x10>;
	};

	drmdecon3: drmdecon@19103000 {
		compatible = "samsung,exynos-decon";
		reg = <0x0 0x19103000 0xFFFF>,
		      <0x0 0x19110000 0xFFFF>,
		      <0x0 0x19120000 0xFFFF>,
		      <0x0 0x19160000 0xFFFF>,
		      <0x0 0x1995B000 0x1000>,	/* DPUF0_SRAMC_D3 */
		      <0x0 0x19B5B000 0x1000>;	/* DPUF1_SRAMC_D3 */
		reg-names = "main", "win", "sub", "wincon", "sramc_d", "sramc1_d";

		decon,id = <3>;

		/* interrupt num : FRAME_START, FRMAE_DONE, EXTRA */
		interrupts = <GIC_SPI INTREQ__DPUB_DECON3_FRAME_START
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON3_FRAME_DONE
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUB_DECON3_EXTRA
				IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI INTREQ__DPUF0_SRAMCON_D3
				IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI INTREQ__DPUF1_SRAMCON_D3
				IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "frame_start", "frame_done", "extra",
				  "sramc_d", "sramc1_d";

		dpuf,pd-names = "pd_dpuf0", "pd_dpuf1";
		iommus = <&sysmmu_dpuf_s0>;
		samsung,iommu-group = <&iommu_group_dpu>;
		samsung,tzmp;

		/* devfreq index */
		samsung,devfreq-idx = <DEVFREQ_MIF DEVFREQ_INT DEVFREQ_DISP>;

		/* clock */
		//clock-names = "aclk";
		//clocks = <&clock UMUX_CLKCMU_DPUB_NOC>;

		max_win = <16>;
		op_mode = <0>;
		trig_mode = <0>;        /* 0: hw trigger, 1: sw trigger */
		out_type = <0x10>;/* BIT0:DSI0, BIT1:DSI1, BIT4:DP0, BIT5:DP1 */

		te_from = <0>;

		ppc = <2>;			/* pixel per clock */
		ppc_rotator = <8>;		/* rotator ppc */
		ppc_scaler = <4>;		/* scaler ppc */
		delay_comp = <4>;		/* line delay for sajc or sbwc : DMA */
		delay_scaler = <3>;		/* line delay for scaler : DPP */
		inner_width = <32>;		/* internal processing width */
		inner_util = <70>;		/* internal processing utill */
		vote-overlap-bw;

		/* bus info */
		bus_width = <32>;		/* 32-Byte : 256-bit bus */
		rot_util = <60>;		/* MIF_UTIL(65%) - 5%: UTIL gets worse at rotation */

		/* dpu dvfs */
		dfs_lv = <800000 663000 533000 468000 400000 332000 267000 200000 89000>;

		dpps = <&drmdpp0 &drmdpp1 &drmdpp2 &drmdpp3 &drmdpp4 &drmdpp5
			&drmdpp6 &drmdpp7 &drmdpp8 &drmdpp9 &drmdpp10
			&drmdpp11 &drmdpp12 &drmdpp13 &drmdpp14	&drmdpp15>;
		/* TODO: FIX for DP */
		connector = <0x100>;
	};

	dpp_restriction: dpp_restiction {
		src_f_w = <16 65534 1>; /* min, max, align */
		src_f_h = <8 8190 1>;
		src_w = <16 4096 1>;
		src_h = <8 4320 1>;
		src_x_align = <1>;
		src_y_align = <1>;

		src_rgb_comp_f_w = <256 16128 256>;
		src_rgb_comp_f_h = <128 8064 128>;
		src_rgb_comp_w = <16 4096 1>;
		src_rgb_comp_h = <8 4320 1>;

		dst_f_w = <16 8190 1>;
		dst_f_h = <8 4320 1>;
		dst_w = <16 4096 1>;
		dst_h = <8 4320 1>;
		dst_x_align = <1>;
		dst_y_align = <1>;

		blk_w = <4 4096 1>;
		blk_h = <4 4320 1>;
		blk_x_align = <1>;
		blk_y_align = <1>;

		src_w_rot_max = <8192>;
		src_h_rot_max = <2168>;
	};

	dpp_gf_formats: dpp_gf_formats {
		formats = <
			DRM_FORMAT_ARGB8888
			DRM_FORMAT_ABGR8888
			DRM_FORMAT_RGBA8888
			DRM_FORMAT_BGRA8888
			DRM_FORMAT_XRGB8888
			DRM_FORMAT_XBGR8888
			DRM_FORMAT_RGBX8888
			DRM_FORMAT_BGRX8888
			DRM_FORMAT_RGB565
			DRM_FORMAT_BGR565
			DRM_FORMAT_ARGB2101010
			DRM_FORMAT_ABGR2101010
			DRM_FORMAT_RGBA1010102
			DRM_FORMAT_BGRA1010102
			DRM_FORMAT_ARGB16161616F
			DRM_FORMAT_ABGR16161616F
		>;
	};

	dpp_vg_formats: dpp_vg_formats {
		formats = <
			DRM_FORMAT_ARGB8888
			DRM_FORMAT_ABGR8888
			DRM_FORMAT_RGBA8888
			DRM_FORMAT_BGRA8888
			DRM_FORMAT_XRGB8888
			DRM_FORMAT_XBGR8888
			DRM_FORMAT_RGBX8888
			DRM_FORMAT_BGRX8888
			DRM_FORMAT_RGB565
			DRM_FORMAT_BGR565
			DRM_FORMAT_ARGB2101010
			DRM_FORMAT_ABGR2101010
			DRM_FORMAT_RGBA1010102
			DRM_FORMAT_BGRA1010102
			DRM_FORMAT_ARGB16161616F
			DRM_FORMAT_ABGR16161616F
			DRM_FORMAT_NV12
			DRM_FORMAT_NV21
			DRM_FORMAT_P010
		>;
	};

	writeback_formats: writeback_formats {
		formats = <
			DRM_FORMAT_ABGR8888
			DRM_FORMAT_NV12
			DRM_FORMAT_P010
		>;
	};

	rcd_formats: rcd_formats {
		formats = <
			DRM_FORMAT_C8
			DRM_FORMAT_RGB888
		>;
	};
};
