# RISC-V Pipelined Processor (RV32I, Model FWD_AT)

5-stage pipelined RV32I core for the Terasic DE10-Standard. The design implements the Forwarding + Always-Taken (BTB-based) model from `04_doc/specification.md`, exposes commit/debug signals, and includes a BCD stopwatch demo plus ISA test programs.

**Status**: âœ… **40/40 ISA Tests PASS** - Fully functional with misaligned memory access support, complete hazard detection, and server-compatible interface.

---

## ğŸ¯ Project Overview

Key traits of the current architecture:
- **Pipeline**: IF/ID/EX/MEM/WB with EXâ†’MEM and MEMâ†’WB forwarding; 1-cycle load-use stall and 2-cycle load-to-jump/branch stalls.
- **Branch prediction**: Small BTB drives an always-taken-on-hit policy (Model FWD_AT, `o_model_id = 4'd2`); mispredicts flush and redirect in ID.
- **Misaligned Memory Access**: Automatic handling of misaligned word/halfword loads and stores using 2-cycle state machine with pipeline stall.
- **Hazard Detection**: Full implementation including Load-to-Jump hazards (loads in EX or MEM stages detected when branch/jump is in ID).
- **Memory map**: 32 KiB DMEM at `0x0000_0000`â€“`0x0000_7FFF`, IMEM separate 64 KiB, memory-mapped LEDs/HEX/LCD at `0x1000_xxxx`, switches at `0x1001_xxxx`.
- **Peripherals**: Active-low 7-seg outputs, LEDR/LEDG, LCD, switches; halt on store to `0xFFFF_FFFC`.
- **Demo/Tests**: ISA test images (`isa_4b.hex`, `isa_1b.hex`) - all 40 tests pass, stopwatch demos (fast and hardware-timed variants).

---

## ğŸ“ Project Structure

```
riscv/
â”œâ”€â”€ 00_src/               # RTL
â”‚   â”œâ”€â”€ pipelined.sv      # Top-level core (Model FWD_AT, commit/debug ports)
â”‚   â”œâ”€â”€ wrapper.sv        # Board wrapper/helper
â”‚   â”œâ”€â”€ stage_if/id/ex/mem.sv, stage_ex.sv  # Pipeline stages
â”‚   â”œâ”€â”€ if_id_reg.sv, id_ex_reg.sv, ex_mem_reg.sv, mem_wb_reg.sv
â”‚   â”œâ”€â”€ hazard_unit.sv, forwarding_unit.sv  # Hazard + forwarding
â”‚   â”œâ”€â”€ control_unit.sv, imm_gen.sv, alu.sv, brc.sv, regfile.sv
â”‚   â”œâ”€â”€ i_mem.sv, dmem.sv, lsu.sv           # Memories + LSU
â”‚   â”œâ”€â”€ input_mux.sv, output_mux.sv, input_buffer.sv, output_buffer.sv
â”‚   â””â”€â”€ clock_10M.sv, misc helpers (mux2_1.sv, FA_32bit.sv)
â”œâ”€â”€ 01_bench/             # Testbenches (ISA tests)
â”‚   â”œâ”€â”€ tbench.sv         # Main testbench with server-compatible interface
â”‚   â”œâ”€â”€ driver.sv         # I/O switch driver
â”‚   â”œâ”€â”€ scoreboard.sv     # Collects PASS/FAIL and IPC/mispredict stats
â”‚   â””â”€â”€ tlib.svh          # Task library
â”œâ”€â”€ 02_test/              # Program images
â”‚   â”œâ”€â”€ isa_4b.hex        # ISA test suite (40 tests, 4-byte word format)
â”‚   â”œâ”€â”€ isa_1b.hex        # ISA test suite (byte format)
â”‚   â”œâ”€â”€ isa_4b.asm, isa_1b.asm  # Disassembled test code
â”‚   â””â”€â”€ stopwatch_fast.hex, stopwatch_hardware.hex  # Demo programs
â”œâ”€â”€ 03_sim/               # Icarus Verilog simulation
â”‚   â”œâ”€â”€ flist             # File list for compilation
â”‚   â””â”€â”€ makefile          # Build and run targets
â”œâ”€â”€ 04_doc/               # Specs and constraints
â”‚   â”œâ”€â”€ specification.md  # Pipeline model + top-level contract
â”‚   â”œâ”€â”€ de10_pin_assign.qsf, DE2_pin_assignments.csv
â”‚   â””â”€â”€ timing_constraints.sdc
â””â”€â”€ README.md             # This file
```

---

## ğŸš€ Quick Start

Run ISA tests (all 40 tests):
```bash
cd 03_sim
make clean
make              # Runs simulation, scoreboard prints PASS/FAIL and stats
```

**Expected Output:**
```
add......PASS
addi.....PASS
sub......PASS
...
malgn....PASS
iosw.....PASS

=================== Result ===================
Total Clock Cycles Executed = 6617
Total Instructions Executed = 4826
Total Branch Instructions   = 1602
Total Branch Mispredictions = 46

----------------------------------------------
Instruction Per Cycle (IPC) = 0.73
Branch Misprediction Rate   = 2.87 %

END of ISA tests
```

---

## ğŸ—ï¸ Core Architecture

- **Stages**: IF (BTB lookup + PC select), ID (decode, imm_gen, branch compare, predictor resolution), EX (ALU + branch target calc), MEM (LSU with misaligned access state machine, DMEM/I/O decode, byte enables), WB (load sign/zero-extend, writeback).
- **Hazards/Forwarding**: EX/MEM and MEM/WB forwarding for ALU and branch operands; 1-cycle stall on load-use; 2-cycle stall for load-to-jump/branch hazards; pipeline stall during second cycle of misaligned memory access.
- **Misaligned Memory Access**: Two-cycle state machine in LSU handles misaligned loads/stores by splitting into two aligned accesses with byte masking and reconstruction.
- **Branching**: BTB hit predicts taken; miss predicts sequential. ID resolves and signals mispredict flush; BTB updates on each valid branch/jump.
- **Halt**: Store to `0xFFFF_FFFC` flushes and freezes the pipeline (`o_halt` high).
- **Instrumentation**: `o_pc_frontend` (IF PC), `o_pc_debug` (WB PC), `o_insn_vld`, `o_ctrl` (branch/jump commit), `o_mispred`, `o_model_id=4'd2`.

### Top-Level Ports (`pipelined`)
```systemverilog
module pipelined (
    input  logic        i_clk,
    input  logic        i_reset,
    input  logic [31:0] i_io_sw,
    output logic [31:0] o_io_ledr,
    output logic [31:0] o_io_ledg,
    output logic [6:0]  o_io_hex0, o_io_hex1, o_io_hex2, o_io_hex3,
    output logic [6:0]  o_io_hex4, o_io_hex5, o_io_hex6, o_io_hex7,
    output logic [31:0] o_io_lcd,
    output logic [31:0] o_pc_frontend,
    output logic [31:0] o_pc_debug,       // WB stage PC for debugging
    output logic        o_insn_vld,
    output logic        o_ctrl,
    output logic        o_mispred,
    output logic        o_halt,
    output logic [3:0]  o_model_id
);
```

### Memory Map

| Region        | Address Range             | Description                 |
|---------------|---------------------------|-----------------------------|
| RAM           | 0x0000_0000â€“0x0000_FFFF   | 64 KiB DMEM / IMEM preload |
| LEDR          | 0x1000_0000â€“0x1000_0FFF   | Red LEDs                   |
| LEDG          | 0x1000_1000â€“0x1000_1FFF   | Green LEDs                 |
| HEX0â€“HEX3     | 0x1000_2000â€“0x1000_2FFF   | 7-seg lower digits         |
| HEX4â€“HEX7     | 0x1000_3000â€“0x1000_3FFF   | 7-seg upper digits         |
| LCD           | 0x1000_4000â€“0x1000_4FFF   | LCD register               |
| Switches      | 0x1001_0000â€“0x1001_0FFF   | Switch input               |

---

## ğŸ”§ Program Images

- **ISA**: `isa_4b.hex` (current IMEM load, 32-bit word format), `isa_1b.hex` (byte format, 4x larger but same content).
- **Stopwatch (fast)**: `stopwatch_fast.hex` â€” quick sim version.
- **Stopwatch (hardware)**: `stopwatch_hardware.hex` â€” real-time delay for FPGA.
- **Memory Initialization**: Both IMEM and DMEM are initialized to prevent X-propagation:
  - IMEM: Initialized to `32'h00000013` (NOP/addi x0, x0, 0) before loading hex file
  - DMEM: Initialized to `32'h00000000` (zeros)

To swap IMEM contents, change the `$readmemh` path in `00_src/i_mem.sv` and rerun simulation/synthesis.

---

## ğŸ› ï¸ Build & Modify

Prereqs: `iverilog`, `vvp`, optional RISC-V binutils for assembling new programs.

Simulation workflow:
```bash
cd 03_sim
make clean
make              # Runs all 40 ISA tests
```

To test with different IMEM contents, change the `$readmemh` path in `00_src/i_mem.sv` and rerun simulation.

---

## ğŸ› Debugging Tips

- Monitor `o_pc_frontend`, `o_pc_debug`, `o_insn_vld`, `o_ctrl`, `o_mispred`, `o_halt` in waveforms to track pipeline behavior.
- Branch behavior: `stage_if.sv` (BTB/predict) and `stage_id.sv` (resolution/flush).
- Data hazards: `hazard_unit.sv` and `forwarding_unit.sv`.
- LSU/IO path: `stage_mem.sv` with misaligned access state machine in `lsu.sv`.
- Memory initialization: Both `i_mem.sv` and `dmem.sv` initialize to prevent X-propagation.

## ğŸ”¬ Recent Improvements (Milestone-3 Compliance)

### X-Termination Implementation (Section 6.8.3)
**Problem**: Processor was corrupting when fetching from uninitialized memory beyond loaded hex file range, causing X-propagation through pipeline.

**Solution**:
1. **control_unit.sv**: Added X-detection using XOR reduction (`^i_instr === 1'bx`) and valid opcode checking against RV32I base instruction set. Invalid instructions set `o_insn_vld=0`.
2. **stage_id.sv**: Modified to set `o_ctrl_kill = !o_ctrl_valid` and gate `o_redirect_valid` with `o_ctrl_valid`, ensuring invalid instructions become bubbles without triggering redirects.
3. **Memory Initialization**: Both `i_mem.sv` and `dmem.sv` initialize all array elements before loading hex files to prevent X injection.

**Result**: Pipeline remains healthy when executing beyond hex file bounds. Invalid instructions become bubbles, PC continues incrementing by +4, no X-propagation.

### Load-to-Jump Hazard Detection
**Problem**: When a load instruction is followed by a branch/jump that uses the loaded value, the processor could mispredict due to stale data (load data not available until after MEM stage).

**Verification**: 
- `hazard_unit.sv` already correctly implements detection for both:
  - Load in ID/EX stage (1-cycle stall)
  - Load in EX/MEM stage when branch/jump is in ID (additional 1-cycle stall)
- Debug output confirms proper 2-cycle stall pattern when `lw x1, 0(x2)` is followed by `jalr x0, x1, 0`

**Result**: All load-to-jump hazards correctly detected and handled.

## âœ… Verification Results

All 40 ISA tests pass with 100% success rate:

**Test Categories:**
- **ALU Operations**: add, addi, sub, and, andi, or, ori, xor, xori, sll, slli, srl, srli, sra, srai, slt, slti, sltu, sltiu
- **Load/Store**: lb, lh, lw, lbu, lhu, sb, sh, sw, malgn (misaligned access)
- **Branches**: beq, bne, blt, bge, bltu, bgeu
- **Jumps**: jal, jalr
- **Upper Immediate**: lui, auipc
- **I/O**: iosw (switch/LED I/O test)

**Performance Metrics:**
- Total Clock Cycles: 6617
- Total Instructions: 4826
- Branch Instructions: 1602
- Branch Mispredictions: 46
- **IPC**: 0.73
- **Branch Misprediction Rate**: 2.87%

---

## ğŸ“š Documentation

- `04_doc/specification.md` â€” authoritative pipeline model and port contract
- `04_doc/de10_pin_assign.qsf`, `04_doc/timing_constraints.sdc` â€” board constraints
- `milestone-2.md` â€” development notes and implementation details

---

**Project Status**: Production-ready RV32I pipelined processor with full ISA support including misaligned memory access. Run `cd 03_sim && make` to verify all 40 tests locally.
