{"titles": ["Finn: A framework for fast, scalable binarized neural network inference", "Achieving 10Gbps line-rate key-value stores with FPGAs", "A low-latency library in FPGA hardware for high-frequency trading (HFT)", "OSNT: Open source network tester", "Syq: Learning symmetric quantization for efficient deep neural networks", "A flexible hash table design for 10gbps key-value stores on fpgas", "Scalable 10Gbps TCP/IP stack architecture for reconfigurable hardware", "Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded fpgas", "FINN-", "Scaling binarized neural networks on reconfigurable logic", "Dataflow architectures for 10gbps line-rate key-value-stores", "Horizontal drill pipe racker and delivery system", "On how to improve fpga-based systems design productivity via sdaccel", "FINN-L: Library extensions and design trade-off analysis for variable precision LSTM networks on FPGAs", "Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL", "Scaling out to a single-node 80Gbps memcached server with 40terabytes of memory", "A hash table for line-rate data processing", "FPGA research design platform fuels network advances", "Inference of quantized neural networks on heterogeneous all-programmable devices", "Designing scalable FPGA architectures using high-level synthesis", "Memory arrangement for implementation of high-throughput key-value stores", "High-level synthesis case study: Implementation of a memcached server", "Reconfigurable future for HPC", "Implementation of a scalable real time canny edge detector on programmable SOC", "Compressing low precision deep neural networks using sparsity-induced regularization in ternary networks", "Scaling neural network performance through customized hardware architectures on reconfigurable logic", "Architecture for an open source network tester", "Accuracy to throughput trade-offs for reduced precision neural networks on reconfigurable logic", "Towards exascale computing with heterogeneous architectures", "Circuits for and methods of controlling the operation of a hybrid memory system", "Method of and device for processing data using a pipeline of processing blocks", "Virtualization of programmable integrated circuits", "Memory interface circuit", "Customizing low-precision deep neural networks for FPGAs", "Databases on Future Hardware", "QuTiBench: Benchmarking neural networks on heterogeneous hardware", "Efficient error-tolerant quantized neural network accelerators", "Processing variable size fields of the packets of a communication protocol", "Real-time machine learning based fiber-induced nonlinearity compensation in energy-efficient coherent optical networks", "Design of a flexible high-speed FPGA-based flow monitor for next generation networks", "Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring", "Architectural comparison of instruments for transaction level monitoring of FPGA-based packet processing systems", "A Networked Frame Buffer with Window Management Support", "High-Throughput DNN Inference with LogicNets", "DarwiNN: efficient distributed neuroevolution under communication constraints", "LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications", "Evolutionary Bin Packing for Memory-Efficient Dataflow Inference Acceleration on FPGA", "LPAC: A Low-Precision Accelerator for CNN on FPGAs", "Evaluation of Optimized CNNs on FPGA and non-FPGA based Accelerators using a Novel Benchmarking Approach", "Circuits for and methods of merging streams of data to generate sorted output data", "Pipelined database processing circuit and method", "AXI-CAPI adapter", "Data-flow architecture for a TCP offload engine", "System and method for implementing neural networks in integrated circuits", "Binary neural networks on progammable integrated circuits", "5.2 Tradeoffs in Energy Efficient Data Management", "3.11 Adaptive FPGA-based Database Accelerators\u2013Achievements, Possibilities, and Challenges", "Dagstuhl Reports, Vol. 7, Issue 3 ISSN 2192-5283", "FINN: A Framework for Fast, Scalable Binarized Neural Network Inference", "Reconfigurable architectures workshop (RAW)", "Automated instrumentation of FPGA-based systems for system-level transaction monitoring", "The Switcherland Distributed Computing System", "El Mrabti, Amin, 63 Etsion, Yoav, 250 Evripidou, Paraskevas, 152 Fakhraie, Sied Mehdi, 273 Falcao, Gabriel, 349", "Jason Agron, Intel Jason Anderson, University of Toronto David Andrews, University of Arkansas Kubilay Atasu, IBM", "Message from the Workshop Chairs", "Organization Committee", "Workshop Chair", "A C++ Library for Rapid Exploration of Binary Neural Networks on Reconfigurable Logic"], "ids": ["9baf717b-8ba6-4c8e-8030-96f000af1fe5", "d2a0cc7b-247a-468d-8cf8-409f24755c9f", "0f40fdc2-9fd2-4c24-b189-8ec8fe4f41b0", "e92c1283-a2a8-4fd0-af66-5a622afc8626", "a59cf12c-a347-42e5-8261-efed697caec2", "d7fc4963-537a-479e-8b8b-ab9d0dc83c68", "e6515236-b5bc-45f4-a02d-c20e4e07eeb8", "c614daf0-987f-4258-b475-56774594be98", "805bcbee-d400-4b1c-be0d-dbd78de97294", "bbe134a9-0b31-418f-91a0-5e8f6871e40e", "77cc2e75-d087-4fce-843c-0ba814669d1e", "8e584f1b-5347-40f1-8c0c-8f484a4dff25", "87d7ff56-cb5e-47c1-9d8c-3623fb1e58cd", "0076d591-d993-456a-b6c8-b801097d46d4", "d2a1f917-344f-41f4-9e6f-6569fb567e77", "c26b0d65-744b-42d5-917d-7d72529179c8", "c6860208-0abc-4520-ad23-d22c4b904f8e", "b2601342-e1f4-4fa3-ae4a-71431979747d", "48f1aabe-3924-4c7d-a7a2-7b17d07fb7dc", "e69ffa3b-b38c-4f3e-9e0b-98601eada69c", "70e3b917-1205-4786-8934-300c70fd6411", "1055f8f8-09be-4aee-ab35-d0d59a17208c", "b4d7fc28-d285-42a7-9078-5bdf9d9cec10", "37211374-331b-46ea-aa4f-e155179e405f", "0b9aeed1-b586-45e7-8da3-c4df28750ffe", "9baf717b-8ba6-4c8e-8030-96f000af1fe5", "d0937e02-202c-4a61-bb8e-b2fcc6ef265f", "a3350065-073e-4808-b081-74652cc6c478", "15cd0548-7a3e-4ea5-bfc9-9ba9a0cdc73a", "0eebbf1c-c6ba-4c2d-88db-c29b84a19e72"]}