[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1704 ]
[d frameptr 6 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.36\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.36\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"16 C:\Users\Tom\MPLABXProjects\Test.X\main.c
[v _main main `(v  1 e 1 0 ]
"56 C:\Users\Tom\MPLABXProjects\Test.X\mcc_generated_files/eusart.c
[v _EUSART_Initialize EUSART_Initialize `(v  1 e 1 0 ]
"91
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
"78 C:\Users\Tom\MPLABXProjects\Test.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"51 C:\Users\Tom\MPLABXProjects\Test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
[s S126 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
"533 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic16f1704.h
[s S135 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCPIF 1 0 :1:2 
]
[u S138 . 1 `S126 1 . 1 0 `S135 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES138  1 e 1 @17 ]
"993
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"1037
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
[s S27 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
"1279
[s S34 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S41 . 1 `S27 1 . 1 0 `S34 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES41  1 e 1 @149 ]
"1452
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @152 ]
"1509
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"1580
[v _OSCSTAT OSCSTAT `VEuc  1 e 1 @154 ]
"1882
[v _LATA LATA `VEuc  1 e 1 @268 ]
"1926
[v _LATC LATC `VEuc  1 e 1 @270 ]
"2642
[v _ANSELA ANSELA `VEuc  1 e 1 @396 ]
"2686
[v _ANSELC ANSELC `VEuc  1 e 1 @398 ]
"2917
[v _RC1REG RC1REG `VEuc  1 e 1 @409 ]
"2970
[v _TX1REG TX1REG `VEuc  1 e 1 @410 ]
"3029
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @411 ]
"3098
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @412 ]
"3151
[v _RC1STA RC1STA `VEuc  1 e 1 @413 ]
[s S154 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3177
[u S163 . 1 `S154 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES163  1 e 1 @413 ]
"3330
[v _TX1STA TX1STA `VEuc  1 e 1 @414 ]
"3509
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @415 ]
"3754
[v _WPUA WPUA `VEuc  1 e 1 @524 ]
"3803
[v _WPUC WPUC `VEuc  1 e 1 @526 ]
"7811
[v _PPSLOCK PPSLOCK `VEuc  1 e 1 @3599 ]
[s S61 . 1 `uc 1 PPSLOCKED 1 0 :1:0 
]
"7821
[u S63 . 1 `S61 1 . 1 0 ]
[v _PPSLOCKbits PPSLOCKbits `VES63  1 e 1 @3599 ]
[s S68 . 1 `uc 1 RXPPS 1 0 :5:0 
]
"8030
[u S70 . 1 `S68 1 . 1 0 ]
[v _RXPPSbits RXPPSbits `VES70  1 e 1 @3620 ]
[s S75 . 1 `uc 1 RC4PPS 1 0 :5:0 
]
"8315
[u S77 . 1 `S75 1 . 1 0 ]
[v _RC4PPSbits RC4PPSbits `VES77  1 e 1 @3748 ]
"12157
[v _GIE GIE `VEb  1 e 0 @95 ]
"12295
[v _LATC1 LATC1 `VEb  1 e 0 @2161 ]
"16 C:\Users\Tom\MPLABXProjects\Test.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"31
} 0
"91 C:\Users\Tom\MPLABXProjects\Test.X\mcc_generated_files/eusart.c
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
{
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 0 ]
"96
} 0
