#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_000002e186ef7740 .scope module, "mux2" "mux2" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
o000002e186f7dda8 .functor BUFZ 1, C4<z>; HiZ drive
v000002e186ed6d00_0 .net "c", 0 0, o000002e186f7dda8;  0 drivers
o000002e186f7ddd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002e186ed6da0_0 .net "e0", 7 0, o000002e186f7ddd8;  0 drivers
o000002e186f7de08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002e186ed7200_0 .net "e1", 7 0, o000002e186f7de08;  0 drivers
v000002e186ed7c00_0 .var "out", 7 0;
E_000002e186ef2d20 .event anyedge, v000002e186ed6d00_0, v000002e186ed7200_0, v000002e186ed6da0_0;
S_000002e186ee4440 .scope module, "test" "test" 3 1;
 .timescale 0 0;
L_000002e186ef9a10 .functor BUFZ 8, v000002e186fd97e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002e186ef8b30 .functor BUFZ 8, v000002e186fda820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e186fdc290_0 .var "add_test_failed", 0 0;
v000002e186fdc330_0 .var "and_test_failed", 0 0;
v000002e186fdcbf0_0 .var "clk", 0 0;
v000002e186fdbbb0_0 .var "inc_test_failed", 0 0;
v000002e186fdc3d0_0 .var "mov_test_failed", 0 0;
v000002e186fdc970_0 .var "not_test_failed", 0 0;
v000002e186fdc5b0_0 .var "or_test_failed", 0 0;
v000002e186fdc650_0 .net "regA_out", 7 0, L_000002e186ef9a10;  1 drivers
v000002e186fdc6f0_0 .net "regB_out", 7 0, L_000002e186ef8b30;  1 drivers
v000002e186fdb390_0 .var "reg_mov_test_failed", 0 0;
v000002e186fdc830_0 .var "shl_test_failed", 0 0;
v000002e186fdcf10_0 .var "shr_test_failed", 0 0;
v000002e186fdbb10_0 .var "sub_test_failed", 0 0;
v000002e186fdb570_0 .var "xor_test_failed", 0 0;
S_000002e186f76cb0 .scope module, "Comp" "computer" 3 21, 4 4 0, S_000002e186ee4440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
L_000002e186fdd0c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e186fd92e0_0 .net/2u *"_ivl_12", 1 0, L_000002e186fdd0c8;  1 drivers
v000002e186fdaa00_0 .net *"_ivl_14", 0 0, L_000002e186fdcc90;  1 drivers
L_000002e186fdd110 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002e186fd9d80_0 .net/2u *"_ivl_16", 1 0, L_000002e186fdd110;  1 drivers
v000002e186fdaaa0_0 .net *"_ivl_18", 0 0, L_000002e186fdb1b0;  1 drivers
v000002e186fda320_0 .net *"_ivl_20", 7 0, L_000002e186fdcd30;  1 drivers
v000002e186fd9100_0 .net *"_ivl_22", 7 0, L_000002e186fdcdd0;  1 drivers
L_000002e186fdd2c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002e186fd9880_0 .net/2u *"_ivl_26", 1 0, L_000002e186fdd2c0;  1 drivers
v000002e186fd99c0_0 .net *"_ivl_28", 0 0, L_000002e187025a90;  1 drivers
L_000002e186fdd308 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002e186fd9e20_0 .net/2u *"_ivl_30", 1 0, L_000002e186fdd308;  1 drivers
v000002e186fda640_0 .net *"_ivl_32", 0 0, L_000002e187026210;  1 drivers
v000002e186fdab40_0 .net *"_ivl_34", 7 0, L_000002e187025590;  1 drivers
L_000002e186fdd080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e186fd9c40_0 .net/2u *"_ivl_6", 1 0, L_000002e186fdd080;  1 drivers
v000002e186fd9a60_0 .net *"_ivl_8", 0 0, L_000002e186fdb2f0;  1 drivers
v000002e186fd9ec0_0 .net "alu_a", 7 0, L_000002e186fdb750;  1 drivers
v000002e186fd9f60_0 .net "alu_b", 7 0, L_000002e186fdb930;  1 drivers
v000002e186fda460_0 .net "alu_out", 7 0, v000002e186ed6080_0;  1 drivers
v000002e186fda5a0_0 .net "alu_s", 2 0, v000002e186ed7700_0;  1 drivers
v000002e186fdac80_0 .net "c", 0 0, v000002e186fda3c0_0;  1 drivers
v000002e186fdad20_0 .net "c_in", 0 0, L_000002e186ef8900;  1 drivers
v000002e186fdadc0_0 .net "clk", 0 0, v000002e186fdcbf0_0;  1 drivers
v000002e186fdae60_0 .net "data_out", 7 0, L_000002e186ef8270;  1 drivers
v000002e186fdb6b0_0 .net "dst_sel", 1 0, v000002e186ed77a0_0;  1 drivers
v000002e186fdbe30_0 .net "im_out", 14 0, L_000002e186ef8820;  1 drivers
v000002e186fdba70_0 .net "literal", 7 0, L_000002e186fdca10;  1 drivers
v000002e186fdbcf0_0 .net "loadA", 0 0, v000002e186ed6f80_0;  1 drivers
v000002e186fdbd90_0 .net "loadB", 0 0, v000002e186ed7840_0;  1 drivers
v000002e186fdc510_0 .net "mem_write", 0 0, v000002e186ed64e0_0;  1 drivers
v000002e186fdb430_0 .net "n", 0 0, v000002e186fd9740_0;  1 drivers
v000002e186fdb070_0 .net "n_in", 0 0, L_000002e186fdb250;  1 drivers
v000002e186fdbed0_0 .net "opcode", 6 0, L_000002e186fdb610;  1 drivers
v000002e186fdc1f0_0 .net "pc_load", 0 0, v000002e186ed7020_0;  1 drivers
v000002e186fdcb50_0 .net "pc_out", 6 0, v000002e186fd9ce0_0;  1 drivers
v000002e186fdb890_0 .net "regA_out", 7 0, v000002e186fd97e0_0;  1 drivers
v000002e186fdbf70_0 .net "regB_out", 7 0, v000002e186fda820_0;  1 drivers
v000002e186fdc010_0 .net "src_sel", 1 0, v000002e186ed5fe0_0;  1 drivers
v000002e186fdc790_0 .net "use_lit", 0 0, v000002e186ed7a20_0;  1 drivers
v000002e186fdb7f0_0 .net "v", 0 0, v000002e186fd9b00_0;  1 drivers
v000002e186fdb9d0_0 .net "v_in", 0 0, L_000002e187026170;  1 drivers
v000002e186fdcab0_0 .net "wb_data", 7 0, L_000002e1870260d0;  1 drivers
v000002e186fdc0b0_0 .net "wb_sel", 1 0, v000002e186ed7b60_0;  1 drivers
v000002e186fdc470_0 .net "z", 0 0, v000002e186fda140_0;  1 drivers
v000002e186fdc150_0 .net "z_in", 0 0, L_000002e186fdbc50;  1 drivers
L_000002e186fdc8d0 .part L_000002e186ef8820, 0, 7;
L_000002e186fdb610 .part L_000002e186ef8820, 8, 7;
L_000002e186fdca10 .part L_000002e186ef8820, 0, 8;
L_000002e186fdb2f0 .cmp/eq 2, v000002e186ed77a0_0, L_000002e186fdd080;
L_000002e186fdb750 .functor MUXZ 8, v000002e186fda820_0, v000002e186fd97e0_0, L_000002e186fdb2f0, C4<>;
L_000002e186fdcc90 .cmp/eq 2, v000002e186ed5fe0_0, L_000002e186fdd0c8;
L_000002e186fdb1b0 .cmp/eq 2, v000002e186ed5fe0_0, L_000002e186fdd110;
L_000002e186fdcd30 .functor MUXZ 8, L_000002e186ef8270, v000002e186fd97e0_0, L_000002e186fdb1b0, C4<>;
L_000002e186fdcdd0 .functor MUXZ 8, L_000002e186fdcd30, v000002e186fda820_0, L_000002e186fdcc90, C4<>;
L_000002e186fdb930 .functor MUXZ 8, L_000002e186fdcdd0, L_000002e186fdca10, v000002e186ed7a20_0, C4<>;
L_000002e187025a90 .cmp/eq 2, v000002e186ed7b60_0, L_000002e186fdd2c0;
L_000002e187026210 .cmp/eq 2, v000002e186ed7b60_0, L_000002e186fdd308;
L_000002e187025590 .functor MUXZ 8, v000002e186ed6080_0, L_000002e186ef8270, L_000002e187026210, C4<>;
L_000002e1870260d0 .functor MUXZ 8, L_000002e187025590, L_000002e186fdca10, L_000002e187025a90, C4<>;
S_000002e186f578d0 .scope module, "ALU" "alu" 4 43, 5 1 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "z";
    .port_info 5 /OUTPUT 1 "n";
    .port_info 6 /OUTPUT 1 "c";
    .port_info 7 /OUTPUT 1 "v";
L_000002e186ef8900 .functor BUFZ 1, v000002e186ed6c60_0, C4<0>, C4<0>, C4<0>;
L_000002e186ef9000 .functor OR 1, L_000002e186fdce70, L_000002e187026710, C4<0>, C4<0>;
L_000002e186ef99a0 .functor XNOR 1, L_000002e187026030, L_000002e187026c10, C4<0>, C4<0>;
L_000002e186ef8190 .functor XOR 1, L_000002e1870265d0, L_000002e187025c70, C4<0>, C4<0>;
L_000002e186ef9930 .functor AND 1, L_000002e186ef99a0, L_000002e186ef8190, C4<1>, C4<1>;
L_000002e186fdd158 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002e186ed72a0_0 .net/2u *"_ivl_0", 7 0, L_000002e186fdd158;  1 drivers
v000002e186ed5ea0_0 .net *"_ivl_10", 0 0, L_000002e186fdce70;  1 drivers
L_000002e186fdd1e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002e186ed6300_0 .net/2u *"_ivl_12", 2 0, L_000002e186fdd1e8;  1 drivers
v000002e186ed7ac0_0 .net *"_ivl_14", 0 0, L_000002e187026710;  1 drivers
v000002e186ed6800_0 .net *"_ivl_17", 0 0, L_000002e186ef9000;  1 drivers
v000002e186ed6ee0_0 .net *"_ivl_19", 0 0, L_000002e187026030;  1 drivers
v000002e186ed7520_0 .net *"_ivl_21", 0 0, L_000002e187026c10;  1 drivers
v000002e186ed7980_0 .net *"_ivl_22", 0 0, L_000002e186ef99a0;  1 drivers
v000002e186ed7d40_0 .net *"_ivl_25", 0 0, L_000002e1870265d0;  1 drivers
v000002e186ed6e40_0 .net *"_ivl_27", 0 0, L_000002e187025c70;  1 drivers
v000002e186ed70c0_0 .net *"_ivl_28", 0 0, L_000002e186ef8190;  1 drivers
v000002e186ed6120_0 .net *"_ivl_31", 0 0, L_000002e186ef9930;  1 drivers
L_000002e186fdd230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e186ed78e0_0 .net/2u *"_ivl_32", 0 0, L_000002e186fdd230;  1 drivers
L_000002e186fdd1a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002e186ed6bc0_0 .net/2u *"_ivl_8", 2 0, L_000002e186fdd1a0;  1 drivers
v000002e186ed6b20_0 .net "a", 7 0, L_000002e186fdb750;  alias, 1 drivers
v000002e186ed68a0_0 .net "b", 7 0, L_000002e186fdb930;  alias, 1 drivers
v000002e186ed75c0_0 .net "c", 0 0, L_000002e186ef8900;  alias, 1 drivers
v000002e186ed6c60_0 .var "carry", 0 0;
v000002e186ed6580_0 .net "n", 0 0, L_000002e186fdb250;  alias, 1 drivers
v000002e186ed6080_0 .var "out", 7 0;
v000002e186ed6760_0 .net "s", 2 0, v000002e186ed7700_0;  alias, 1 drivers
v000002e186ed7660_0 .net "v", 0 0, L_000002e187026170;  alias, 1 drivers
v000002e186ed6440_0 .net "z", 0 0, L_000002e186fdbc50;  alias, 1 drivers
E_000002e186ef25a0 .event anyedge, v000002e186ed6760_0, v000002e186ed6b20_0, v000002e186ed68a0_0;
L_000002e186fdbc50 .cmp/eq 8, v000002e186ed6080_0, L_000002e186fdd158;
L_000002e186fdb250 .part v000002e186ed6080_0, 7, 1;
L_000002e186fdce70 .cmp/eq 3, v000002e186ed7700_0, L_000002e186fdd1a0;
L_000002e187026710 .cmp/eq 3, v000002e186ed7700_0, L_000002e186fdd1e8;
L_000002e187026030 .part L_000002e186fdb750, 7, 1;
L_000002e187026c10 .part L_000002e186fdb930, 7, 1;
L_000002e1870265d0 .part v000002e186ed6080_0, 7, 1;
L_000002e187025c70 .part L_000002e186fdb750, 7, 1;
L_000002e187026170 .functor MUXZ 1, L_000002e186fdd230, L_000002e186ef9930, L_000002e186ef9000, C4<>;
S_000002e186ee62f0 .scope module, "CU" "control_unit" 4 29, 6 5 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "Z";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "V";
    .port_info 5 /OUTPUT 1 "loadA";
    .port_info 6 /OUTPUT 1 "loadB";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "pc_load";
    .port_info 9 /OUTPUT 3 "alu_s";
    .port_info 10 /OUTPUT 2 "src_sel";
    .port_info 11 /OUTPUT 2 "dst_sel";
    .port_info 12 /OUTPUT 2 "wb_sel";
    .port_info 13 /OUTPUT 1 "use_lit";
v000002e186ed7340_0 .net "C", 0 0, v000002e186fda3c0_0;  alias, 1 drivers
v000002e186ed7ca0_0 .net "N", 0 0, v000002e186fd9740_0;  alias, 1 drivers
v000002e186ed73e0_0 .net "V", 0 0, v000002e186fd9b00_0;  alias, 1 drivers
v000002e186ed63a0_0 .net "Z", 0 0, v000002e186fda140_0;  alias, 1 drivers
v000002e186ed7700_0 .var "alu_s", 2 0;
v000002e186ed77a0_0 .var "dst_sel", 1 0;
v000002e186ed6f80_0 .var "loadA", 0 0;
v000002e186ed7840_0 .var "loadB", 0 0;
v000002e186ed64e0_0 .var "mem_write", 0 0;
v000002e186ed6620_0 .net "opcode", 6 0, L_000002e186fdb610;  alias, 1 drivers
v000002e186ed7020_0 .var "pc_load", 0 0;
v000002e186ed5fe0_0 .var "src_sel", 1 0;
v000002e186ed7a20_0 .var "use_lit", 0 0;
v000002e186ed7b60_0 .var "wb_sel", 1 0;
E_000002e186ef2d60 .event anyedge, v000002e186ed6620_0, v000002e186ed63a0_0;
S_000002e186efbff0 .scope module, "DM" "data_memory" 4 52, 7 5 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
L_000002e186ef8270 .functor BUFZ 8, L_000002e187026850, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e186ed5f40_0 .net *"_ivl_0", 7 0, L_000002e187026850;  1 drivers
v000002e186ed6940_0 .net *"_ivl_2", 9 0, L_000002e187025090;  1 drivers
L_000002e186fdd278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e186ed61c0_0 .net *"_ivl_5", 1 0, L_000002e186fdd278;  1 drivers
v000002e186ed6260_0 .net "address", 7 0, L_000002e186fdca10;  alias, 1 drivers
v000002e186ed66c0_0 .net "clk", 0 0, v000002e186fdcbf0_0;  alias, 1 drivers
v000002e186ed69e0_0 .net "data_in", 7 0, v000002e186fd97e0_0;  alias, 1 drivers
v000002e186ed6a80_0 .net "data_out", 7 0, L_000002e186ef8270;  alias, 1 drivers
v000002e186ecd990 .array "mem", 255 0, 7 0;
v000002e186fda000_0 .net "write_enable", 0 0, v000002e186ed64e0_0;  alias, 1 drivers
E_000002e186ef2b60 .event posedge, v000002e186ed66c0_0;
L_000002e187026850 .array/port v000002e186ecd990, L_000002e187025090;
L_000002e187025090 .concat [ 8 2 0 0], L_000002e186fdca10, L_000002e186fdd278;
S_000002e186f69520 .scope module, "IM" "instruction_memory" 4 11, 8 3 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address";
    .port_info 1 /OUTPUT 15 "out";
L_000002e186ef8820 .functor BUFZ 15, L_000002e186fdb4d0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v000002e186fd94c0_0 .net *"_ivl_0", 14 0, L_000002e186fdb4d0;  1 drivers
v000002e186fda8c0_0 .net *"_ivl_2", 8 0, L_000002e186fdb110;  1 drivers
L_000002e186fdd038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e186fd9240_0 .net *"_ivl_5", 1 0, L_000002e186fdd038;  1 drivers
v000002e186fd9380_0 .net "address", 6 0, v000002e186fd9ce0_0;  alias, 1 drivers
v000002e186fdabe0 .array "mem", 127 0, 14 0;
v000002e186fda960_0 .net "out", 14 0, L_000002e186ef8820;  alias, 1 drivers
L_000002e186fdb4d0 .array/port v000002e186fdabe0, L_000002e186fdb110;
L_000002e186fdb110 .concat [ 7 2 0 0], v000002e186fd9ce0_0, L_000002e186fdd038;
S_000002e186f58630 .scope module, "PC" "pc" 4 10, 9 1 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 7 "pc";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 7 "new_value";
v000002e186fd9560_0 .net "clk", 0 0, v000002e186fdcbf0_0;  alias, 1 drivers
v000002e186fda1e0_0 .net "load", 0 0, v000002e186ed7020_0;  alias, 1 drivers
v000002e186fda0a0_0 .net "new_value", 6 0, L_000002e186fdc8d0;  1 drivers
v000002e186fd9ce0_0 .var "pc", 6 0;
S_000002e186f6a1c0 .scope module, "SR" "status_register" 4 47, 10 4 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "z_in";
    .port_info 2 /INPUT 1 "n_in";
    .port_info 3 /INPUT 1 "c_in";
    .port_info 4 /INPUT 1 "v_in";
    .port_info 5 /OUTPUT 1 "z";
    .port_info 6 /OUTPUT 1 "n";
    .port_info 7 /OUTPUT 1 "c";
    .port_info 8 /OUTPUT 1 "v";
v000002e186fda3c0_0 .var "c", 0 0;
v000002e186fd96a0_0 .net "c_in", 0 0, L_000002e186ef8900;  alias, 1 drivers
v000002e186fdaf00_0 .net "clk", 0 0, v000002e186fdcbf0_0;  alias, 1 drivers
v000002e186fd9740_0 .var "n", 0 0;
v000002e186fda6e0_0 .net "n_in", 0 0, L_000002e186fdb250;  alias, 1 drivers
v000002e186fd9b00_0 .var "v", 0 0;
v000002e186fd9920_0 .net "v_in", 0 0, L_000002e187026170;  alias, 1 drivers
v000002e186fda140_0 .var "z", 0 0;
v000002e186fda280_0 .net "z_in", 0 0, L_000002e186fdbc50;  alias, 1 drivers
S_000002e186f0cf90 .scope module, "regA" "register" 4 62, 11 1 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v000002e186fd9420_0 .net "clk", 0 0, v000002e186fdcbf0_0;  alias, 1 drivers
v000002e186fd9600_0 .net "data", 7 0, L_000002e1870260d0;  alias, 1 drivers
v000002e186fda780_0 .net "load", 0 0, v000002e186ed6f80_0;  alias, 1 drivers
v000002e186fd97e0_0 .var "out", 7 0;
S_000002e186f04660 .scope module, "regB" "register" 4 63, 11 1 0, S_000002e186f76cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v000002e186fd9060_0 .net "clk", 0 0, v000002e186fdcbf0_0;  alias, 1 drivers
v000002e186fd91a0_0 .net "data", 7 0, L_000002e1870260d0;  alias, 1 drivers
v000002e186fd9ba0_0 .net "load", 0 0, v000002e186ed7840_0;  alias, 1 drivers
v000002e186fda820_0 .var "out", 7 0;
    .scope S_000002e186ef7740;
T_0 ;
    %wait E_000002e186ef2d20;
    %load/vec4 v000002e186ed6d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v000002e186ed6da0_0;
    %store/vec4 v000002e186ed7c00_0, 0, 8;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v000002e186ed7200_0;
    %store/vec4 v000002e186ed7c00_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002e186f58630;
T_1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002e186fd9ce0_0, 0, 7;
    %end;
    .thread T_1;
    .scope S_000002e186f58630;
T_2 ;
    %wait E_000002e186ef2b60;
    %load/vec4 v000002e186fda1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002e186fda0a0_0;
    %assign/vec4 v000002e186fd9ce0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002e186fd9ce0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002e186fd9ce0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e186ee62f0;
T_3 ;
    %wait E_000002e186ef2d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed64e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed7020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e186ed5fe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e186ed77a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed7a20_0, 0, 1;
    %load/vec4 v000002e186ed6620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 7;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 7;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 7;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7840_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7a20_0, 0, 1;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7a20_0, 0, 1;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7840_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e186ed5fe0_0, 0, 2;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002e186ed7700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7a20_0, 0, 1;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed6f80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002e186ed7b60_0, 0, 2;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed64e0_0, 0, 1;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7020_0, 0, 1;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v000002e186ed63a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7020_0, 0, 1;
T_3.17 ;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v000002e186ed63a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186ed7020_0, 0, 1;
T_3.19 ;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002e186f578d0;
T_4 ;
    %wait E_000002e186ef25a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186ed6c60_0, 0, 1;
    %load/vec4 v000002e186ed6760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v000002e186ed6b20_0;
    %load/vec4 v000002e186ed68a0_0;
    %add;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v000002e186ed6b20_0;
    %load/vec4 v000002e186ed68a0_0;
    %sub;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v000002e186ed6b20_0;
    %load/vec4 v000002e186ed68a0_0;
    %and;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000002e186ed6b20_0;
    %load/vec4 v000002e186ed68a0_0;
    %or;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000002e186ed6b20_0;
    %load/vec4 v000002e186ed68a0_0;
    %xor;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000002e186ed6b20_0;
    %inv;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000002e186ed6b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000002e186ed6b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002e186ed6080_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002e186f6a1c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fda140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fd9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fda3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fd9b00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000002e186f6a1c0;
T_6 ;
    %wait E_000002e186ef2b60;
    %load/vec4 v000002e186fda280_0;
    %assign/vec4 v000002e186fda140_0, 0;
    %load/vec4 v000002e186fda6e0_0;
    %assign/vec4 v000002e186fd9740_0, 0;
    %load/vec4 v000002e186fd96a0_0;
    %assign/vec4 v000002e186fda3c0_0, 0;
    %load/vec4 v000002e186fd9920_0;
    %assign/vec4 v000002e186fd9b00_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002e186efbff0;
T_7 ;
    %wait E_000002e186ef2b60;
    %load/vec4 v000002e186fda000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002e186ed69e0_0;
    %load/vec4 v000002e186ed6260_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e186ecd990, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002e186efbff0;
T_8 ;
    %vpi_call 7 25 "$readmemb", "mem.dat", v000002e186ecd990 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002e186f0cf90;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002e186fd97e0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_000002e186f0cf90;
T_10 ;
    %wait E_000002e186ef2b60;
    %load/vec4 v000002e186fda780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002e186fd9600_0;
    %assign/vec4 v000002e186fd97e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002e186f04660;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002e186fda820_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_000002e186f04660;
T_12 ;
    %wait E_000002e186ef2b60;
    %load/vec4 v000002e186fd9ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002e186fd91a0_0;
    %assign/vec4 v000002e186fda820_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002e186ee4440;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e186fdbbb0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002e186ee4440;
T_14 ;
    %vpi_call 3 33 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002e186ee4440 {0 0 0};
    %vpi_call 3 35 "$readmemb", "im.dat", v000002e186fdabe0 {0 0 0};
    %vpi_call 3 38 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 3 41 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.0, 6;
    %vpi_call 3 43 "$error", "FAIL: regA expected 42, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc3d0_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %vpi_call 3 48 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_14.2, 6;
    %vpi_call 3 50 "$error", "FAIL: regB expected 123, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc3d0_0, 0, 1;
T_14.2 ;
    %load/vec4 v000002e186fdc3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 3 55 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call 3 57 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_14.5 ;
    %vpi_call 3 61 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 64 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.6, 6;
    %vpi_call 3 66 "$error", "FAIL: regB expected 85, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.6 ;
    %delay 2, 0;
    %vpi_call 3 71 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.8, 6;
    %vpi_call 3 73 "$error", "FAIL: regA expected 170, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.8 ;
    %delay 2, 0;
    %vpi_call 3 78 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v000002e186fdc650_0, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.10, 6;
    %vpi_call 3 80 "$error", "FAIL: regA expected 85 (value from B), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.10 ;
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.12, 6;
    %vpi_call 3 84 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.12 ;
    %delay 2, 0;
    %vpi_call 3 89 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.14, 6;
    %vpi_call 3 91 "$error", "FAIL: regA expected 99, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.14 ;
    %delay 2, 0;
    %vpi_call 3 96 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v000002e186fdc650_0, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.16, 6;
    %vpi_call 3 98 "$error", "FAIL: regB expected 99 (value from A), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.16 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_14.18, 6;
    %vpi_call 3 102 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb390_0, 0, 1;
T_14.18 ;
    %load/vec4 v000002e186fdb390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %vpi_call 3 107 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_14.21;
T_14.20 ;
    %vpi_call 3 109 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_14.21 ;
    %vpi_call 3 113 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 116 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_14.22, 6;
    %vpi_call 3 118 "$error", "FAIL: regA expected 2, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
T_14.22 ;
    %delay 2, 0;
    %vpi_call 3 123 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_14.24, 6;
    %vpi_call 3 125 "$error", "FAIL: regB expected 3, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
T_14.24 ;
    %delay 2, 0;
    %vpi_call 3 130 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.26, 6;
    %vpi_call 3 132 "$error", "FAIL: regA expected 5 (2+3), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
T_14.26 ;
    %delay 2, 0;
    %vpi_call 3 137 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.28, 6;
    %vpi_call 3 139 "$error", "FAIL: regA expected 15 (5+10), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
T_14.28 ;
    %delay 2, 0;
    %vpi_call 3 144 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_14.30, 6;
    %vpi_call 3 146 "$error", "FAIL: regB expected 23 (3+20), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc290_0, 0, 1;
T_14.30 ;
    %load/vec4 v000002e186fdc290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %vpi_call 3 151 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.33;
T_14.32 ;
    %vpi_call 3 153 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_14.33 ;
    %vpi_call 3 157 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 160 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_14.34, 6;
    %vpi_call 3 162 "$error", "FAIL: regA expected 20, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.34 ;
    %delay 2, 0;
    %vpi_call 3 167 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.36, 6;
    %vpi_call 3 169 "$error", "FAIL: regB expected 5, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.36 ;
    %delay 2, 0;
    %vpi_call 3 174 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.38, 6;
    %vpi_call 3 176 "$error", "FAIL: regA expected 15 (20-5), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.38 ;
    %delay 2, 0;
    %vpi_call 3 181 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.40, 6;
    %vpi_call 3 183 "$error", "FAIL: regB expected 10 (15-5), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.40 ;
    %delay 2, 0;
    %vpi_call 3 188 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_14.42, 6;
    %vpi_call 3 190 "$error", "FAIL: regA expected 8 (15-7), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.42 ;
    %delay 2, 0;
    %vpi_call 3 195 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.44, 6;
    %vpi_call 3 197 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbb10_0, 0, 1;
T_14.44 ;
    %load/vec4 v000002e186fdbb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.46, 8;
    %vpi_call 3 202 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.47;
T_14.46 ;
    %vpi_call 3 204 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_14.47 ;
    %vpi_call 3 208 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 211 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.48, 6;
    %vpi_call 3 213 "$error", "FAIL: regA expected 202, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.48 ;
    %delay 2, 0;
    %vpi_call 3 218 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.50, 6;
    %vpi_call 3 220 "$error", "FAIL: regB expected 174, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.50 ;
    %delay 2, 0;
    %vpi_call 3 225 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.52, 6;
    %vpi_call 3 227 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.52 ;
    %delay 2, 0;
    %vpi_call 3 232 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_14.54, 6;
    %vpi_call 3 234 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.54 ;
    %delay 2, 0;
    %vpi_call 3 239 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.56, 6;
    %vpi_call 3 241 "$error", "FAIL: regA expected 240, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.56 ;
    %delay 2, 0;
    %vpi_call 3 246 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_14.58, 6;
    %vpi_call 3 248 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.58 ;
    %delay 2, 0;
    %vpi_call 3 253 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.60, 6;
    %vpi_call 3 255 "$error", "FAIL: regB expected 204, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.60 ;
    %delay 2, 0;
    %vpi_call 3 260 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_14.62, 6;
    %vpi_call 3 262 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc330_0, 0, 1;
T_14.62 ;
    %load/vec4 v000002e186fdc330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.64, 8;
    %vpi_call 3 267 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.65;
T_14.64 ;
    %vpi_call 3 269 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_14.65 ;
    %vpi_call 3 273 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 276 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.66, 6;
    %vpi_call 3 278 "$error", "FAIL: regA expected 202, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.66 ;
    %delay 2, 0;
    %vpi_call 3 283 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_14.68, 6;
    %vpi_call 3 285 "$error", "FAIL: regB expected 174, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.68 ;
    %delay 2, 0;
    %vpi_call 3 290 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.70, 6;
    %vpi_call 3 292 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.70 ;
    %delay 2, 0;
    %vpi_call 3 297 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_14.72, 6;
    %vpi_call 3 299 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.72 ;
    %delay 2, 0;
    %vpi_call 3 304 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.74, 6;
    %vpi_call 3 306 "$error", "FAIL: regA expected 51, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.74 ;
    %delay 2, 0;
    %vpi_call 3 311 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_14.76, 6;
    %vpi_call 3 313 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.76 ;
    %delay 2, 0;
    %vpi_call 3 318 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_14.78, 6;
    %vpi_call 3 320 "$error", "FAIL: regB expected 165, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.78 ;
    %delay 2, 0;
    %vpi_call 3 325 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 6;
    %vpi_call 3 327 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc5b0_0, 0, 1;
T_14.80 ;
    %load/vec4 v000002e186fdc5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.82, 8;
    %vpi_call 3 332 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.83;
T_14.82 ;
    %vpi_call 3 334 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_14.83 ;
    %vpi_call 3 338 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 3 341 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_14.84, 6;
    %vpi_call 3 343 "$error", "FAIL: regA expected 170, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.84 ;
    %delay 2, 0;
    %vpi_call 3 348 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_14.86, 6;
    %vpi_call 3 350 "$error", "FAIL: regA expected 85 (~170), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.86 ;
    %delay 2, 0;
    %vpi_call 3 355 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_14.88, 6;
    %vpi_call 3 357 "$error", "FAIL: regB expected 204, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.88 ;
    %delay 2, 0;
    %vpi_call 3 362 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.90, 6;
    %vpi_call 3 364 "$error", "FAIL: regB expected 51 (~204), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 372 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v000002e186fdc650_0, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.92, 6;
    %vpi_call 3 374 "$error", "FAIL: regA expected 15 (~240), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.92 ;
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.94, 6;
    %vpi_call 3 378 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 386 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v000002e186fdc6f0_0, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_14.96, 6;
    %vpi_call 3 388 "$error", "FAIL: regB expected 240 (~15), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.96 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_14.98, 6;
    %vpi_call 3 392 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc970_0, 0, 1;
T_14.98 ;
    %load/vec4 v000002e186fdc970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.100, 8;
    %vpi_call 3 397 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.101;
T_14.100 ;
    %vpi_call 3 399 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_14.101 ;
    %vpi_call 3 403 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 409 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_14.102, 6;
    %vpi_call 3 411 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
T_14.102 ;
    %delay 2, 0;
    %vpi_call 3 416 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_14.104, 6;
    %vpi_call 3 418 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
T_14.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 426 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_14.106, 6;
    %vpi_call 3 428 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
T_14.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 434 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_14.108, 6;
    %vpi_call 3 436 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
T_14.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 442 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_14.110, 6;
    %vpi_call 3 444 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdb570_0, 0, 1;
T_14.110 ;
    %load/vec4 v000002e186fdb570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.112, 8;
    %vpi_call 3 449 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.113;
T_14.112 ;
    %vpi_call 3 451 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_14.113 ;
    %vpi_call 3 455 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 460 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_14.114, 6;
    %vpi_call 3 462 "$error", "FAIL: regA expected 10, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 469 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_14.116, 6;
    %vpi_call 3 471 "$error", "FAIL: regB expected 24, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 479 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v000002e186fdc650_0, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.118, 6;
    %vpi_call 3 481 "$error", "FAIL: regA expected 42, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.118 ;
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.120, 6;
    %vpi_call 3 485 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 493 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v000002e186fdc6f0_0, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.122, 6;
    %vpi_call 3 495 "$error", "FAIL: regB expected 60, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.122 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.124, 6;
    %vpi_call 3 499 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 507 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v000002e186fdc6f0_0, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_14.126, 6;
    %vpi_call 3 509 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.126 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_14.128, 6;
    %vpi_call 3 513 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdc830_0, 0, 1;
T_14.128 ;
    %load/vec4 v000002e186fdc830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.130, 8;
    %vpi_call 3 518 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.131;
T_14.130 ;
    %vpi_call 3 520 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_14.131 ;
    %vpi_call 3 524 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 529 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_14.132, 6;
    %vpi_call 3 531 "$error", "FAIL: regA expected 5, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 538 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_14.134, 6;
    %vpi_call 3 540 "$error", "FAIL: regB expected 12, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 548 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v000002e186fdc650_0, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_14.136, 6;
    %vpi_call 3 550 "$error", "FAIL: regA expected 21, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.136 ;
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_14.138, 6;
    %vpi_call 3 554 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 562 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v000002e186fdc6f0_0, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_14.140, 6;
    %vpi_call 3 564 "$error", "FAIL: regB expected 30, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.140 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_14.142, 6;
    %vpi_call 3 568 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 576 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v000002e186fdc6f0_0, v000002e186fdc650_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_14.144, 6;
    %vpi_call 3 578 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.144 ;
    %load/vec4 v000002e186fdc650_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_14.146, 6;
    %vpi_call 3 582 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v000002e186fdc650_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdcf10_0, 0, 1;
T_14.146 ;
    %load/vec4 v000002e186fdcf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.148, 8;
    %vpi_call 3 587 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.149;
T_14.148 ;
    %vpi_call 3 589 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_14.149 ;
    %vpi_call 3 593 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 598 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_14.150, 6;
    %vpi_call 3 600 "$error", "FAIL: regB expected 51, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbbb0_0, 0, 1;
T_14.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 607 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_14.152, 6;
    %vpi_call 3 609 "$error", "FAIL: regB expected 1, got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbbb0_0, 0, 1;
T_14.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 3 616 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v000002e186fdc6f0_0 {0 0 0};
    %load/vec4 v000002e186fdc6f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.154, 6;
    %vpi_call 3 618 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v000002e186fdc6f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e186fdbbb0_0, 0, 1;
T_14.154 ;
    %load/vec4 v000002e186fdbbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.156, 8;
    %vpi_call 3 623 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_14.157;
T_14.156 ;
    %vpi_call 3 625 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_14.157 ;
    %delay 2, 0;
    %vpi_call 3 629 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000002e186ee4440;
T_15 ;
    %delay 1, 0;
    %load/vec4 v000002e186fdcbf0_0;
    %inv;
    %store/vec4 v000002e186fdcbf0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "mux2.v";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "pc.v";
    "status_register.v";
    "register.v";
