

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 02:26:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.062 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142|  1.420 us|  1.420 us|  143|  143|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    340|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1748|   1051|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    783|    -|
|Register         |        -|    -|     303|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2051|   2174|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |sdiv_64ns_32s_16_68_seq_1_U1  |sdiv_64ns_32s_16_68_seq_1  |        0|   0|  779|  469|    0|
    |udiv_15s_10ns_6_19_seq_1_U2   |udiv_15s_10ns_6_19_seq_1   |        0|   0|  190|  113|    0|
    |urem_64s_10ns_8_68_seq_1_U3   |urem_64s_10ns_8_68_seq_1   |        0|   0|  779|  469|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0| 1748| 1051|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_17s_17ns_9ns_32_4_1_U4  |mac_muladd_17s_17ns_9ns_32_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_155_p2     |         +|   0|  0|  13|          10|           9|
    |add_ln21_fu_223_p2     |         +|   0|  0|  23|          16|          16|
    |result_fu_310_p2       |         -|   0|  0|  38|          31|          31|
    |sub_ln18_1_fu_137_p2   |         -|   0|  0|  64|          64|          64|
    |sub_ln18_fu_131_p2     |         -|   0|  0|  64|          17|          64|
    |sub_ln19_fu_121_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln20_fu_209_p2     |         -|   0|  0|  14|           1|           7|
    |and_ln20_fu_199_p2     |       and|   0|  0|   6|           6|           6|
    |icmp_ln20_fu_180_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln21_fu_229_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln23_fu_235_p2    |      icmp|   0|  0|  13|          16|           1|
    |or_ln24_fu_292_p2      |        or|   0|  0|   8|           8|           7|
    |select_ln20_fu_191_p3  |    select|   0|  0|   2|           1|           2|
    |v_4_fu_174_p2          |       xor|   0|  0|  16|          16|           2|
    |xor_ln21_fu_259_p2     |       xor|   0|  0|  31|          31|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 340|         243|         275|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  769|        144|    1|        144|
    |p_17_address0  |   14|          3|    3|          9|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  783|        147|    4|        153|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln19_reg_343    |   32|   0|   32|          0|
    |add_ln21_reg_384    |   16|   0|   16|          0|
    |ap_CS_fsm           |  143|   0|  143|          0|
    |icmp_ln21_reg_389   |    1|   0|    1|          0|
    |icmp_ln23_reg_394   |    1|   0|    1|          0|
    |sdiv_ln18_reg_369   |   16|   0|   16|          0|
    |sub_ln18_1_reg_338  |   64|   0|   64|          0|
    |udiv_ln20_reg_374   |    6|   0|    6|          0|
    |urem_ln22_reg_409   |    8|   0|    8|          0|
    |v_4_reg_379         |   16|   0|   16|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  303|   0|  303|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|    8|     ap_none|             p|        scalar|
|p_13           |   in|   64|     ap_none|          p_13|        scalar|
|p_15           |   in|   64|     ap_none|          p_15|        scalar|
|p_17_address0  |  out|    3|   ap_memory|          p_17|         array|
|p_17_ce0       |  out|    1|   ap_memory|          p_17|         array|
|p_17_q0        |   in|   16|   ap_memory|          p_17|         array|
+---------------+-----+-----+------------+--------------+--------------+

