

================================================================
== Vitis HLS Report for 'LeNet_wrapper'
================================================================
* Date:           Sun Nov  3 13:43:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |AXI_DMA_SLAVE_U0              |AXI_DMA_SLAVE                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SCIG_5u_1u_28u_20u_24u_0u_U0  |SCIG_5u_1u_28u_20u_24u_0u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SMM_1u_25u_20u_U0             |SMM_1u_25u_20u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pool_2u_20u_24u_U0            |pool_2u_20u_24u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SCIG_5u_20u_12u_50u_8u_0u_U0  |SCIG_5u_20u_12u_50u_8u_0u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SMM_1u_500u_50u_U0            |SMM_1u_500u_50u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pool_2u_50u_8u_U0             |pool_2u_50u_8u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |FC_1u_800u_500u_U0            |FC_1u_800u_500u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |FC_1u_500u_10u_U0             |FC_1u_500u_10u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |AXI_DMA_MASTER_U0             |AXI_DMA_MASTER               |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |       14|    -|    1276|    612|    -|
|Instance         |      302|   82|   16332|  61340|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      316|   82|   17608|  61952|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      112|   37|      16|    116|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |           Instance           |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |AXI_DMA_MASTER_U0             |AXI_DMA_MASTER               |        0|   0|   510|  6954|    0|
    |AXI_DMA_SLAVE_U0              |AXI_DMA_SLAVE                |        0|   0|   506|  6767|    0|
    |FC_1u_500u_10u_U0             |FC_1u_500u_10u_s             |        0|  10|  1249|  4329|    0|
    |FC_1u_800u_500u_U0            |FC_1u_800u_500u_s            |      257|  15|  1896|  4863|    0|
    |SCIG_5u_1u_28u_20u_24u_0u_U0  |SCIG_5u_1u_28u_20u_24u_0u_s  |        8|   2|   883|  4633|    0|
    |SCIG_5u_20u_12u_50u_8u_0u_U0  |SCIG_5u_20u_12u_50u_8u_0u_s  |        8|   2|  1252|  6201|    0|
    |SMM_1u_25u_20u_U0             |SMM_1u_25u_20u_s             |        7|  14|  2263|  6433|    0|
    |SMM_1u_500u_50u_U0            |SMM_1u_500u_50u_s            |       22|  23|  2941|  8196|    0|
    |pool_2u_20u_24u_U0            |pool_2u_20u_24u_s            |        0|   8|  2711|  6829|    0|
    |pool_2u_50u_8u_U0             |pool_2u_50u_8u_s             |        0|   8|  2121|  6135|    0|
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                         |                             |      302|  82| 16332| 61340|    0|
    +------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |connect_0_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_1_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_2_U  |        0|   99|   0|    -|     2|   32|       64|
    |connect_3_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_4_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_5_U  |        0|   99|   0|    -|     2|   32|       64|
    |connect_6_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_7_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_8_U  |        2|  154|   0|    -|    50|   32|     1600|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |       14| 1276|   0|    0|   354|  288|    11328|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------------+-----+-----+--------------+---------------+--------------+
|in_stream_TDATA    |   in|   64|          axis|      in_stream|       pointer|
|in_stream_TVALID   |   in|    1|          axis|      in_stream|       pointer|
|in_stream_TREADY   |  out|    1|          axis|      in_stream|       pointer|
|out_stream_TDATA   |  out|   64|          axis|     out_stream|       pointer|
|out_stream_TVALID  |  out|    1|          axis|     out_stream|       pointer|
|out_stream_TREADY  |   in|    1|          axis|     out_stream|       pointer|
|ap_clk             |   in|    1|  ap_ctrl_none|  LeNet_wrapper|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|  LeNet_wrapper|  return value|
+-------------------+-----+-----+--------------+---------------+--------------+

