--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/storage/Xilinx/14.3/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3
-intstyle xflow -xml bsp.twx bsp.ncd bsp.pcf

Design file:              bsp.ncd
Physical constraint file: bsp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK_IN" 10 ns HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK / 1.25 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1561 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.500ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx180 = PERIOD TIMEGRP "clkfx180" TS_CLK / 1.25 PHASE 
4 ns HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.894ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdv = PERIOD TIMEGRP "clkdv" TS_CLK * 2 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83027 paths analyzed, 2153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.487ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      5.340ns|      7.367ns|            0|            0|            0|        84597|
| TS_clkfx                      |      8.000ns|      5.500ns|          N/A|            0|            0|         1561|            0|
| TS_clkfx180                   |      8.000ns|      5.894ns|          N/A|            0|            0|            9|            0|
| TS_clkdv                      |     20.000ns|     10.487ns|          N/A|            0|            0|        83027|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   10.487|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 84597 paths, 0 nets, and 4288 connections

Design statistics:
   Minimum period:  10.487ns   (Maximum frequency:  95.356MHz)


Analysis completed Sun Jul 31 18:50:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 454 MB



