  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew'.
INFO: [HLS 200-1611] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=tlModelTop' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu3p-ffvc1517-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_tlModelTop.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_tlModelTop_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
Found hardcoded RM path.
C:/Users/arisi/Documents/VitisWorkspace/VggHLS/src_files/
Loaded block1_conv1 as wt_data_t array of size 1728
Length of binary files per layer verified!0
Loaded block1_conv2 as wt_data_t array of size 36864
Length of binary files per layer verified!1
Loaded block2_conv1 as wt_data_t array of size 73728
Length of binary files per layer verified!2
Loaded block2_conv2 as wt_data_t array of size 147456
Length of binary files per layer verified!3
Loaded block3_conv1 as wt_data_t array of size 294912
Length of binary files per layer verified!4
Loaded block3_conv2 as wt_data_t array of size 589824
Length of binary files per layer verified!5
Loaded block3_conv3 as wt_data_t array of size 589824
Length of binary files per layer verified!6
Loaded block4_conv1 as wt_data_t array of size 1179648
Length of binary files per layer verified!7
Loaded block4_conv2 as wt_data_t array of size 2359296
Length of binary files per layer verified!8
Loaded block4_conv3 as wt_data_t array of size 2359296
Length of binary files per layer verified!9
Loaded block5_conv1 as wt_data_t array of size 2359296
Length of binary files per layer verified!10
Loaded block5_conv2 as wt_data_t array of size 2359296
Length of binary files per layer verified!11
Loaded block5_conv3 as wt_data_t array of size 2359296
Length of binary files per layer verified!12
Loaded dense as wt_data_t array of size 131072
Length of binary files per layer verified!13
Loaded dense_1 as wt_data_t array of size 4352
Length of binary files per layer verified!14
Input Range : min=-118 ,max=127
Weights: min=-101, max=91
01) After block1_conv1: min=0, max=102
Weights: min=-52, max=70
02) After block1_conv2: min=0, max=90
03) After maxpool1: min=0, max=90
Weights: min=-85, max=105
04) After block2_conv1: min=0, max=84
Weights: min=-64, max=97
05) After block2_conv2: min=0, max=95
06) After maxpool2: min=0, max=95
Weights: min=-40, max=118
07) After block3_conv1: min=0, max=98
Weights: min=-40, max=104
08) After block3_conv2: min=0, max=73
Weights: min=-43, max=95
09) After block3_conv3: min=0, max=66
10) After maxpool3: min=0, max=66
Weights: min=-43, max=109
11) After block4_conv1: min=0, max=58
Weights: min=-23, max=73
12) After block4_conv2: min=0, max=58
Weights: min=-55, max=112
13) After block4_conv3: min=0, max=42
14) After maxpool4: min=0, max=42
Weights: min=-45, max=75
15) After block5_conv1: min=0, max=49
Weights: min=-60, max=89
16) After block5_conv2: min=0, max=20
Weights: min=-28, max=87
17) After block5_conv3: min=0, max=16
18) After maxpool5: min=0, max=16
19) After gap: min=0, max=3
Weights: min=-62, max=68
20) After fc1: min=0, max=9
Weights: min=-97, max=84
21) After fc2: min=0, max=12
Computed SW C sim of Oxford Flowers Model
Input Range : min=-118 ,max=127
Loaded parameters in mem2Buf, layer:0
Loaded parameters in loadBiasTile, layer:0
Loaded parameters in tileClc, layer:0
Loaded parameters, layer:0
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 10
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 10
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 10
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 10
Finished tileClc tile:3
Finished tile:3
Finished mem2Buf tile:4
Finished loadBiasTile tile:4
For this tile, bit shift is 10
Finished tileClc tile:4
Finished tile:4
Finished mem2Buf tile:5
Finished loadBiasTile tile:5
For this tile, bit shift is 10
Finished tileClc tile:5
Finished tile:5
Finished mem2Buf tile:6
Finished loadBiasTile tile:6
For this tile, bit shift is 10
Finished tileClc tile:6
Finished tile:6
Finished mem2Buf tile:7
Finished loadBiasTile tile:7
For this tile, bit shift is 10
Finished tileClc tile:7
Finished tile:7
Weights: min=-101, max=91
01) After block1_conv1: min=0, max=102
Loaded parameters in mem2Buf, layer:1
Loaded parameters in loadBiasTile, layer:1
Loaded parameters in tileClc, layer:1
Loaded parameters, layer:1
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 10
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 10
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 10
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 10
Finished tileClc tile:3
Finished tile:3
Finished mem2Buf tile:4
Finished loadBiasTile tile:4
For this tile, bit shift is 10
Finished tileClc tile:4
Finished tile:4
Finished mem2Buf tile:5
Finished loadBiasTile tile:5
For this tile, bit shift is 10
Finished tileClc tile:5
Finished tile:5
Finished mem2Buf tile:6
Finished loadBiasTile tile:6
For this tile, bit shift is 10
Finished tileClc tile:6
Finished tile:6
Finished mem2Buf tile:7
Finished loadBiasTile tile:7
For this tile, bit shift is 10
Finished tileClc tile:7
Finished tile:7
Weights: min=-52, max=70
02) After block1_conv2: min=0, max=90
03) After maxpool1: min=0, max=90
Loaded parameters in mem2Buf, layer:2
Loaded parameters in loadBiasTile, layer:2
Loaded parameters in tileClc, layer:2
Loaded parameters, layer:2
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 9
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 9
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 9
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 9
Finished tileClc tile:3
Finished tile:3
Weights: min=-85, max=105
04) After block2_conv1: min=0, max=84
Loaded parameters in mem2Buf, layer:3
Loaded parameters in loadBiasTile, layer:3
Loaded parameters in tileClc, layer:3
Loaded parameters, layer:3
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 9
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 9
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 9
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 9
Finished tileClc tile:3
Finished tile:3
Weights: min=-64, max=97
05) After block2_conv2: min=0, max=95
06) After maxpool2: min=0, max=95
Loaded parameters in mem2Buf, layer:4
Loaded parameters in loadBiasTile, layer:4
Loaded parameters in tileClc, layer:4
Loaded parameters, layer:4
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-40, max=118
07) After block3_conv1: min=0, max=98
Loaded parameters in mem2Buf, layer:5
Loaded parameters in loadBiasTile, layer:5
Loaded parameters in tileClc, layer:5
Loaded parameters, layer:5
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-40, max=104
08) After block3_conv2: min=0, max=73
Loaded parameters in mem2Buf, layer:6
Loaded parameters in loadBiasTile, layer:6
Loaded parameters in tileClc, layer:6
Loaded parameters, layer:6
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-43, max=95
09) After block3_conv3: min=0, max=66
10) After maxpool3: min=0, max=66
Loaded parameters in mem2Buf, layer:7
Loaded parameters in loadBiasTile, layer:7
Loaded parameters in tileClc, layer:7
Loaded parameters, layer:7
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-43, max=109
11) After block4_conv1: min=0, max=58
Loaded parameters in mem2Buf, layer:8
Loaded parameters in loadBiasTile, layer:8
Loaded parameters in tileClc, layer:8
Loaded parameters, layer:8
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 7
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 7
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 7
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 7
Finished tileClc tile:3
Finished tile:3
Weights: min=-23, max=73
12) After block4_conv2: min=0, max=58
Loaded parameters in mem2Buf, layer:9
Loaded parameters in loadBiasTile, layer:9
Loaded parameters in tileClc, layer:9
Loaded parameters, layer:9
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-55, max=112
13) After block4_conv3: min=0, max=42
14) After maxpool4: min=0, max=42
Loaded parameters in mem2Buf, layer:10
Loaded parameters in loadBiasTile, layer:10
Loaded parameters in tileClc, layer:10
Loaded parameters, layer:10
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-45, max=75
15) After block5_conv1: min=0, max=49
Loaded parameters in mem2Buf, layer:11
Loaded parameters in loadBiasTile, layer:11
Loaded parameters in tileClc, layer:11
Loaded parameters, layer:11
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-60, max=89
16) After block5_conv2: min=0, max=20
Loaded parameters in mem2Buf, layer:12
Loaded parameters in loadBiasTile, layer:12
Loaded parameters in tileClc, layer:12
Loaded parameters, layer:12
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 7
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 7
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 7
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 7
Finished tileClc tile:3
Finished tile:3
Weights: min=-28, max=87
17) After block5_conv3: min=0, max=16
18) After maxpool5: min=0, max=16
19) After gap: min=0, max=3
Weights: min=-62, max=68
20) After fc1: min=0, max=9
Weights: min=-97, max=84
21) After fc2: min=0, max=12
Finished second fc layer!
Finished all fc layers!
Computed HW C sim of Oxford Flowers Model
Printing Output Results Under Test

     12      0      2      7      4      0      0      0      0      0
      1      3      0      0      0      0      0

Printing Golden Output Results

     12      0      2      7      4      0      0      0      0      0
      1      3      0      0      0      0      0

Class found in testbench is number 0
Class found in DUT is number 0
*****  CnnTop with bias + ReLu Passed!  ******

*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
pdir_merged writeonly
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\arisi\Documents\VitisWorkspace\VggHLS_new\Tl_ModelNew\Tl_ModelNew\hls\sim\verilog>set PATH= 

C:\Users\arisi\Documents\VitisWorkspace\VggHLS_new\Tl_ModelNew\Tl_ModelNew\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_tlModelTop_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj tlModelTop.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./tlModelTop_subsystem  -s tlModelTop  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_tlModelTop_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj tlModelTop.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./tlModelTop_subsystem -s tlModelTop 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/AESL_automem_finalOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_finalOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_tlModelTop_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_bias_ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_bias_ReLu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_ConvLayer_ap_int_32_ap_int_32_ap_int_32_WtBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_ConvLayer_ap_int_32_ap_int_32_ap_int_32_WtBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_nofFirst_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_nofFirst_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_nofy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_nofy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E5InBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E5InBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E6OutBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_p_ZZ9ConvLayerP6ap_intILi32EES1_S1_E6OutBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_tof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_tof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_tox_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_tox_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_ConvLayer_Toy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_ConvLayer_Toy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module tlModelTop_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module tlModelTop_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadBiasTile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadBiasTile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadBiasTile_Nof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadBiasTile_Nof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadBiasTile_Pipeline_BiasLoop_Tof.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadBiasTile_Pipeline_BiasLoop_Tof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_niy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_niy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_Pipeline_EastPad_Line_EastPad_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_Pipeline_EastPad_Line_EastPad_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_Pipeline_If_Nif_If_Niy_If_Nix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd_NorthPad_Pox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd_SouthPad_Pox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_Pipeline_WestPad_Line_WestPad_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_Pipeline_WestPad_Line_WestPad_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_row_1map_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_row_1map_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_tix_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_tix_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_tiy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_tiy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadIfMap_wrd_1row_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadIfMap_wrd_1row_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadWtMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadWtMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadWtMap_Nif_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadWtMap_Nif_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_loadWtMap_Tof_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_loadWtMap_Tof_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_10ns_7ns_7ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_7ns_7ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_7ns_7ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_10ns_8ns_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_10ns_8ns_6ns_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_6ns_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_6ns_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_10ns_8ns_9s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_9s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_10ns_8ns_9s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_13ns_6ns_7s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_13ns_6ns_7s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_13ns_6ns_7s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_13s_9ns_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_13s_9ns_13ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_13s_9ns_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_16ns_10ns_16ns_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_16ns_10ns_16ns_25_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_16ns_10ns_16ns_25_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mac_muladd_6ns_3ns_15ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_6ns_3ns_15ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module tlModelTop_mac_muladd_6ns_3ns_15ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_maxPool.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_maxPool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_maxPool_Pipeline_VITIS_LOOP_1457_1_VITIS_LOOP_1458_2_VITIS_LOOP_1459_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_maxPool_Pipeline_VITIS_LOOP_1457_1_VITIS_LOOP_1458_2_VITIS_LOOP_1459_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mem2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mem2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mem2Buf_noy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mem2Buf_noy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_10ns_13ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_10ns_13ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_10ns_14ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_10ns_14ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_10ns_9ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_10ns_9ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_13ns_6ns_19_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_13ns_6ns_19_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_14ns_32s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_14ns_32s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_14ns_9ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_14ns_9ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_16ns_7ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_16ns_7ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_26ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_26ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_32ns_32ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_32ns_32ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_32s_6s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_32s_6s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_33s_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_33s_32ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_33s_8ns_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_33s_8ns_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_3ns_10ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_3ns_10ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_3ns_6ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_3ns_6ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_3ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_3ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_41s_8ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_41s_8ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_5ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_5ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_5ns_8ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_5ns_8ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_7ns_7ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_7ns_7ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_7ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_7ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_8ns_5ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_8ns_5ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_9ns_13ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_9ns_13ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_outPx1_RAM_AUTO_3R2W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_outPx1_RAM_AUTO_3R2W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_sparsemux_15_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_sparsemux_15_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_sparsemux_257_8_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_sparsemux_257_8_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_sparsemux_9_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_sparsemux_9_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_storeMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_storeMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_bit_shift_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_bit_shift_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_Pipeline_Region1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_Pipeline_Region1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_toy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_toy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tlModelTop_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_tlModelTop_Pipeline_gap_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_tlModelTop_Pipeline_gap_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_urem_5ns_4ns_3_9_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_urem_5ns_4ns_3_9_seq_1_divseq
INFO: [VRFC 10-311] analyzing module tlModelTop_urem_5ns_4ns_3_9_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_urem_8ns_4ns_3_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlModelTop_urem_8ns_4ns_3_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module tlModelTop_urem_8ns_4ns_3_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/tlModelTop_subsystem/tlModelTop_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.tlModelTop_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.tlModelTop_outPx1_RAM_AUTO_3R2W
Compiling module xil_defaultlib.tlModelTop_ConvLayer_nofFirst_RO...
Compiling module xil_defaultlib.tlModelTop_loadWtMap_Nif_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_row_1map_ro...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_wrd_1row_ro...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_p_ZZ9ConvLa...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_ConvLayer_a...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_tof_step_ro...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_Toy_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_tox_step_ro...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_p_ZZ9ConvLa...
Compiling module xil_defaultlib.tlModelTop_ConvLayer_nofy_step_r...
Compiling module xil_defaultlib.tlModelTop_mem2Buf_noy_step_rom_...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_tiy_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_niy_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_tix_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_mul_33s_32ns_62_1_1(N...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_3...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_3...
Compiling module xil_defaultlib.tlModelTop_flow_control_loop_pip...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_Pipeline_If...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_6...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_6...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_Pipeline_No...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_9...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_8ns_9...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_Pipeline_So...
Compiling module xil_defaultlib.tlModelTop_mul_13ns_6ns_19_1_1(N...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_Pipeline_We...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_13ns_6ns_7...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_13ns_6ns_7...
Compiling module xil_defaultlib.tlModelTop_loadIfMap_Pipeline_Ea...
Compiling module xil_defaultlib.tlModelTop_mul_32ns_32ns_37_1_1(...
Compiling module xil_defaultlib.tlModelTop_mul_5ns_8ns_13_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_10ns_13ns_22_1_1(...
Compiling module xil_defaultlib.tlModelTop_mul_3ns_6ns_9_1_1(NUM...
Compiling module xil_defaultlib.tlModelTop_mul_10ns_9ns_17_1_1(N...
Compiling module xil_defaultlib.tlModelTop_mul_3ns_10ns_13_1_1(N...
Compiling module xil_defaultlib.tlModelTop_urem_5ns_4ns_3_9_seq_...
Compiling module xil_defaultlib.tlModelTop_urem_5ns_4ns_3_9_seq_...
Compiling module xil_defaultlib.tlModelTop_urem_8ns_4ns_3_12_seq...
Compiling module xil_defaultlib.tlModelTop_urem_8ns_4ns_3_12_seq...
Compiling module xil_defaultlib.tlModelTop_loadIfMap
Compiling module xil_defaultlib.tlModelTop_loadWtMap_Tof_rom_ROM...
Compiling module xil_defaultlib.tlModelTop_loadWtMap_Pipeline_Wt...
Compiling module xil_defaultlib.tlModelTop_mul_9ns_32s_32_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_14ns_32s_45_1_1(N...
Compiling module xil_defaultlib.tlModelTop_mul_14ns_9ns_21_1_1(N...
Compiling module xil_defaultlib.tlModelTop_loadWtMap
Compiling module xil_defaultlib.tlModelTop_mul_32s_6s_32_1_1(NUM...
Compiling module xil_defaultlib.tlModelTop_mem2Buf
Compiling module xil_defaultlib.tlModelTop_loadBiasTile_Nof_step...
Compiling module xil_defaultlib.tlModelTop_loadBiasTile_Pipeline...
Compiling module xil_defaultlib.tlModelTop_loadBiasTile_Pipeline...
Compiling module xil_defaultlib.tlModelTop_mul_3ns_6ns_8_1_1(NUM...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_13s_9ns_13...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_13s_9ns_13...
Compiling module xil_defaultlib.tlModelTop_loadBiasTile
Compiling module xil_defaultlib.tlModelTop_tileClc_tileclc_loop_...
Compiling module xil_defaultlib.tlModelTop_tileClc_wndclc_loop_l...
Compiling module xil_defaultlib.tlModelTop_tileClc_wtbuf2pe_loop...
Compiling module xil_defaultlib.tlModelTop_tileClc_toy_step_rom_...
Compiling module xil_defaultlib.tlModelTop_tileClc_pe2buf_addr_o...
Compiling module xil_defaultlib.tlModelTop_tileClc_pe2buf_addr_o...
Compiling module xil_defaultlib.tlModelTop_tileClc_pe2buf_addr_o...
Compiling module xil_defaultlib.tlModelTop_tileClc_bit_shift_rom...
Compiling module xil_defaultlib.tlModelTop_mul_32s_32s_32_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_sparsemux_9_3_32_1_1(...
Compiling module xil_defaultlib.tlModelTop_sparsemux_15_3_32_1_1...
Compiling module xil_defaultlib.tlModelTop_tileClc_Pipeline_Regi...
Compiling module xil_defaultlib.tlModelTop_sparsemux_257_8_2_1_1...
Compiling module xil_defaultlib.tlModelTop_bias_ReLu
Compiling module xil_defaultlib.tlModelTop_sparsemux_9_2_32_1_1(...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_6ns_3ns_15...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_6ns_3ns_15...
Compiling module xil_defaultlib.tlModelTop_tileClc_Pipeline_loop...
Compiling module xil_defaultlib.tlModelTop_mul_32s_6ns_32_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_6ns_5ns_10_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_fifo_w32_d4_S_ShiftRe...
Compiling module xil_defaultlib.tlModelTop_fifo_w32_d4_S_default
Compiling module xil_defaultlib.tlModelTop_tileClc
Compiling module xil_defaultlib.tlModelTop_mul_33s_8ns_41_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_41s_8ns_49_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_storeMap_Pipeline_Loo...
Compiling module xil_defaultlib.tlModelTop_mul_5ns_32s_32_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_8ns_5ns_13_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_9ns_13ns_21_1_1(N...
Compiling module xil_defaultlib.tlModelTop_storeMap
Compiling module xil_defaultlib.tlModelTop_ConvLayer
Compiling module xil_defaultlib.tlModelTop_mul_7ns_8ns_15_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_16ns_7ns_23_1_1(N...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_16ns_10ns_...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_16ns_10ns_...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_7ns_7...
Compiling module xil_defaultlib.tlModelTop_mac_muladd_10ns_7ns_7...
Compiling module xil_defaultlib.tlModelTop_maxPool_Pipeline_VITI...
Compiling module xil_defaultlib.tlModelTop_mul_8ns_8ns_16_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_7ns_7ns_14_1_1(NU...
Compiling module xil_defaultlib.tlModelTop_mul_10ns_14ns_23_1_1(...
Compiling module xil_defaultlib.tlModelTop_maxPool
Compiling module xil_defaultlib.tlModelTop_tlModelTop_Pipeline_g...
Compiling module xil_defaultlib.tlModelTop_tlModelTop_Pipeline_f...
Compiling module xil_defaultlib.tlModelTop_tlModelTop_Pipeline_f...
Compiling module xil_defaultlib.tlModelTop_mul_26ns_32s_32_1_1(N...
Compiling module xil_defaultlib.tlModelTop_tlModelTop_Pipeline_f...
Compiling module xil_defaultlib.tlModelTop_control_s_axi
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_store(CONS...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_load(NUM_R...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_burst_sequ...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_throttle(C...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_write(CONS...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi_read(C_USE...
Compiling module xil_defaultlib.tlModelTop_gmem_m_axi(C_M_AXI_AD...
Compiling module xil_defaultlib.tlModelTop
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_automem_finalOut
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=49)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_tlModelTop_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlModelTop

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jul 24 09:18:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/tlModelTop/xsim_script.tcl
# xsim {tlModelTop} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=tlModelTop_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {tlModelTop.tcl}
Time resolution is 1 ps
source tlModelTop.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 tlModelTop_test_lib               -     @368             
  top_env                    tlModelTop_env                    -     @379             
    axi_lite_control         uvm_env                           -     @432             
      item_rtr_port          uvm_analysis_port                 -     @451             
      item_wtr_port          uvm_analysis_port                 -     @441             
      master                 uvm_agent                         -     @844             
        ardrv                uvm_driver #(REQ,RSP)             -     @1519            
          item_read_imp      uvm_analysis_port                 -     @1548            
          rsp_port           uvm_analysis_port                 -     @1538            
          seq_item_port      uvm_seq_item_pull_port            -     @1528            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1558            
          rsp_export         uvm_analysis_export               -     @1567            
          seq_item_export    uvm_seq_item_pull_imp             -     @1685            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @991             
          item_read_imp      uvm_analysis_port                 -     @1020            
          rsp_port           uvm_analysis_port                 -     @1010            
          seq_item_port      uvm_seq_item_pull_port            -     @1000            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1030            
          rsp_export         uvm_analysis_export               -     @1039            
          seq_item_export    uvm_seq_item_pull_imp             -     @1157            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1343            
          item_read_imp      uvm_analysis_port                 -     @1372            
          rsp_port           uvm_analysis_port                 -     @1362            
          seq_item_port      uvm_seq_item_pull_port            -     @1352            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1382            
          rsp_export         uvm_analysis_export               -     @1391            
          seq_item_export    uvm_seq_item_pull_imp             -     @1509            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1695            
          item_read_imp      uvm_analysis_port                 -     @1724            
          rsp_port           uvm_analysis_port                 -     @1714            
          seq_item_port      uvm_seq_item_pull_port            -     @1704            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1734            
          rsp_export         uvm_analysis_export               -     @1743            
          seq_item_export    uvm_seq_item_pull_imp             -     @1861            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1167            
          item_read_imp      uvm_analysis_port                 -     @1196            
          rsp_port           uvm_analysis_port                 -     @1186            
          seq_item_port      uvm_seq_item_pull_port            -     @1176            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1206            
          rsp_export         uvm_analysis_export               -     @1215            
          seq_item_export    uvm_seq_item_pull_imp             -     @1333            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @666             
        item_ar2r_port       uvm_analysis_port                 -     @735             
        item_ar_port         uvm_analysis_port                 -     @705             
        item_aw2b_port       uvm_analysis_port                 -     @725             
        item_aw_port         uvm_analysis_port                 -     @675             
        item_b_port          uvm_analysis_port                 -     @695             
        item_r_port          uvm_analysis_port                 -     @715             
        item_w_port          uvm_analysis_port                 -     @685             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @745             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @814             
        ar_imp               uvm_analysis_imp_ar               -     @784             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @804             
        aw_imp               uvm_analysis_imp_aw               -     @754             
        b_imp                uvm_analysis_imp_b                -     @774             
        item_rtr_port        uvm_analysis_port                 -     @834             
        item_wtr_port        uvm_analysis_port                 -     @824             
        r_imp                uvm_analysis_imp_r                -     @794             
        w_imp                uvm_analysis_imp_w                -     @764             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @853             
        rsp_export           uvm_analysis_export               -     @862             
        seq_item_export      uvm_seq_item_pull_imp             -     @980             
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @430             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem          uvm_env                           -     @401             
      item_rtr_port          uvm_analysis_port                 -     @420             
      item_wtr_port          uvm_analysis_port                 -     @410             
      monitor                uvm_monitor                       -     @1944            
        item_ar2r_port       uvm_analysis_port                 -     @2013            
        item_ar_port         uvm_analysis_port                 -     @1983            
        item_aw2b_port       uvm_analysis_port                 -     @2003            
        item_aw_port         uvm_analysis_port                 -     @1953            
        item_b_port          uvm_analysis_port                 -     @1973            
        item_r_port          uvm_analysis_port                 -     @1993            
        item_w_port          uvm_analysis_port                 -     @1963            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2122            
        ardrv                uvm_driver #(REQ,RSP)             -     @2799            
          item_read_imp      uvm_analysis_port                 -     @2828            
          rsp_port           uvm_analysis_port                 -     @2818            
          seq_item_port      uvm_seq_item_pull_port            -     @2808            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2838            
          rsp_export         uvm_analysis_export               -     @2847            
          seq_item_export    uvm_seq_item_pull_imp             -     @2965            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2271            
          item_read_imp      uvm_analysis_port                 -     @2300            
          rsp_port           uvm_analysis_port                 -     @2290            
          seq_item_port      uvm_seq_item_pull_port            -     @2280            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2310            
          rsp_export         uvm_analysis_export               -     @2319            
          seq_item_export    uvm_seq_item_pull_imp             -     @2437            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2623            
          item_read_imp      uvm_analysis_port                 -     @2652            
          rsp_port           uvm_analysis_port                 -     @2642            
          seq_item_port      uvm_seq_item_pull_port            -     @2632            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2662            
          rsp_export         uvm_analysis_export               -     @2671            
          seq_item_export    uvm_seq_item_pull_imp             -     @2789            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @2975            
          item_read_imp      uvm_analysis_port                 -     @3004            
          rsp_port           uvm_analysis_port                 -     @2994            
          seq_item_port      uvm_seq_item_pull_port            -     @2984            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3014            
          rsp_export         uvm_analysis_export               -     @3023            
          seq_item_export    uvm_seq_item_pull_imp             -     @3141            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2447            
          item_read_imp      uvm_analysis_port                 -     @2476            
          rsp_port           uvm_analysis_port                 -     @2466            
          seq_item_port      uvm_seq_item_pull_port            -     @2456            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2486            
          rsp_export         uvm_analysis_export               -     @2495            
          seq_item_export    uvm_seq_item_pull_imp             -     @2613            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2023            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2092            
        ar_imp               uvm_analysis_imp_ar               -     @2062            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2082            
        aw_imp               uvm_analysis_imp_aw               -     @2032            
        b_imp                uvm_analysis_imp_b                -     @2052            
        item_rtr_port        uvm_analysis_port                 -     @2112            
        item_wtr_port        uvm_analysis_port                 -     @2102            
        r_imp                uvm_analysis_imp_r                -     @2072            
        w_imp                uvm_analysis_imp_w                -     @2042            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2131            
        rsp_export           uvm_analysis_export               -     @2140            
        seq_item_export      uvm_seq_item_pull_imp             -     @2258            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @394             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @396             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     tlModelTop_reference_model        -     @461             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               tlModelTop_subsystem_monitor      -     @474             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @513             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @503             
      gmem_rtr_imp           uvm_analysis_imp_axi_rtr_gmem     -     @493             
      gmem_wtr_imp           uvm_analysis_imp_axi_wtr_gmem     -     @483             
      scbd                   tlModelTop_scoreboard             -     @3222            
        refm                 tlModelTop_reference_model        -     @461             
          trans_num_idx      integral                          32    'h0              
    tlModelTop_virtual_sqr   tlModelTop_virtual_sequencer      -     @523             
      rsp_export             uvm_analysis_export               -     @532             
      seq_item_export        uvm_seq_item_pull_imp             -     @650             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     tlModelTop_reference_model        -     @461             
    tlModelTop_virtual_sqr   tlModelTop_virtual_sequencer      -     @523             
    tlModelTop_cfg           tlModelTop_config                 -     @393             
      gmem_cfg               axi_cfg                           -     @394             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @396             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @430             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"


Out of memory on request for a fresh 8388608 bytes
Total memory consumed so far :1419893184 bytes
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:26:24 . Memory (MB): peak = 208.969 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 24 09:44:46 2025...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 9 seconds. Total elapsed time: 6763.44 seconds; peak allocated memory: 431.707 MB.
