{
  "nodes":
  [
    {
      "name":"bicg"
      , "id":2850964648
      , "type":"component"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"A_local"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                          , "line":"17"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3600 bytes"
                  , "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"2 RAMs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'A_local' occupies memory words [0-899] and has 1 array element per memory word.</br>  Memory words [900-1023] are unused padding."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, singlepump"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                    , "line":17
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"1024 words"
                      , "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)"
                      , "Number of active ports":"1"
                      , "Number of read ports":"1"
                      , "Number of un-used ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'A_local' occupies memory words [0-899] and has 1 array element per memory word.</br>  Memory words [900-1023] are unused padding."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                        , "line":17
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "padding":"124"
                      , "depth":"1024"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of un-used ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'A_local' occupies memory words [0-899] and has 1 array element per memory word.</br>  Memory words [900-1023] are unused padding."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                            , "line":17
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"s_local"
              , "id":6
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                          , "line":"18"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"120 bytes"
                  , "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"2 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 's_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, singlepump"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                    , "line":18
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":7
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 MLABs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 's_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                        , "line":18
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":8
                      , "padding":"2"
                      , "depth":"32"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 's_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                            , "line":18
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":9
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":10
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 's_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"q_local"
              , "id":11
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                          , "line":"19"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"120 bytes"
                  , "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"2 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'q_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, singlepump"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                    , "line":19
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":12
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 MLABs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'q_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                        , "line":19
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":13
                      , "padding":"2"
                      , "depth":"32"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'q_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                            , "line":19
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":14
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":15
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'q_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"p_local"
              , "id":16
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                          , "line":"20"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"120 bytes"
                  , "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"2 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'p_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, singlepump"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                    , "line":20
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":17
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 MLABs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"1"
                      , "Number of read ports":"1"
                      , "Number of un-used ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'p_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                        , "line":20
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":18
                      , "padding":"2"
                      , "depth":"32"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of un-used ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'p_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                            , "line":20
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":19
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"r_local"
              , "id":20
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                          , "line":"21"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"120 bytes"
                  , "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"2 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'r_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, singlepump"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                    , "line":21
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":21
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 MLABs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"1"
                      , "Number of read ports":"1"
                      , "Number of un-used ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'r_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                        , "line":21
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":22
                      , "padding":"2"
                      , "depth":"32"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of un-used ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'r_local' occupies memory words [0-29] and has 1 array element per memory word.</br>  Memory words [30-31] are unused padding."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                            , "line":21
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":23
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":2851223720
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"A_local"
              , "Start cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":2851225784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"s_local"
              , "Start cycle":"7"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":2851226680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"s_local"
              , "Start cycle":"11"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":2850994776
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"q_local"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":40
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":2851210744
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"q_local"
              , "Start cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":47
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":2851227416
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"p_local"
              , "Start cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":45
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":2851222520
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"r_local"
              , "Start cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/bicg/bicg.cpp"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":2851223720
    }
    , {
      "from":9
      , "to":2851225784
    }
    , {
      "from":2851226680
      , "to":10
    }
    , {
      "from":14
      , "to":2850994776
    }
    , {
      "from":2851210744
      , "to":15
    }
    , {
      "from":19
      , "to":2851227416
    }
    , {
      "from":23
      , "to":2851222520
    }
  ]
}
