<stg><name>v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %hwReg_layerEnable_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %hwReg_layerEnable_load_cast

]]></Node>
<StgValue><ssdm name="hwReg_layerEnable_load_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %tobool83_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool83_not

]]></Node>
<StgValue><ssdm name="tobool83_not_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %and_ln285_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:4 %add75_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add75

]]></Node>
<StgValue><ssdm name="add75_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX

]]></Node>
<StgValue><ssdm name="layerStartX_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %bkgpix_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V

]]></Node>
<StgValue><ssdm name="bkgpix_val_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %bkgpix_val_V_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_1

]]></Node>
<StgValue><ssdm name="bkgpix_val_V_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %bkgpix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_2

]]></Node>
<StgValue><ssdm name="bkgpix_val_V_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %zext_ln301_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln301

]]></Node>
<StgValue><ssdm name="zext_ln301_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %width_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="9">
<![CDATA[
newFuncRoot:11 %zext_ln301_cast = zext i9 %zext_ln301_read

]]></Node>
<StgValue><ssdm name="zext_ln301_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alphax, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i10 0, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body55:0 %x_11 = load i10 %x

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="10">
<![CDATA[
for.body55:1 %zext_ln271 = zext i10 %x_11

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="10">
<![CDATA[
for.body55:2 %zext_ln271_1 = zext i10 %x_11

]]></Node>
<StgValue><ssdm name="zext_ln271_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body55:3 %icmp_ln271 = icmp_eq  i10 %x_11, i10 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body55:4 %x_12 = add i10 %x_11, i10 1

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55:5 %br_ln271 = br i1 %icmp_ln271, void %for.body55.split, void %for.inc151.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body55.split:0 %specpipeline_ln275 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_38

]]></Node>
<StgValue><ssdm name="specpipeline_ln275"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body55.split:1 %specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55.split:2 %br_ln277 = br i1 %hwReg_layerEnable_load_cast_read, void %for.body.i, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i:3 %icmp_ln286 = icmp_ult  i16 %zext_ln271, i16 %layerStartX_read

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:4 %xor_ln286 = xor i1 %icmp_ln286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln286"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:5 %icmp_ln287 = icmp_ult  i17 %zext_ln271_1, i17 %add75_read

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:6 %and_ln285_2 = and i1 %and_ln285_read, i1 %icmp_ln287

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:7 %and_ln285_1 = and i1 %and_ln285_2, i1 %xor_ln286

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:8 %xor_ln285 = xor i1 %and_ln285_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:9 %or_ln285 = or i1 %tobool83_not_read, i1 %xor_ln285

]]></Node>
<StgValue><ssdm name="or_ln285"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:10 %br_ln285 = br i1 %or_ln285, void %if.then84, void %for.body90

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body90:37 %store_ln271 = store i10 %x_12, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="hwReg_layerEnable_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:0 %outLayer0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer0

]]></Node>
<StgValue><ssdm name="outLayer0_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="hwReg_layerEnable_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="24">
<![CDATA[
if.then:1 %trunc_ln145 = trunc i24 %outLayer0_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="hwReg_layerEnable_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %trunc_ln145_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="hwReg_layerEnable_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="hwReg_layerEnable_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln278 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then84:0 %srcLayer1x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer1x

]]></Node>
<StgValue><ssdm name="srcLayer1x_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="24">
<![CDATA[
if.then84:1 %trunc_ln145_1 = trunc i24 %srcLayer1x_read

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then84:2 %trunc_ln145_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then84:3 %trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then84:4 %srcLayer1Alphax_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %srcLayer1Alphax

]]></Node>
<StgValue><ssdm name="srcLayer1Alphax_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then84:5 %store_ln295 = store i8 %trunc_ln145_9, i8 %p_0_2_0_0_026_out

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then84:6 %store_ln295 = store i8 %trunc_ln145_8, i8 %p_0_1_0_0_024_out

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then84:7 %store_ln295 = store i8 %trunc_ln145_1, i8 %p_0_0_0_0_022_out

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="or_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.then84:8 %br_ln295 = br void %for.body90

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i:0 %rhs_6 = phi i8 %trunc_ln145_6, void %if.then, i8 %bkgpix_val_V_2_read, void %for.body55.split

]]></Node>
<StgValue><ssdm name="rhs_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i:1 %rhs_3 = phi i8 %trunc_ln145_5, void %if.then, i8 %bkgpix_val_V_1_read, void %for.body55.split

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i:2 %rhs = phi i8 %trunc_ln145, void %if.then, i8 %bkgpix_val_V_read, void %for.body55.split

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body90:0 %empty = phi i8 %srcLayer1Alphax_read, void %if.then84, i8 0, void %for.body.i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body90:1 %lhs = load i8 %p_0_0_0_0_022_out

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body90:2 %lhs_1 = load i8 %p_0_1_0_0_024_out

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body90:3 %lhs_2 = load i8 %p_0_2_0_0_026_out

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body90:4 %icmp_ln300 = icmp_eq  i8 %empty, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
for.body90:5 %zext_ln260 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.body90:6 %ppalpha_V = select i1 %icmp_ln300, i9 256, i9 %zext_ln260

]]></Node>
<StgValue><ssdm name="ppalpha_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="9">
<![CDATA[
for.body90:7 %zext_ln301_1 = zext i9 %ppalpha_V

]]></Node>
<StgValue><ssdm name="zext_ln301_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body90:8 %mul_ln301 = mul i17 %zext_ln301_cast, i17 %zext_ln301_1

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
for.body90:9 %zext_ln232 = zext i8 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
for.body90:10 %zext_ln232_1 = zext i8 %rhs

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90:11 %ret_V_6 = sub i9 %zext_ln232, i9 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90:12 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %mul_ln301, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="9">
<![CDATA[
for.body90:13 %zext_ln1540 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1540"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="9">
<![CDATA[
for.body90:14 %sext_ln1540 = sext i9 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1540"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:16 %mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
for.body90:19 %zext_ln232_2 = zext i8 %lhs_1

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
for.body90:20 %zext_ln232_3 = zext i8 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln232_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90:21 %ret_V_7 = sub i9 %zext_ln232_2, i9 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="9">
<![CDATA[
for.body90:22 %sext_ln1540_1 = sext i9 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1540_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:24 %mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.body90:27 %zext_ln232_4 = zext i8 %lhs_2

]]></Node>
<StgValue><ssdm name="zext_ln232_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
for.body90:28 %zext_ln232_5 = zext i8 %rhs_6

]]></Node>
<StgValue><ssdm name="zext_ln232_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body90:29 %ret_V_8 = sub i9 %zext_ln232_4, i9 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="9">
<![CDATA[
for.body90:30 %sext_ln1540_2 = sext i9 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1540_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:32 %mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="mul_ln232_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:16 %mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:24 %mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:32 %mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="mul_ln232_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body90:15 %rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs, i8 0

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:16 %mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:17 %ret_V = add i16 %mul_ln232, i16 %rhs_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body90:23 %rhs_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_3, i8 0

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:24 %mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1

]]></Node>
<StgValue><ssdm name="mul_ln232_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:25 %ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body90:31 %rhs_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_6, i8 0

]]></Node>
<StgValue><ssdm name="rhs_8"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:32 %mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="mul_ln232_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:33 %ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
for.inc151.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="100" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:17 %ret_V = add i16 %mul_ln232, i16 %rhs_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90:18 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:25 %ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90:26 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body90:33 %ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90:34 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.body90:35 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %trunc_ln2, i8 %tmp_1, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body90:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer1, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
for.body90:38 %br_ln271 = br void %for.body55

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
