#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xafa9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xafab70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xb05b20 .functor NOT 1, L_0xb303a0, C4<0>, C4<0>, C4<0>;
L_0xb30100 .functor XOR 1, L_0xb2ffa0, L_0xb30060, C4<0>, C4<0>;
L_0xb30290 .functor XOR 1, L_0xb30100, L_0xb301c0, C4<0>, C4<0>;
v0xb2c490_0 .net *"_ivl_10", 0 0, L_0xb301c0;  1 drivers
v0xb2c590_0 .net *"_ivl_12", 0 0, L_0xb30290;  1 drivers
v0xb2c670_0 .net *"_ivl_2", 0 0, L_0xb2e370;  1 drivers
v0xb2c730_0 .net *"_ivl_4", 0 0, L_0xb2ffa0;  1 drivers
v0xb2c810_0 .net *"_ivl_6", 0 0, L_0xb30060;  1 drivers
v0xb2c940_0 .net *"_ivl_8", 0 0, L_0xb30100;  1 drivers
v0xb2ca20_0 .net "a", 0 0, v0xb29350_0;  1 drivers
v0xb2cac0_0 .net "b", 0 0, v0xb293f0_0;  1 drivers
v0xb2cb60_0 .net "c", 0 0, v0xb29490_0;  1 drivers
v0xb2cc00_0 .var "clk", 0 0;
v0xb2cca0_0 .net "d", 0 0, v0xb295d0_0;  1 drivers
v0xb2cd40_0 .net "q_dut", 0 0, L_0xb2fe40;  1 drivers
v0xb2cde0_0 .net "q_ref", 0 0, L_0xb05b90;  1 drivers
v0xb2ce80_0 .var/2u "stats1", 159 0;
v0xb2cf20_0 .var/2u "strobe", 0 0;
v0xb2cfc0_0 .net "tb_match", 0 0, L_0xb303a0;  1 drivers
v0xb2d080_0 .net "tb_mismatch", 0 0, L_0xb05b20;  1 drivers
v0xb2d140_0 .net "wavedrom_enable", 0 0, v0xb296c0_0;  1 drivers
v0xb2d1e0_0 .net "wavedrom_title", 511 0, v0xb29760_0;  1 drivers
L_0xb2e370 .concat [ 1 0 0 0], L_0xb05b90;
L_0xb2ffa0 .concat [ 1 0 0 0], L_0xb05b90;
L_0xb30060 .concat [ 1 0 0 0], L_0xb2fe40;
L_0xb301c0 .concat [ 1 0 0 0], L_0xb05b90;
L_0xb303a0 .cmp/eeq 1, L_0xb2e370, L_0xb30290;
S_0xafad00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xafab70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xae6ea0 .functor OR 1, v0xb29350_0, v0xb293f0_0, C4<0>, C4<0>;
L_0xafb460 .functor OR 1, v0xb29490_0, v0xb295d0_0, C4<0>, C4<0>;
L_0xb05b90 .functor AND 1, L_0xae6ea0, L_0xafb460, C4<1>, C4<1>;
v0xb05d90_0 .net *"_ivl_0", 0 0, L_0xae6ea0;  1 drivers
v0xb05e30_0 .net *"_ivl_2", 0 0, L_0xafb460;  1 drivers
v0xae6ff0_0 .net "a", 0 0, v0xb29350_0;  alias, 1 drivers
v0xae7090_0 .net "b", 0 0, v0xb293f0_0;  alias, 1 drivers
v0xb287d0_0 .net "c", 0 0, v0xb29490_0;  alias, 1 drivers
v0xb288e0_0 .net "d", 0 0, v0xb295d0_0;  alias, 1 drivers
v0xb289a0_0 .net "q", 0 0, L_0xb05b90;  alias, 1 drivers
S_0xb28b00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xafab70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb29350_0 .var "a", 0 0;
v0xb293f0_0 .var "b", 0 0;
v0xb29490_0 .var "c", 0 0;
v0xb29530_0 .net "clk", 0 0, v0xb2cc00_0;  1 drivers
v0xb295d0_0 .var "d", 0 0;
v0xb296c0_0 .var "wavedrom_enable", 0 0;
v0xb29760_0 .var "wavedrom_title", 511 0;
E_0xaf5980/0 .event negedge, v0xb29530_0;
E_0xaf5980/1 .event posedge, v0xb29530_0;
E_0xaf5980 .event/or E_0xaf5980/0, E_0xaf5980/1;
E_0xaf5bd0 .event posedge, v0xb29530_0;
E_0xadf9f0 .event negedge, v0xb29530_0;
S_0xb28e50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb28b00;
 .timescale -12 -12;
v0xb29050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb29150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb28b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb298c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xafab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb2d510 .functor NOT 1, v0xb29350_0, C4<0>, C4<0>, C4<0>;
L_0xb2d5a0 .functor NOT 1, v0xb293f0_0, C4<0>, C4<0>, C4<0>;
L_0xb2d630 .functor AND 1, L_0xb2d510, L_0xb2d5a0, C4<1>, C4<1>;
L_0xb2d6a0 .functor NOT 1, v0xb29490_0, C4<0>, C4<0>, C4<0>;
L_0xb2d740 .functor AND 1, L_0xb2d630, L_0xb2d6a0, C4<1>, C4<1>;
L_0xb2d850 .functor NOT 1, v0xb295d0_0, C4<0>, C4<0>, C4<0>;
L_0xb2d900 .functor AND 1, L_0xb2d740, L_0xb2d850, C4<1>, C4<1>;
L_0xb2da10 .functor NOT 1, v0xb29350_0, C4<0>, C4<0>, C4<0>;
L_0xb2dad0 .functor NOT 1, v0xb293f0_0, C4<0>, C4<0>, C4<0>;
L_0xb2db40 .functor AND 1, L_0xb2da10, L_0xb2dad0, C4<1>, C4<1>;
L_0xb2dcb0 .functor AND 1, L_0xb2db40, v0xb29490_0, C4<1>, C4<1>;
L_0xb2dd20 .functor NOT 1, v0xb295d0_0, C4<0>, C4<0>, C4<0>;
L_0xb2de00 .functor AND 1, L_0xb2dcb0, L_0xb2dd20, C4<1>, C4<1>;
L_0xb2df10 .functor OR 1, L_0xb2d900, L_0xb2de00, C4<0>, C4<0>;
L_0xb2dd90 .functor NOT 1, v0xb29350_0, C4<0>, C4<0>, C4<0>;
L_0xb2e0a0 .functor AND 1, L_0xb2dd90, v0xb293f0_0, C4<1>, C4<1>;
L_0xb2e1f0 .functor NOT 1, v0xb29490_0, C4<0>, C4<0>, C4<0>;
L_0xb2e260 .functor AND 1, L_0xb2e0a0, L_0xb2e1f0, C4<1>, C4<1>;
L_0xb2e410 .functor NOT 1, v0xb295d0_0, C4<0>, C4<0>, C4<0>;
L_0xb2e480 .functor AND 1, L_0xb2e260, L_0xb2e410, C4<1>, C4<1>;
L_0xb2e640 .functor OR 1, L_0xb2df10, L_0xb2e480, C4<0>, C4<0>;
L_0xb2e750 .functor NOT 1, v0xb29350_0, C4<0>, C4<0>, C4<0>;
L_0xb2e990 .functor AND 1, L_0xb2e750, v0xb293f0_0, C4<1>, C4<1>;
L_0xb2eb60 .functor AND 1, L_0xb2e990, v0xb29490_0, C4<1>, C4<1>;
L_0xb2ee00 .functor AND 1, L_0xb2eb60, v0xb295d0_0, C4<1>, C4<1>;
L_0xb2efd0 .functor OR 1, L_0xb2e640, L_0xb2ee00, C4<0>, C4<0>;
L_0xb2f1c0 .functor NOT 1, v0xb293f0_0, C4<0>, C4<0>, C4<0>;
L_0xb2f230 .functor AND 1, v0xb29350_0, L_0xb2f1c0, C4<1>, C4<1>;
L_0xb2f3e0 .functor NOT 1, v0xb29490_0, C4<0>, C4<0>, C4<0>;
L_0xb2f450 .functor AND 1, L_0xb2f230, L_0xb2f3e0, C4<1>, C4<1>;
L_0xb2f660 .functor AND 1, L_0xb2f450, v0xb295d0_0, C4<1>, C4<1>;
L_0xb2f720 .functor OR 1, L_0xb2efd0, L_0xb2f660, C4<0>, C4<0>;
L_0xb2f940 .functor NOT 1, v0xb293f0_0, C4<0>, C4<0>, C4<0>;
L_0xb2f9b0 .functor AND 1, v0xb29350_0, L_0xb2f940, C4<1>, C4<1>;
L_0xb2fb90 .functor AND 1, L_0xb2f9b0, v0xb29490_0, C4<1>, C4<1>;
L_0xb2fc50 .functor AND 1, L_0xb2fb90, v0xb295d0_0, C4<1>, C4<1>;
L_0xb2fe40 .functor OR 1, L_0xb2f720, L_0xb2fc50, C4<0>, C4<0>;
v0xb29bb0_0 .net *"_ivl_0", 0 0, L_0xb2d510;  1 drivers
v0xb29c90_0 .net *"_ivl_10", 0 0, L_0xb2d850;  1 drivers
v0xb29d70_0 .net *"_ivl_12", 0 0, L_0xb2d900;  1 drivers
v0xb29e60_0 .net *"_ivl_14", 0 0, L_0xb2da10;  1 drivers
v0xb29f40_0 .net *"_ivl_16", 0 0, L_0xb2dad0;  1 drivers
v0xb2a070_0 .net *"_ivl_18", 0 0, L_0xb2db40;  1 drivers
v0xb2a150_0 .net *"_ivl_2", 0 0, L_0xb2d5a0;  1 drivers
v0xb2a230_0 .net *"_ivl_20", 0 0, L_0xb2dcb0;  1 drivers
v0xb2a310_0 .net *"_ivl_22", 0 0, L_0xb2dd20;  1 drivers
v0xb2a3f0_0 .net *"_ivl_24", 0 0, L_0xb2de00;  1 drivers
v0xb2a4d0_0 .net *"_ivl_26", 0 0, L_0xb2df10;  1 drivers
v0xb2a5b0_0 .net *"_ivl_28", 0 0, L_0xb2dd90;  1 drivers
v0xb2a690_0 .net *"_ivl_30", 0 0, L_0xb2e0a0;  1 drivers
v0xb2a770_0 .net *"_ivl_32", 0 0, L_0xb2e1f0;  1 drivers
v0xb2a850_0 .net *"_ivl_34", 0 0, L_0xb2e260;  1 drivers
v0xb2a930_0 .net *"_ivl_36", 0 0, L_0xb2e410;  1 drivers
v0xb2aa10_0 .net *"_ivl_38", 0 0, L_0xb2e480;  1 drivers
v0xb2aaf0_0 .net *"_ivl_4", 0 0, L_0xb2d630;  1 drivers
v0xb2abd0_0 .net *"_ivl_40", 0 0, L_0xb2e640;  1 drivers
v0xb2acb0_0 .net *"_ivl_42", 0 0, L_0xb2e750;  1 drivers
v0xb2ad90_0 .net *"_ivl_44", 0 0, L_0xb2e990;  1 drivers
v0xb2ae70_0 .net *"_ivl_46", 0 0, L_0xb2eb60;  1 drivers
v0xb2af50_0 .net *"_ivl_48", 0 0, L_0xb2ee00;  1 drivers
v0xb2b030_0 .net *"_ivl_50", 0 0, L_0xb2efd0;  1 drivers
v0xb2b110_0 .net *"_ivl_52", 0 0, L_0xb2f1c0;  1 drivers
v0xb2b1f0_0 .net *"_ivl_54", 0 0, L_0xb2f230;  1 drivers
v0xb2b2d0_0 .net *"_ivl_56", 0 0, L_0xb2f3e0;  1 drivers
v0xb2b3b0_0 .net *"_ivl_58", 0 0, L_0xb2f450;  1 drivers
v0xb2b490_0 .net *"_ivl_6", 0 0, L_0xb2d6a0;  1 drivers
v0xb2b570_0 .net *"_ivl_60", 0 0, L_0xb2f660;  1 drivers
v0xb2b650_0 .net *"_ivl_62", 0 0, L_0xb2f720;  1 drivers
v0xb2b730_0 .net *"_ivl_64", 0 0, L_0xb2f940;  1 drivers
v0xb2b810_0 .net *"_ivl_66", 0 0, L_0xb2f9b0;  1 drivers
v0xb2bb00_0 .net *"_ivl_68", 0 0, L_0xb2fb90;  1 drivers
v0xb2bbe0_0 .net *"_ivl_70", 0 0, L_0xb2fc50;  1 drivers
v0xb2bcc0_0 .net *"_ivl_8", 0 0, L_0xb2d740;  1 drivers
v0xb2bda0_0 .net "a", 0 0, v0xb29350_0;  alias, 1 drivers
v0xb2be40_0 .net "b", 0 0, v0xb293f0_0;  alias, 1 drivers
v0xb2bf30_0 .net "c", 0 0, v0xb29490_0;  alias, 1 drivers
v0xb2c020_0 .net "d", 0 0, v0xb295d0_0;  alias, 1 drivers
v0xb2c110_0 .net "q", 0 0, L_0xb2fe40;  alias, 1 drivers
S_0xb2c270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xafab70;
 .timescale -12 -12;
E_0xaf5720 .event anyedge, v0xb2cf20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb2cf20_0;
    %nor/r;
    %assign/vec4 v0xb2cf20_0, 0;
    %wait E_0xaf5720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb28b00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb295d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb29490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb293f0_0, 0;
    %assign/vec4 v0xb29350_0, 0;
    %wait E_0xadf9f0;
    %wait E_0xaf5bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb295d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb29490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb293f0_0, 0;
    %assign/vec4 v0xb29350_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaf5980;
    %load/vec4 v0xb29350_0;
    %load/vec4 v0xb293f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb29490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb295d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb295d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb29490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb293f0_0, 0;
    %assign/vec4 v0xb29350_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb29150;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaf5980;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb295d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb29490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb293f0_0, 0;
    %assign/vec4 v0xb29350_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xafab70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb2cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb2cf20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xafab70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb2cc00_0;
    %inv;
    %store/vec4 v0xb2cc00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xafab70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb29530_0, v0xb2d080_0, v0xb2ca20_0, v0xb2cac0_0, v0xb2cb60_0, v0xb2cca0_0, v0xb2cde0_0, v0xb2cd40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xafab70;
T_7 ;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xafab70;
T_8 ;
    %wait E_0xaf5980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb2ce80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb2ce80_0, 4, 32;
    %load/vec4 v0xb2cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb2ce80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb2ce80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb2ce80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb2cde0_0;
    %load/vec4 v0xb2cde0_0;
    %load/vec4 v0xb2cd40_0;
    %xor;
    %load/vec4 v0xb2cde0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb2ce80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb2ce80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb2ce80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit3/iter0/response0/top_module.sv";
