# Reading D:/ProgramFiles(quartus)/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do CS3421_RRK_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ProgramFiles(quartus)/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/School/College_Year3_Semester1/CS3421\ -\ R01\ -\ ComputerOrganization/Processor_Project {D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:01 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project" D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v 
# -- Compiling module CS3421_RRK_Processor
# -- Compiling module Program_Counter
# -- Compiling module Instruction_Memory
# -- Compiling module Register_File
# -- Compiling module Data_Memory
# -- Compiling module Control_Unit
# -- Compiling module Sign_Extend
# -- Compiling module Jump_Shift
# -- Compiling module mux2to1_5
# -- Compiling module DataClock
# -- Compiling module ALU
# -- Compiling module equalToZero
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module adder32
# -- Compiling module adder4
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	CS3421_RRK_Processor
# End time: 13:49:01 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/TestBench_Processor_Final.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:14 on Dec 13,2018
# vlog -reportprogress 300 -work work D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/TestBench_Processor_Final.v 
# -- Compiling module TestBench_Processor_Final
# 
# Top level modules:
# 	TestBench_Processor_Final
# End time: 13:49:14 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.TestBench_Processor_Final
# vsim work.TestBench_Processor_Final 
# Start time: 13:49:17 on Dec 13,2018
# Loading work.TestBench_Processor_Final
# Loading work.CS3421_RRK_Processor
# Loading work.DataClock
# Loading work.mux2to1
# Loading work.Program_Counter
# Loading work.adder32
# Loading work.adder4
# Loading work.Instruction_Memory
# Loading work.Jump_Shift
# Loading work.mux2to1_5
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.ALU
# Loading work.zeroExtender
# Loading work.mux4to1
# Loading work.equalToZero
# Loading work.Data_Memory
# Loading work.Control_Unit
add wave -position insertpoint  \
sim:/TestBench_Processor_Final/error \
sim:/TestBench_Processor_Final/PC_Value \
sim:/TestBench_Processor_Final/Instruction \
sim:/TestBench_Processor_Final/Jump \
sim:/TestBench_Processor_Final/PC_Scr \
sim:/TestBench_Processor_Final/Result \
sim:/TestBench_Processor_Final/Expected_PC_Value \
sim:/TestBench_Processor_Final/Expected_Instruction \
sim:/TestBench_Processor_Final/Expected_Jump \
sim:/TestBench_Processor_Final/Expected_PC_Scr \
sim:/TestBench_Processor_Final/Expected_Result \
sim:/TestBench_Processor_Final/testVectors \
sim:/TestBench_Processor_Final/vectorNum \
sim:/TestBench_Processor_Final/clk
run
run
# ** Note: $finish    : D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/TestBench_Processor_Final.v(71)
#    Time: 1130 ps  Iteration: 0  Instance: /TestBench_Processor_Final
# 1
# Break in Module TestBench_Processor_Final at D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/TestBench_Processor_Final.v line 71
# End time: 13:49:52 on Dec 13,2018, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
