<stg><name>top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11</name>


<trans_list>

<trans id="1425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %jb = alloca i32 1

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_31, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_30, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_29, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_28, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_27, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_26, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_25, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_24, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_23, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_22, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_21, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_20, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_19, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_18, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_17, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_16, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload

]]></Node>
<StgValue><ssdm name="scale_31_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload

]]></Node>
<StgValue><ssdm name="scale_63_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload

]]></Node>
<StgValue><ssdm name="scale_30_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload

]]></Node>
<StgValue><ssdm name="scale_62_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload

]]></Node>
<StgValue><ssdm name="scale_29_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload

]]></Node>
<StgValue><ssdm name="scale_61_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload

]]></Node>
<StgValue><ssdm name="scale_28_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload

]]></Node>
<StgValue><ssdm name="scale_60_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload

]]></Node>
<StgValue><ssdm name="scale_27_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload

]]></Node>
<StgValue><ssdm name="scale_59_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload

]]></Node>
<StgValue><ssdm name="scale_26_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload

]]></Node>
<StgValue><ssdm name="scale_58_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload

]]></Node>
<StgValue><ssdm name="scale_25_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload

]]></Node>
<StgValue><ssdm name="scale_57_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload

]]></Node>
<StgValue><ssdm name="scale_24_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload

]]></Node>
<StgValue><ssdm name="scale_56_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload

]]></Node>
<StgValue><ssdm name="scale_23_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload

]]></Node>
<StgValue><ssdm name="scale_55_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload

]]></Node>
<StgValue><ssdm name="scale_22_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload

]]></Node>
<StgValue><ssdm name="scale_54_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload

]]></Node>
<StgValue><ssdm name="scale_21_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload

]]></Node>
<StgValue><ssdm name="scale_53_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload

]]></Node>
<StgValue><ssdm name="scale_20_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload

]]></Node>
<StgValue><ssdm name="scale_52_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload

]]></Node>
<StgValue><ssdm name="scale_19_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload

]]></Node>
<StgValue><ssdm name="scale_51_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload

]]></Node>
<StgValue><ssdm name="scale_18_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload

]]></Node>
<StgValue><ssdm name="scale_50_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload

]]></Node>
<StgValue><ssdm name="scale_17_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload

]]></Node>
<StgValue><ssdm name="scale_49_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload

]]></Node>
<StgValue><ssdm name="scale_16_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload

]]></Node>
<StgValue><ssdm name="scale_48_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload

]]></Node>
<StgValue><ssdm name="scale_15_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload

]]></Node>
<StgValue><ssdm name="scale_47_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload

]]></Node>
<StgValue><ssdm name="scale_14_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload

]]></Node>
<StgValue><ssdm name="scale_46_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload

]]></Node>
<StgValue><ssdm name="scale_13_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload

]]></Node>
<StgValue><ssdm name="scale_45_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload

]]></Node>
<StgValue><ssdm name="scale_12_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload

]]></Node>
<StgValue><ssdm name="scale_44_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:75 %scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload

]]></Node>
<StgValue><ssdm name="scale_11_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload

]]></Node>
<StgValue><ssdm name="scale_43_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:77 %scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload

]]></Node>
<StgValue><ssdm name="scale_10_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:78 %scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload

]]></Node>
<StgValue><ssdm name="scale_42_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:79 %scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload

]]></Node>
<StgValue><ssdm name="scale_9_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:80 %scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload

]]></Node>
<StgValue><ssdm name="scale_41_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:81 %scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload

]]></Node>
<StgValue><ssdm name="scale_8_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:82 %scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload

]]></Node>
<StgValue><ssdm name="scale_40_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:83 %scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload

]]></Node>
<StgValue><ssdm name="scale_7_reload_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:84 %scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload

]]></Node>
<StgValue><ssdm name="scale_39_reload_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:85 %scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload

]]></Node>
<StgValue><ssdm name="scale_6_reload_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:86 %scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload

]]></Node>
<StgValue><ssdm name="scale_38_reload_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:87 %scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload

]]></Node>
<StgValue><ssdm name="scale_5_reload_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:88 %scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload

]]></Node>
<StgValue><ssdm name="scale_37_reload_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:89 %scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload

]]></Node>
<StgValue><ssdm name="scale_4_reload_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:90 %scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload

]]></Node>
<StgValue><ssdm name="scale_36_reload_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:91 %scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload

]]></Node>
<StgValue><ssdm name="scale_3_reload_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:92 %scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload

]]></Node>
<StgValue><ssdm name="scale_35_reload_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:93 %scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload

]]></Node>
<StgValue><ssdm name="scale_2_reload_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:94 %scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload

]]></Node>
<StgValue><ssdm name="scale_34_reload_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:95 %scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload

]]></Node>
<StgValue><ssdm name="scale_1_reload_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:96 %scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload

]]></Node>
<StgValue><ssdm name="scale_33_reload_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:97 %scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload

]]></Node>
<StgValue><ssdm name="scale_reload_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:98 %scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload

]]></Node>
<StgValue><ssdm name="scale_32_reload_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:99 %store_ln0 = store i10 0, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:100 %store_ln105 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:101 %store_ln107 = store i7 0, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:102 %br_ln0 = br void %VITIS_LOOP_110_12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_110_12:0 %indvar_flatten6_load = load i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_110_12:1 %icmp_ln105 = icmp_eq  i10 %indvar_flatten6_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_110_12:2 %add_ln105_1 = add i10 %indvar_flatten6_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_110_12:3 %br_ln105 = br i1 %icmp_ln105, void %for.inc131, void %for.end133.exitStub

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc131:0 %jb_load = load i7 %jb

]]></Node>
<StgValue><ssdm name="jb_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc131:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="7">
<![CDATA[
for.inc131:2 %trunc_ln105 = trunc i7 %jb_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc131:3 %add_ln105 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc131:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc131:7 %select_ln105 = select i1 %tmp, i6 0, i6 %trunc_ln105

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="6">
<![CDATA[
for.inc131:8 %zext_ln105 = zext i6 %select_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc131:9 %select_ln105_1 = select i1 %tmp, i9 %add_ln105, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln105_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="9">
<![CDATA[
for.inc131:10 %trunc_ln109 = trunc i9 %select_ln105_1

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc131:12 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %zext_ln105, i32 5

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc131:13 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln109, i1 %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="9">
<![CDATA[
for.inc131:14 %zext_ln113_32 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln113_32"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:15 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:16 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:17 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:18 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:19 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:20 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:21 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:22 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:23 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:25 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:26 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:27 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:28 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:29 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:30 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:31 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:32 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:33 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:34 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:35 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:36 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:37 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:38 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:39 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:40 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:41 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:42 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:43 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:44 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:45 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:46 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:79 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc131:81 %icmp_ln113_96 = icmp_eq  i6 %select_ln105, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln113_96"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:117 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:154 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:191 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:228 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:265 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:302 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:339 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:376 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:413 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:450 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:487 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:524 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:561 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:598 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:635 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:672 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:709 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:746 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:783 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:820 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:857 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:894 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:931 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:968 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1005 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1042 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1079 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1116 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1153 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1190 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1227 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1264 %add_ln107 = add i7 %zext_ln105, i7 32

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131:1265 %store_ln105 = store i10 %add_ln105_1, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131:1266 %store_ln105 = store i9 %select_ln105_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131:1267 %store_ln107 = store i7 %add_ln107, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:79 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:80 %sext_ln113 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:82 %select_ln113_4 = select i1 %icmp_ln113_96, i24 %scale_32_reload_read, i24 %scale_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:83 %sext_ln113_1 = sext i24 %select_ln113_4

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:84 %mul_ln113 = mul i48 %sext_ln113_1, i48 %sext_ln113

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:85 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 47

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:86 %trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:87 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 15

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:88 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 39

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:89 %zext_ln113 = zext i1 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:90 %add_ln113 = add i24 %trunc_ln3, i24 %zext_ln113

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:91 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113, i32 23

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:92 %xor_ln113 = xor i1 %tmp_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:93 %and_ln113 = and i1 %tmp_153, i1 %xor_ln113

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:94 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 40

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:95 %tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113, i32 41

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:96 %icmp_ln113 = icmp_eq  i7 %tmp_33, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:97 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113, i32 40

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:98 %icmp_ln113_1 = icmp_eq  i8 %tmp_34, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:99 %icmp_ln113_2 = icmp_eq  i8 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:100 %select_ln113 = select i1 %and_ln113, i1 %icmp_ln113_1, i1 %icmp_ln113_2

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:101 %xor_ln113_1 = xor i1 %tmp_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:102 %and_ln113_1 = and i1 %icmp_ln113, i1 %xor_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:103 %select_ln113_1 = select i1 %and_ln113, i1 %and_ln113_1, i1 %icmp_ln113_1

]]></Node>
<StgValue><ssdm name="select_ln113_1"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:104 %and_ln113_2 = and i1 %and_ln113, i1 %icmp_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_2"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:105 %xor_ln113_2 = xor i1 %select_ln113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_2"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:106 %or_ln113 = or i1 %tmp_154, i1 %xor_ln113_2

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:107 %xor_ln113_3 = xor i1 %tmp_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_3"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:108 %and_ln113_3 = and i1 %or_ln113, i1 %xor_ln113_3

]]></Node>
<StgValue><ssdm name="and_ln113_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:109 %and_ln113_4 = and i1 %tmp_154, i1 %select_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_4"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:110 %or_ln113_64 = or i1 %and_ln113_2, i1 %and_ln113_4

]]></Node>
<StgValue><ssdm name="or_ln113_64"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:111 %xor_ln113_4 = xor i1 %or_ln113_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_4"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:112 %and_ln113_5 = and i1 %tmp_149, i1 %xor_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_5"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:113 %select_ln113_2 = select i1 %and_ln113_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_2"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:114 %or_ln113_1 = or i1 %and_ln113_3, i1 %and_ln113_5

]]></Node>
<StgValue><ssdm name="or_ln113_1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:115 %select_ln113_3 = select i1 %or_ln113_1, i24 %select_ln113_2, i24 %add_ln113

]]></Node>
<StgValue><ssdm name="select_ln113_3"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:117 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:118 %sext_ln113_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load

]]></Node>
<StgValue><ssdm name="sext_ln113_2"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:119 %select_ln113_9 = select i1 %icmp_ln113_96, i24 %scale_33_reload_read, i24 %scale_1_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_9"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:120 %sext_ln113_3 = sext i24 %select_ln113_9

]]></Node>
<StgValue><ssdm name="sext_ln113_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:121 %mul_ln113_1 = mul i48 %sext_ln113_3, i48 %sext_ln113_2

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:122 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:123 %trunc_ln113_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:124 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:125 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:126 %zext_ln113_1 = zext i1 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:127 %add_ln113_1 = add i24 %trunc_ln113_1, i24 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:128 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:129 %xor_ln113_5 = xor i1 %tmp_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_5"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:130 %and_ln113_6 = and i1 %tmp_160, i1 %xor_ln113_5

]]></Node>
<StgValue><ssdm name="and_ln113_6"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:131 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:132 %tmp_35 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:133 %icmp_ln113_3 = icmp_eq  i7 %tmp_35, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_3"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:134 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:135 %icmp_ln113_4 = icmp_eq  i8 %tmp_36, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_4"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:136 %icmp_ln113_5 = icmp_eq  i8 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_5"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:137 %select_ln113_5 = select i1 %and_ln113_6, i1 %icmp_ln113_4, i1 %icmp_ln113_5

]]></Node>
<StgValue><ssdm name="select_ln113_5"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:138 %xor_ln113_6 = xor i1 %tmp_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_6"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:139 %and_ln113_7 = and i1 %icmp_ln113_3, i1 %xor_ln113_6

]]></Node>
<StgValue><ssdm name="and_ln113_7"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:140 %select_ln113_6 = select i1 %and_ln113_6, i1 %and_ln113_7, i1 %icmp_ln113_4

]]></Node>
<StgValue><ssdm name="select_ln113_6"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:141 %and_ln113_8 = and i1 %and_ln113_6, i1 %icmp_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_8"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:142 %xor_ln113_7 = xor i1 %select_ln113_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_7"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:143 %or_ln113_2 = or i1 %tmp_161, i1 %xor_ln113_7

]]></Node>
<StgValue><ssdm name="or_ln113_2"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:144 %xor_ln113_8 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_8"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:145 %and_ln113_9 = and i1 %or_ln113_2, i1 %xor_ln113_8

]]></Node>
<StgValue><ssdm name="and_ln113_9"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:146 %and_ln113_10 = and i1 %tmp_161, i1 %select_ln113_6

]]></Node>
<StgValue><ssdm name="and_ln113_10"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:147 %or_ln113_65 = or i1 %and_ln113_8, i1 %and_ln113_10

]]></Node>
<StgValue><ssdm name="or_ln113_65"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:148 %xor_ln113_9 = xor i1 %or_ln113_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_9"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:149 %and_ln113_11 = and i1 %tmp_156, i1 %xor_ln113_9

]]></Node>
<StgValue><ssdm name="and_ln113_11"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:150 %select_ln113_7 = select i1 %and_ln113_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_7"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:151 %or_ln113_3 = or i1 %and_ln113_9, i1 %and_ln113_11

]]></Node>
<StgValue><ssdm name="or_ln113_3"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:152 %select_ln113_8 = select i1 %or_ln113_3, i24 %select_ln113_7, i24 %add_ln113_1

]]></Node>
<StgValue><ssdm name="select_ln113_8"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:154 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:155 %sext_ln113_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load

]]></Node>
<StgValue><ssdm name="sext_ln113_4"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:156 %select_ln113_14 = select i1 %icmp_ln113_96, i24 %scale_34_reload_read, i24 %scale_2_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_14"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:157 %sext_ln113_5 = sext i24 %select_ln113_14

]]></Node>
<StgValue><ssdm name="sext_ln113_5"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:158 %mul_ln113_2 = mul i48 %sext_ln113_5, i48 %sext_ln113_4

]]></Node>
<StgValue><ssdm name="mul_ln113_2"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:159 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:160 %trunc_ln113_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_2"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:161 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:162 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:163 %zext_ln113_2 = zext i1 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:164 %add_ln113_2 = add i24 %trunc_ln113_2, i24 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:165 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:166 %xor_ln113_10 = xor i1 %tmp_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_10"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:167 %and_ln113_12 = and i1 %tmp_167, i1 %xor_ln113_10

]]></Node>
<StgValue><ssdm name="and_ln113_12"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:168 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:169 %tmp_37 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:170 %icmp_ln113_6 = icmp_eq  i7 %tmp_37, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_6"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:171 %tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:172 %icmp_ln113_7 = icmp_eq  i8 %tmp_38, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_7"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:173 %icmp_ln113_8 = icmp_eq  i8 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_8"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:174 %select_ln113_10 = select i1 %and_ln113_12, i1 %icmp_ln113_7, i1 %icmp_ln113_8

]]></Node>
<StgValue><ssdm name="select_ln113_10"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:175 %xor_ln113_11 = xor i1 %tmp_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_11"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:176 %and_ln113_13 = and i1 %icmp_ln113_6, i1 %xor_ln113_11

]]></Node>
<StgValue><ssdm name="and_ln113_13"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:177 %select_ln113_11 = select i1 %and_ln113_12, i1 %and_ln113_13, i1 %icmp_ln113_7

]]></Node>
<StgValue><ssdm name="select_ln113_11"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:178 %and_ln113_14 = and i1 %and_ln113_12, i1 %icmp_ln113_7

]]></Node>
<StgValue><ssdm name="and_ln113_14"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:179 %xor_ln113_12 = xor i1 %select_ln113_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_12"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:180 %or_ln113_4 = or i1 %tmp_168, i1 %xor_ln113_12

]]></Node>
<StgValue><ssdm name="or_ln113_4"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:181 %xor_ln113_13 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_13"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:182 %and_ln113_15 = and i1 %or_ln113_4, i1 %xor_ln113_13

]]></Node>
<StgValue><ssdm name="and_ln113_15"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:183 %and_ln113_16 = and i1 %tmp_168, i1 %select_ln113_11

]]></Node>
<StgValue><ssdm name="and_ln113_16"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:184 %or_ln113_66 = or i1 %and_ln113_14, i1 %and_ln113_16

]]></Node>
<StgValue><ssdm name="or_ln113_66"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:185 %xor_ln113_14 = xor i1 %or_ln113_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_14"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:186 %and_ln113_17 = and i1 %tmp_163, i1 %xor_ln113_14

]]></Node>
<StgValue><ssdm name="and_ln113_17"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:187 %select_ln113_12 = select i1 %and_ln113_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_12"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:188 %or_ln113_5 = or i1 %and_ln113_15, i1 %and_ln113_17

]]></Node>
<StgValue><ssdm name="or_ln113_5"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:189 %select_ln113_13 = select i1 %or_ln113_5, i24 %select_ln113_12, i24 %add_ln113_2

]]></Node>
<StgValue><ssdm name="select_ln113_13"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:191 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:192 %sext_ln113_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load

]]></Node>
<StgValue><ssdm name="sext_ln113_6"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:193 %select_ln113_19 = select i1 %icmp_ln113_96, i24 %scale_35_reload_read, i24 %scale_3_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_19"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:194 %sext_ln113_7 = sext i24 %select_ln113_19

]]></Node>
<StgValue><ssdm name="sext_ln113_7"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:195 %mul_ln113_3 = mul i48 %sext_ln113_7, i48 %sext_ln113_6

]]></Node>
<StgValue><ssdm name="mul_ln113_3"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:196 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:197 %trunc_ln113_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_3"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:198 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:199 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:200 %zext_ln113_3 = zext i1 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:201 %add_ln113_3 = add i24 %trunc_ln113_3, i24 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:202 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:203 %xor_ln113_15 = xor i1 %tmp_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_15"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:204 %and_ln113_18 = and i1 %tmp_174, i1 %xor_ln113_15

]]></Node>
<StgValue><ssdm name="and_ln113_18"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:205 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:206 %tmp_39 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:207 %icmp_ln113_9 = icmp_eq  i7 %tmp_39, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_9"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:208 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:209 %icmp_ln113_10 = icmp_eq  i8 %tmp_40, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_10"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:210 %icmp_ln113_11 = icmp_eq  i8 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_11"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:211 %select_ln113_15 = select i1 %and_ln113_18, i1 %icmp_ln113_10, i1 %icmp_ln113_11

]]></Node>
<StgValue><ssdm name="select_ln113_15"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:212 %xor_ln113_16 = xor i1 %tmp_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_16"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:213 %and_ln113_19 = and i1 %icmp_ln113_9, i1 %xor_ln113_16

]]></Node>
<StgValue><ssdm name="and_ln113_19"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:214 %select_ln113_16 = select i1 %and_ln113_18, i1 %and_ln113_19, i1 %icmp_ln113_10

]]></Node>
<StgValue><ssdm name="select_ln113_16"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:215 %and_ln113_20 = and i1 %and_ln113_18, i1 %icmp_ln113_10

]]></Node>
<StgValue><ssdm name="and_ln113_20"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:216 %xor_ln113_17 = xor i1 %select_ln113_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_17"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:217 %or_ln113_6 = or i1 %tmp_175, i1 %xor_ln113_17

]]></Node>
<StgValue><ssdm name="or_ln113_6"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:218 %xor_ln113_18 = xor i1 %tmp_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_18"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:219 %and_ln113_21 = and i1 %or_ln113_6, i1 %xor_ln113_18

]]></Node>
<StgValue><ssdm name="and_ln113_21"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:220 %and_ln113_22 = and i1 %tmp_175, i1 %select_ln113_16

]]></Node>
<StgValue><ssdm name="and_ln113_22"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:221 %or_ln113_67 = or i1 %and_ln113_20, i1 %and_ln113_22

]]></Node>
<StgValue><ssdm name="or_ln113_67"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:222 %xor_ln113_19 = xor i1 %or_ln113_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_19"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:223 %and_ln113_23 = and i1 %tmp_170, i1 %xor_ln113_19

]]></Node>
<StgValue><ssdm name="and_ln113_23"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:224 %select_ln113_17 = select i1 %and_ln113_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_17"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:225 %or_ln113_7 = or i1 %and_ln113_21, i1 %and_ln113_23

]]></Node>
<StgValue><ssdm name="or_ln113_7"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:226 %select_ln113_18 = select i1 %or_ln113_7, i24 %select_ln113_17, i24 %add_ln113_3

]]></Node>
<StgValue><ssdm name="select_ln113_18"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:228 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:229 %sext_ln113_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load

]]></Node>
<StgValue><ssdm name="sext_ln113_8"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:230 %select_ln113_24 = select i1 %icmp_ln113_96, i24 %scale_36_reload_read, i24 %scale_4_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_24"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:231 %sext_ln113_9 = sext i24 %select_ln113_24

]]></Node>
<StgValue><ssdm name="sext_ln113_9"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:232 %mul_ln113_4 = mul i48 %sext_ln113_9, i48 %sext_ln113_8

]]></Node>
<StgValue><ssdm name="mul_ln113_4"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:233 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:234 %trunc_ln113_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_4"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:235 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:236 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:237 %zext_ln113_4 = zext i1 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:238 %add_ln113_4 = add i24 %trunc_ln113_4, i24 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:239 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:240 %xor_ln113_20 = xor i1 %tmp_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_20"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:241 %and_ln113_24 = and i1 %tmp_181, i1 %xor_ln113_20

]]></Node>
<StgValue><ssdm name="and_ln113_24"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:242 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:243 %tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:244 %icmp_ln113_12 = icmp_eq  i7 %tmp_41, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_12"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:245 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:246 %icmp_ln113_13 = icmp_eq  i8 %tmp_42, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_13"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:247 %icmp_ln113_14 = icmp_eq  i8 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_14"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:248 %select_ln113_20 = select i1 %and_ln113_24, i1 %icmp_ln113_13, i1 %icmp_ln113_14

]]></Node>
<StgValue><ssdm name="select_ln113_20"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:249 %xor_ln113_21 = xor i1 %tmp_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_21"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:250 %and_ln113_25 = and i1 %icmp_ln113_12, i1 %xor_ln113_21

]]></Node>
<StgValue><ssdm name="and_ln113_25"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:251 %select_ln113_21 = select i1 %and_ln113_24, i1 %and_ln113_25, i1 %icmp_ln113_13

]]></Node>
<StgValue><ssdm name="select_ln113_21"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:252 %and_ln113_26 = and i1 %and_ln113_24, i1 %icmp_ln113_13

]]></Node>
<StgValue><ssdm name="and_ln113_26"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:253 %xor_ln113_22 = xor i1 %select_ln113_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_22"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:254 %or_ln113_8 = or i1 %tmp_182, i1 %xor_ln113_22

]]></Node>
<StgValue><ssdm name="or_ln113_8"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:255 %xor_ln113_23 = xor i1 %tmp_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_23"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:256 %and_ln113_27 = and i1 %or_ln113_8, i1 %xor_ln113_23

]]></Node>
<StgValue><ssdm name="and_ln113_27"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:257 %and_ln113_28 = and i1 %tmp_182, i1 %select_ln113_21

]]></Node>
<StgValue><ssdm name="and_ln113_28"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:258 %or_ln113_68 = or i1 %and_ln113_26, i1 %and_ln113_28

]]></Node>
<StgValue><ssdm name="or_ln113_68"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:259 %xor_ln113_24 = xor i1 %or_ln113_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_24"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:260 %and_ln113_29 = and i1 %tmp_177, i1 %xor_ln113_24

]]></Node>
<StgValue><ssdm name="and_ln113_29"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:261 %select_ln113_22 = select i1 %and_ln113_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_22"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:262 %or_ln113_9 = or i1 %and_ln113_27, i1 %and_ln113_29

]]></Node>
<StgValue><ssdm name="or_ln113_9"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:263 %select_ln113_23 = select i1 %or_ln113_9, i24 %select_ln113_22, i24 %add_ln113_4

]]></Node>
<StgValue><ssdm name="select_ln113_23"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:265 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:266 %sext_ln113_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load

]]></Node>
<StgValue><ssdm name="sext_ln113_10"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:267 %select_ln113_29 = select i1 %icmp_ln113_96, i24 %scale_37_reload_read, i24 %scale_5_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_29"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:268 %sext_ln113_11 = sext i24 %select_ln113_29

]]></Node>
<StgValue><ssdm name="sext_ln113_11"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:269 %mul_ln113_5 = mul i48 %sext_ln113_11, i48 %sext_ln113_10

]]></Node>
<StgValue><ssdm name="mul_ln113_5"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:270 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:271 %trunc_ln113_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_5"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:272 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:273 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:274 %zext_ln113_5 = zext i1 %tmp_185

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:275 %add_ln113_5 = add i24 %trunc_ln113_5, i24 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:276 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:277 %xor_ln113_25 = xor i1 %tmp_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_25"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:278 %and_ln113_30 = and i1 %tmp_188, i1 %xor_ln113_25

]]></Node>
<StgValue><ssdm name="and_ln113_30"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:279 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:280 %tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:281 %icmp_ln113_15 = icmp_eq  i7 %tmp_43, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_15"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:282 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:283 %icmp_ln113_16 = icmp_eq  i8 %tmp_44, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_16"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:284 %icmp_ln113_17 = icmp_eq  i8 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_17"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:285 %select_ln113_25 = select i1 %and_ln113_30, i1 %icmp_ln113_16, i1 %icmp_ln113_17

]]></Node>
<StgValue><ssdm name="select_ln113_25"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:286 %xor_ln113_26 = xor i1 %tmp_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_26"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:287 %and_ln113_31 = and i1 %icmp_ln113_15, i1 %xor_ln113_26

]]></Node>
<StgValue><ssdm name="and_ln113_31"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:288 %select_ln113_26 = select i1 %and_ln113_30, i1 %and_ln113_31, i1 %icmp_ln113_16

]]></Node>
<StgValue><ssdm name="select_ln113_26"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:289 %and_ln113_32 = and i1 %and_ln113_30, i1 %icmp_ln113_16

]]></Node>
<StgValue><ssdm name="and_ln113_32"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:290 %xor_ln113_27 = xor i1 %select_ln113_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_27"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:291 %or_ln113_10 = or i1 %tmp_189, i1 %xor_ln113_27

]]></Node>
<StgValue><ssdm name="or_ln113_10"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:292 %xor_ln113_28 = xor i1 %tmp_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_28"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:293 %and_ln113_33 = and i1 %or_ln113_10, i1 %xor_ln113_28

]]></Node>
<StgValue><ssdm name="and_ln113_33"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:294 %and_ln113_34 = and i1 %tmp_189, i1 %select_ln113_26

]]></Node>
<StgValue><ssdm name="and_ln113_34"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:295 %or_ln113_69 = or i1 %and_ln113_32, i1 %and_ln113_34

]]></Node>
<StgValue><ssdm name="or_ln113_69"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:296 %xor_ln113_29 = xor i1 %or_ln113_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_29"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:297 %and_ln113_35 = and i1 %tmp_184, i1 %xor_ln113_29

]]></Node>
<StgValue><ssdm name="and_ln113_35"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:298 %select_ln113_27 = select i1 %and_ln113_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_27"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:299 %or_ln113_11 = or i1 %and_ln113_33, i1 %and_ln113_35

]]></Node>
<StgValue><ssdm name="or_ln113_11"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:300 %select_ln113_28 = select i1 %or_ln113_11, i24 %select_ln113_27, i24 %add_ln113_5

]]></Node>
<StgValue><ssdm name="select_ln113_28"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:302 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:303 %sext_ln113_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln113_12"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:304 %select_ln113_34 = select i1 %icmp_ln113_96, i24 %scale_38_reload_read, i24 %scale_6_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_34"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:305 %sext_ln113_13 = sext i24 %select_ln113_34

]]></Node>
<StgValue><ssdm name="sext_ln113_13"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:306 %mul_ln113_6 = mul i48 %sext_ln113_13, i48 %sext_ln113_12

]]></Node>
<StgValue><ssdm name="mul_ln113_6"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:307 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:308 %trunc_ln113_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_6"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:309 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:310 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:311 %zext_ln113_6 = zext i1 %tmp_192

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:312 %add_ln113_6 = add i24 %trunc_ln113_6, i24 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:313 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:314 %xor_ln113_30 = xor i1 %tmp_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_30"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:315 %and_ln113_36 = and i1 %tmp_195, i1 %xor_ln113_30

]]></Node>
<StgValue><ssdm name="and_ln113_36"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:316 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:317 %tmp_45 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:318 %icmp_ln113_18 = icmp_eq  i7 %tmp_45, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_18"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:319 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:320 %icmp_ln113_19 = icmp_eq  i8 %tmp_46, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_19"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:321 %icmp_ln113_20 = icmp_eq  i8 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_20"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:322 %select_ln113_30 = select i1 %and_ln113_36, i1 %icmp_ln113_19, i1 %icmp_ln113_20

]]></Node>
<StgValue><ssdm name="select_ln113_30"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:323 %xor_ln113_31 = xor i1 %tmp_197, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_31"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:324 %and_ln113_37 = and i1 %icmp_ln113_18, i1 %xor_ln113_31

]]></Node>
<StgValue><ssdm name="and_ln113_37"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:325 %select_ln113_31 = select i1 %and_ln113_36, i1 %and_ln113_37, i1 %icmp_ln113_19

]]></Node>
<StgValue><ssdm name="select_ln113_31"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:326 %and_ln113_38 = and i1 %and_ln113_36, i1 %icmp_ln113_19

]]></Node>
<StgValue><ssdm name="and_ln113_38"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:327 %xor_ln113_32 = xor i1 %select_ln113_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_32"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:328 %or_ln113_12 = or i1 %tmp_196, i1 %xor_ln113_32

]]></Node>
<StgValue><ssdm name="or_ln113_12"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:329 %xor_ln113_33 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_33"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:330 %and_ln113_39 = and i1 %or_ln113_12, i1 %xor_ln113_33

]]></Node>
<StgValue><ssdm name="and_ln113_39"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:331 %and_ln113_40 = and i1 %tmp_196, i1 %select_ln113_31

]]></Node>
<StgValue><ssdm name="and_ln113_40"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:332 %or_ln113_70 = or i1 %and_ln113_38, i1 %and_ln113_40

]]></Node>
<StgValue><ssdm name="or_ln113_70"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:333 %xor_ln113_34 = xor i1 %or_ln113_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_34"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:334 %and_ln113_41 = and i1 %tmp_191, i1 %xor_ln113_34

]]></Node>
<StgValue><ssdm name="and_ln113_41"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:335 %select_ln113_32 = select i1 %and_ln113_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_32"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:336 %or_ln113_13 = or i1 %and_ln113_39, i1 %and_ln113_41

]]></Node>
<StgValue><ssdm name="or_ln113_13"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:337 %select_ln113_33 = select i1 %or_ln113_13, i24 %select_ln113_32, i24 %add_ln113_6

]]></Node>
<StgValue><ssdm name="select_ln113_33"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:339 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:340 %sext_ln113_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln113_14"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:341 %select_ln113_39 = select i1 %icmp_ln113_96, i24 %scale_39_reload_read, i24 %scale_7_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_39"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:342 %sext_ln113_15 = sext i24 %select_ln113_39

]]></Node>
<StgValue><ssdm name="sext_ln113_15"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:343 %mul_ln113_7 = mul i48 %sext_ln113_15, i48 %sext_ln113_14

]]></Node>
<StgValue><ssdm name="mul_ln113_7"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:344 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:345 %trunc_ln113_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_7"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:346 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:347 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:348 %zext_ln113_7 = zext i1 %tmp_199

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:349 %add_ln113_7 = add i24 %trunc_ln113_7, i24 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:350 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:351 %xor_ln113_35 = xor i1 %tmp_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_35"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:352 %and_ln113_42 = and i1 %tmp_202, i1 %xor_ln113_35

]]></Node>
<StgValue><ssdm name="and_ln113_42"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:353 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:354 %tmp_47 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:355 %icmp_ln113_21 = icmp_eq  i7 %tmp_47, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_21"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:356 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:357 %icmp_ln113_22 = icmp_eq  i8 %tmp_48, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_22"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:358 %icmp_ln113_23 = icmp_eq  i8 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_23"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:359 %select_ln113_35 = select i1 %and_ln113_42, i1 %icmp_ln113_22, i1 %icmp_ln113_23

]]></Node>
<StgValue><ssdm name="select_ln113_35"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:360 %xor_ln113_36 = xor i1 %tmp_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_36"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:361 %and_ln113_43 = and i1 %icmp_ln113_21, i1 %xor_ln113_36

]]></Node>
<StgValue><ssdm name="and_ln113_43"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:362 %select_ln113_36 = select i1 %and_ln113_42, i1 %and_ln113_43, i1 %icmp_ln113_22

]]></Node>
<StgValue><ssdm name="select_ln113_36"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:363 %and_ln113_44 = and i1 %and_ln113_42, i1 %icmp_ln113_22

]]></Node>
<StgValue><ssdm name="and_ln113_44"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:364 %xor_ln113_37 = xor i1 %select_ln113_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_37"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:365 %or_ln113_14 = or i1 %tmp_203, i1 %xor_ln113_37

]]></Node>
<StgValue><ssdm name="or_ln113_14"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:366 %xor_ln113_38 = xor i1 %tmp_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_38"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:367 %and_ln113_45 = and i1 %or_ln113_14, i1 %xor_ln113_38

]]></Node>
<StgValue><ssdm name="and_ln113_45"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:368 %and_ln113_46 = and i1 %tmp_203, i1 %select_ln113_36

]]></Node>
<StgValue><ssdm name="and_ln113_46"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:369 %or_ln113_71 = or i1 %and_ln113_44, i1 %and_ln113_46

]]></Node>
<StgValue><ssdm name="or_ln113_71"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:370 %xor_ln113_39 = xor i1 %or_ln113_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_39"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:371 %and_ln113_47 = and i1 %tmp_198, i1 %xor_ln113_39

]]></Node>
<StgValue><ssdm name="and_ln113_47"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:372 %select_ln113_37 = select i1 %and_ln113_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_37"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:373 %or_ln113_15 = or i1 %and_ln113_45, i1 %and_ln113_47

]]></Node>
<StgValue><ssdm name="or_ln113_15"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:374 %select_ln113_38 = select i1 %or_ln113_15, i24 %select_ln113_37, i24 %add_ln113_7

]]></Node>
<StgValue><ssdm name="select_ln113_38"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:376 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:377 %sext_ln113_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln113_16"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:378 %select_ln113_44 = select i1 %icmp_ln113_96, i24 %scale_40_reload_read, i24 %scale_8_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_44"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:379 %sext_ln113_17 = sext i24 %select_ln113_44

]]></Node>
<StgValue><ssdm name="sext_ln113_17"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:380 %mul_ln113_8 = mul i48 %sext_ln113_17, i48 %sext_ln113_16

]]></Node>
<StgValue><ssdm name="mul_ln113_8"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:381 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 47

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:382 %trunc_ln113_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_8, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_8"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:383 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:384 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:385 %zext_ln113_8 = zext i1 %tmp_206

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:386 %add_ln113_8 = add i24 %trunc_ln113_8, i24 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="add_ln113_8"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:387 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:388 %xor_ln113_40 = xor i1 %tmp_210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_40"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:389 %and_ln113_48 = and i1 %tmp_209, i1 %xor_ln113_40

]]></Node>
<StgValue><ssdm name="and_ln113_48"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:390 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:391 %tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_8, i32 41

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:392 %icmp_ln113_24 = icmp_eq  i7 %tmp_49, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_24"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:393 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:394 %icmp_ln113_25 = icmp_eq  i8 %tmp_50, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_25"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:395 %icmp_ln113_26 = icmp_eq  i8 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_26"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:396 %select_ln113_40 = select i1 %and_ln113_48, i1 %icmp_ln113_25, i1 %icmp_ln113_26

]]></Node>
<StgValue><ssdm name="select_ln113_40"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:397 %xor_ln113_41 = xor i1 %tmp_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_41"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:398 %and_ln113_49 = and i1 %icmp_ln113_24, i1 %xor_ln113_41

]]></Node>
<StgValue><ssdm name="and_ln113_49"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:399 %select_ln113_41 = select i1 %and_ln113_48, i1 %and_ln113_49, i1 %icmp_ln113_25

]]></Node>
<StgValue><ssdm name="select_ln113_41"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:400 %and_ln113_50 = and i1 %and_ln113_48, i1 %icmp_ln113_25

]]></Node>
<StgValue><ssdm name="and_ln113_50"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:401 %xor_ln113_42 = xor i1 %select_ln113_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_42"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:402 %or_ln113_16 = or i1 %tmp_210, i1 %xor_ln113_42

]]></Node>
<StgValue><ssdm name="or_ln113_16"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:403 %xor_ln113_43 = xor i1 %tmp_205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_43"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:404 %and_ln113_51 = and i1 %or_ln113_16, i1 %xor_ln113_43

]]></Node>
<StgValue><ssdm name="and_ln113_51"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:405 %and_ln113_52 = and i1 %tmp_210, i1 %select_ln113_41

]]></Node>
<StgValue><ssdm name="and_ln113_52"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:406 %or_ln113_72 = or i1 %and_ln113_50, i1 %and_ln113_52

]]></Node>
<StgValue><ssdm name="or_ln113_72"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:407 %xor_ln113_44 = xor i1 %or_ln113_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_44"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:408 %and_ln113_53 = and i1 %tmp_205, i1 %xor_ln113_44

]]></Node>
<StgValue><ssdm name="and_ln113_53"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:409 %select_ln113_42 = select i1 %and_ln113_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_42"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:410 %or_ln113_17 = or i1 %and_ln113_51, i1 %and_ln113_53

]]></Node>
<StgValue><ssdm name="or_ln113_17"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:411 %select_ln113_43 = select i1 %or_ln113_17, i24 %select_ln113_42, i24 %add_ln113_8

]]></Node>
<StgValue><ssdm name="select_ln113_43"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:413 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:414 %sext_ln113_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln113_18"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:415 %select_ln113_49 = select i1 %icmp_ln113_96, i24 %scale_41_reload_read, i24 %scale_9_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_49"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:416 %sext_ln113_19 = sext i24 %select_ln113_49

]]></Node>
<StgValue><ssdm name="sext_ln113_19"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:417 %mul_ln113_9 = mul i48 %sext_ln113_19, i48 %sext_ln113_18

]]></Node>
<StgValue><ssdm name="mul_ln113_9"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:418 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 47

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:419 %trunc_ln113_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_9, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_9"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:420 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:421 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 39

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:422 %zext_ln113_9 = zext i1 %tmp_213

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:423 %add_ln113_9 = add i24 %trunc_ln113_9, i24 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="add_ln113_9"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:424 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:425 %xor_ln113_45 = xor i1 %tmp_217, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_45"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:426 %and_ln113_54 = and i1 %tmp_216, i1 %xor_ln113_45

]]></Node>
<StgValue><ssdm name="and_ln113_54"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:427 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:428 %tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_9, i32 41

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:429 %icmp_ln113_27 = icmp_eq  i7 %tmp_51, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_27"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:430 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:431 %icmp_ln113_28 = icmp_eq  i8 %tmp_52, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_28"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:432 %icmp_ln113_29 = icmp_eq  i8 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_29"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:433 %select_ln113_45 = select i1 %and_ln113_54, i1 %icmp_ln113_28, i1 %icmp_ln113_29

]]></Node>
<StgValue><ssdm name="select_ln113_45"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:434 %xor_ln113_46 = xor i1 %tmp_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_46"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:435 %and_ln113_55 = and i1 %icmp_ln113_27, i1 %xor_ln113_46

]]></Node>
<StgValue><ssdm name="and_ln113_55"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:436 %select_ln113_46 = select i1 %and_ln113_54, i1 %and_ln113_55, i1 %icmp_ln113_28

]]></Node>
<StgValue><ssdm name="select_ln113_46"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:437 %and_ln113_56 = and i1 %and_ln113_54, i1 %icmp_ln113_28

]]></Node>
<StgValue><ssdm name="and_ln113_56"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:438 %xor_ln113_47 = xor i1 %select_ln113_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_47"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:439 %or_ln113_18 = or i1 %tmp_217, i1 %xor_ln113_47

]]></Node>
<StgValue><ssdm name="or_ln113_18"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:440 %xor_ln113_48 = xor i1 %tmp_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_48"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:441 %and_ln113_57 = and i1 %or_ln113_18, i1 %xor_ln113_48

]]></Node>
<StgValue><ssdm name="and_ln113_57"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:442 %and_ln113_58 = and i1 %tmp_217, i1 %select_ln113_46

]]></Node>
<StgValue><ssdm name="and_ln113_58"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:443 %or_ln113_73 = or i1 %and_ln113_56, i1 %and_ln113_58

]]></Node>
<StgValue><ssdm name="or_ln113_73"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:444 %xor_ln113_49 = xor i1 %or_ln113_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_49"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:445 %and_ln113_59 = and i1 %tmp_212, i1 %xor_ln113_49

]]></Node>
<StgValue><ssdm name="and_ln113_59"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:446 %select_ln113_47 = select i1 %and_ln113_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_47"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:447 %or_ln113_19 = or i1 %and_ln113_57, i1 %and_ln113_59

]]></Node>
<StgValue><ssdm name="or_ln113_19"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:448 %select_ln113_48 = select i1 %or_ln113_19, i24 %select_ln113_47, i24 %add_ln113_9

]]></Node>
<StgValue><ssdm name="select_ln113_48"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:450 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:451 %sext_ln113_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121

]]></Node>
<StgValue><ssdm name="sext_ln113_20"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:452 %select_ln113_54 = select i1 %icmp_ln113_96, i24 %scale_42_reload_read, i24 %scale_10_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_54"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:453 %sext_ln113_21 = sext i24 %select_ln113_54

]]></Node>
<StgValue><ssdm name="sext_ln113_21"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:454 %mul_ln113_10 = mul i48 %sext_ln113_21, i48 %sext_ln113_20

]]></Node>
<StgValue><ssdm name="mul_ln113_10"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:455 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 47

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:456 %trunc_ln113_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_10, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_s"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:457 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:458 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:459 %zext_ln113_10 = zext i1 %tmp_220

]]></Node>
<StgValue><ssdm name="zext_ln113_10"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:460 %add_ln113_10 = add i24 %trunc_ln113_s, i24 %zext_ln113_10

]]></Node>
<StgValue><ssdm name="add_ln113_10"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:461 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:462 %xor_ln113_50 = xor i1 %tmp_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_50"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:463 %and_ln113_60 = and i1 %tmp_223, i1 %xor_ln113_50

]]></Node>
<StgValue><ssdm name="and_ln113_60"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:464 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:465 %tmp_53 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_10, i32 41

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:466 %icmp_ln113_30 = icmp_eq  i7 %tmp_53, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_30"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:467 %tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:468 %icmp_ln113_31 = icmp_eq  i8 %tmp_54, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_31"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:469 %icmp_ln113_32 = icmp_eq  i8 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_32"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:470 %select_ln113_50 = select i1 %and_ln113_60, i1 %icmp_ln113_31, i1 %icmp_ln113_32

]]></Node>
<StgValue><ssdm name="select_ln113_50"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:471 %xor_ln113_51 = xor i1 %tmp_225, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_51"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:472 %and_ln113_61 = and i1 %icmp_ln113_30, i1 %xor_ln113_51

]]></Node>
<StgValue><ssdm name="and_ln113_61"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:473 %select_ln113_51 = select i1 %and_ln113_60, i1 %and_ln113_61, i1 %icmp_ln113_31

]]></Node>
<StgValue><ssdm name="select_ln113_51"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:474 %and_ln113_62 = and i1 %and_ln113_60, i1 %icmp_ln113_31

]]></Node>
<StgValue><ssdm name="and_ln113_62"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:475 %xor_ln113_52 = xor i1 %select_ln113_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_52"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:476 %or_ln113_20 = or i1 %tmp_224, i1 %xor_ln113_52

]]></Node>
<StgValue><ssdm name="or_ln113_20"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:477 %xor_ln113_53 = xor i1 %tmp_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_53"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:478 %and_ln113_63 = and i1 %or_ln113_20, i1 %xor_ln113_53

]]></Node>
<StgValue><ssdm name="and_ln113_63"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:479 %and_ln113_64 = and i1 %tmp_224, i1 %select_ln113_51

]]></Node>
<StgValue><ssdm name="and_ln113_64"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:480 %or_ln113_74 = or i1 %and_ln113_62, i1 %and_ln113_64

]]></Node>
<StgValue><ssdm name="or_ln113_74"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:481 %xor_ln113_54 = xor i1 %or_ln113_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_54"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:482 %and_ln113_65 = and i1 %tmp_219, i1 %xor_ln113_54

]]></Node>
<StgValue><ssdm name="and_ln113_65"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:483 %select_ln113_52 = select i1 %and_ln113_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_52"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:484 %or_ln113_21 = or i1 %and_ln113_63, i1 %and_ln113_65

]]></Node>
<StgValue><ssdm name="or_ln113_21"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:485 %select_ln113_53 = select i1 %or_ln113_21, i24 %select_ln113_52, i24 %add_ln113_10

]]></Node>
<StgValue><ssdm name="select_ln113_53"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:487 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:488 %sext_ln113_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122

]]></Node>
<StgValue><ssdm name="sext_ln113_22"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:489 %select_ln113_59 = select i1 %icmp_ln113_96, i24 %scale_43_reload_read, i24 %scale_11_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_59"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:490 %sext_ln113_23 = sext i24 %select_ln113_59

]]></Node>
<StgValue><ssdm name="sext_ln113_23"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:491 %mul_ln113_11 = mul i48 %sext_ln113_23, i48 %sext_ln113_22

]]></Node>
<StgValue><ssdm name="mul_ln113_11"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:492 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 47

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:493 %trunc_ln113_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_11, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_10"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:494 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:495 %tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 39

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:496 %zext_ln113_11 = zext i1 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln113_11"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:497 %add_ln113_11 = add i24 %trunc_ln113_10, i24 %zext_ln113_11

]]></Node>
<StgValue><ssdm name="add_ln113_11"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:498 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:499 %xor_ln113_55 = xor i1 %tmp_231, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_55"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:500 %and_ln113_66 = and i1 %tmp_230, i1 %xor_ln113_55

]]></Node>
<StgValue><ssdm name="and_ln113_66"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:501 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:502 %tmp_55 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_11, i32 41

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:503 %icmp_ln113_33 = icmp_eq  i7 %tmp_55, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_33"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:504 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:505 %icmp_ln113_34 = icmp_eq  i8 %tmp_56, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_34"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:506 %icmp_ln113_35 = icmp_eq  i8 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_35"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:507 %select_ln113_55 = select i1 %and_ln113_66, i1 %icmp_ln113_34, i1 %icmp_ln113_35

]]></Node>
<StgValue><ssdm name="select_ln113_55"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:508 %xor_ln113_56 = xor i1 %tmp_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_56"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:509 %and_ln113_67 = and i1 %icmp_ln113_33, i1 %xor_ln113_56

]]></Node>
<StgValue><ssdm name="and_ln113_67"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:510 %select_ln113_56 = select i1 %and_ln113_66, i1 %and_ln113_67, i1 %icmp_ln113_34

]]></Node>
<StgValue><ssdm name="select_ln113_56"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:511 %and_ln113_68 = and i1 %and_ln113_66, i1 %icmp_ln113_34

]]></Node>
<StgValue><ssdm name="and_ln113_68"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:512 %xor_ln113_57 = xor i1 %select_ln113_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_57"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:513 %or_ln113_22 = or i1 %tmp_231, i1 %xor_ln113_57

]]></Node>
<StgValue><ssdm name="or_ln113_22"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:514 %xor_ln113_58 = xor i1 %tmp_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_58"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:515 %and_ln113_69 = and i1 %or_ln113_22, i1 %xor_ln113_58

]]></Node>
<StgValue><ssdm name="and_ln113_69"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:516 %and_ln113_70 = and i1 %tmp_231, i1 %select_ln113_56

]]></Node>
<StgValue><ssdm name="and_ln113_70"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:517 %or_ln113_75 = or i1 %and_ln113_68, i1 %and_ln113_70

]]></Node>
<StgValue><ssdm name="or_ln113_75"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:518 %xor_ln113_59 = xor i1 %or_ln113_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_59"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:519 %and_ln113_71 = and i1 %tmp_226, i1 %xor_ln113_59

]]></Node>
<StgValue><ssdm name="and_ln113_71"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:520 %select_ln113_57 = select i1 %and_ln113_69, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_57"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:521 %or_ln113_23 = or i1 %and_ln113_69, i1 %and_ln113_71

]]></Node>
<StgValue><ssdm name="or_ln113_23"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:522 %select_ln113_58 = select i1 %or_ln113_23, i24 %select_ln113_57, i24 %add_ln113_11

]]></Node>
<StgValue><ssdm name="select_ln113_58"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:524 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:525 %sext_ln113_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123

]]></Node>
<StgValue><ssdm name="sext_ln113_24"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:526 %select_ln113_64 = select i1 %icmp_ln113_96, i24 %scale_44_reload_read, i24 %scale_12_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_64"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:527 %sext_ln113_25 = sext i24 %select_ln113_64

]]></Node>
<StgValue><ssdm name="sext_ln113_25"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:528 %mul_ln113_12 = mul i48 %sext_ln113_25, i48 %sext_ln113_24

]]></Node>
<StgValue><ssdm name="mul_ln113_12"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:529 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 47

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:530 %trunc_ln113_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_12, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_11"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:531 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:532 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 39

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:533 %zext_ln113_12 = zext i1 %tmp_234

]]></Node>
<StgValue><ssdm name="zext_ln113_12"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:534 %add_ln113_12 = add i24 %trunc_ln113_11, i24 %zext_ln113_12

]]></Node>
<StgValue><ssdm name="add_ln113_12"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:535 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:536 %xor_ln113_60 = xor i1 %tmp_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_60"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:537 %and_ln113_72 = and i1 %tmp_237, i1 %xor_ln113_60

]]></Node>
<StgValue><ssdm name="and_ln113_72"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:538 %tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:539 %tmp_57 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_12, i32 41

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:540 %icmp_ln113_36 = icmp_eq  i7 %tmp_57, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_36"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:541 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:542 %icmp_ln113_37 = icmp_eq  i8 %tmp_58, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_37"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:543 %icmp_ln113_38 = icmp_eq  i8 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_38"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:544 %select_ln113_60 = select i1 %and_ln113_72, i1 %icmp_ln113_37, i1 %icmp_ln113_38

]]></Node>
<StgValue><ssdm name="select_ln113_60"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:545 %xor_ln113_61 = xor i1 %tmp_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_61"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:546 %and_ln113_73 = and i1 %icmp_ln113_36, i1 %xor_ln113_61

]]></Node>
<StgValue><ssdm name="and_ln113_73"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:547 %select_ln113_61 = select i1 %and_ln113_72, i1 %and_ln113_73, i1 %icmp_ln113_37

]]></Node>
<StgValue><ssdm name="select_ln113_61"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:548 %and_ln113_74 = and i1 %and_ln113_72, i1 %icmp_ln113_37

]]></Node>
<StgValue><ssdm name="and_ln113_74"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:549 %xor_ln113_62 = xor i1 %select_ln113_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_62"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:550 %or_ln113_24 = or i1 %tmp_238, i1 %xor_ln113_62

]]></Node>
<StgValue><ssdm name="or_ln113_24"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:551 %xor_ln113_63 = xor i1 %tmp_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_63"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:552 %and_ln113_75 = and i1 %or_ln113_24, i1 %xor_ln113_63

]]></Node>
<StgValue><ssdm name="and_ln113_75"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:553 %and_ln113_76 = and i1 %tmp_238, i1 %select_ln113_61

]]></Node>
<StgValue><ssdm name="and_ln113_76"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:554 %or_ln113_76 = or i1 %and_ln113_74, i1 %and_ln113_76

]]></Node>
<StgValue><ssdm name="or_ln113_76"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:555 %xor_ln113_64 = xor i1 %or_ln113_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_64"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:556 %and_ln113_77 = and i1 %tmp_233, i1 %xor_ln113_64

]]></Node>
<StgValue><ssdm name="and_ln113_77"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:557 %select_ln113_62 = select i1 %and_ln113_75, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_62"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:558 %or_ln113_25 = or i1 %and_ln113_75, i1 %and_ln113_77

]]></Node>
<StgValue><ssdm name="or_ln113_25"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:559 %select_ln113_63 = select i1 %or_ln113_25, i24 %select_ln113_62, i24 %add_ln113_12

]]></Node>
<StgValue><ssdm name="select_ln113_63"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:561 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:562 %sext_ln113_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124

]]></Node>
<StgValue><ssdm name="sext_ln113_26"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:563 %select_ln113_69 = select i1 %icmp_ln113_96, i24 %scale_45_reload_read, i24 %scale_13_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_69"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:564 %sext_ln113_27 = sext i24 %select_ln113_69

]]></Node>
<StgValue><ssdm name="sext_ln113_27"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:565 %mul_ln113_13 = mul i48 %sext_ln113_27, i48 %sext_ln113_26

]]></Node>
<StgValue><ssdm name="mul_ln113_13"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:566 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 47

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:567 %trunc_ln113_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_13, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_12"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:568 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:569 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:570 %zext_ln113_13 = zext i1 %tmp_241

]]></Node>
<StgValue><ssdm name="zext_ln113_13"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:571 %add_ln113_13 = add i24 %trunc_ln113_12, i24 %zext_ln113_13

]]></Node>
<StgValue><ssdm name="add_ln113_13"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:572 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:573 %xor_ln113_65 = xor i1 %tmp_245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_65"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:574 %and_ln113_78 = and i1 %tmp_244, i1 %xor_ln113_65

]]></Node>
<StgValue><ssdm name="and_ln113_78"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:575 %tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:576 %tmp_59 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_13, i32 41

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:577 %icmp_ln113_39 = icmp_eq  i7 %tmp_59, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_39"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:578 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:579 %icmp_ln113_40 = icmp_eq  i8 %tmp_60, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_40"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:580 %icmp_ln113_41 = icmp_eq  i8 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_41"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:581 %select_ln113_65 = select i1 %and_ln113_78, i1 %icmp_ln113_40, i1 %icmp_ln113_41

]]></Node>
<StgValue><ssdm name="select_ln113_65"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:582 %xor_ln113_66 = xor i1 %tmp_246, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_66"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:583 %and_ln113_79 = and i1 %icmp_ln113_39, i1 %xor_ln113_66

]]></Node>
<StgValue><ssdm name="and_ln113_79"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:584 %select_ln113_66 = select i1 %and_ln113_78, i1 %and_ln113_79, i1 %icmp_ln113_40

]]></Node>
<StgValue><ssdm name="select_ln113_66"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:585 %and_ln113_80 = and i1 %and_ln113_78, i1 %icmp_ln113_40

]]></Node>
<StgValue><ssdm name="and_ln113_80"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:586 %xor_ln113_67 = xor i1 %select_ln113_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_67"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:587 %or_ln113_26 = or i1 %tmp_245, i1 %xor_ln113_67

]]></Node>
<StgValue><ssdm name="or_ln113_26"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:588 %xor_ln113_68 = xor i1 %tmp_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_68"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:589 %and_ln113_81 = and i1 %or_ln113_26, i1 %xor_ln113_68

]]></Node>
<StgValue><ssdm name="and_ln113_81"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:590 %and_ln113_82 = and i1 %tmp_245, i1 %select_ln113_66

]]></Node>
<StgValue><ssdm name="and_ln113_82"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:591 %or_ln113_77 = or i1 %and_ln113_80, i1 %and_ln113_82

]]></Node>
<StgValue><ssdm name="or_ln113_77"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:592 %xor_ln113_69 = xor i1 %or_ln113_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_69"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:593 %and_ln113_83 = and i1 %tmp_240, i1 %xor_ln113_69

]]></Node>
<StgValue><ssdm name="and_ln113_83"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:594 %select_ln113_67 = select i1 %and_ln113_81, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_67"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:595 %or_ln113_27 = or i1 %and_ln113_81, i1 %and_ln113_83

]]></Node>
<StgValue><ssdm name="or_ln113_27"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:596 %select_ln113_68 = select i1 %or_ln113_27, i24 %select_ln113_67, i24 %add_ln113_13

]]></Node>
<StgValue><ssdm name="select_ln113_68"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:598 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:599 %sext_ln113_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125

]]></Node>
<StgValue><ssdm name="sext_ln113_28"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:600 %select_ln113_74 = select i1 %icmp_ln113_96, i24 %scale_46_reload_read, i24 %scale_14_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_74"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:601 %sext_ln113_29 = sext i24 %select_ln113_74

]]></Node>
<StgValue><ssdm name="sext_ln113_29"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:602 %mul_ln113_14 = mul i48 %sext_ln113_29, i48 %sext_ln113_28

]]></Node>
<StgValue><ssdm name="mul_ln113_14"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:603 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 47

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:604 %trunc_ln113_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_14, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_13"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:605 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:606 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 39

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:607 %zext_ln113_14 = zext i1 %tmp_248

]]></Node>
<StgValue><ssdm name="zext_ln113_14"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:608 %add_ln113_14 = add i24 %trunc_ln113_13, i24 %zext_ln113_14

]]></Node>
<StgValue><ssdm name="add_ln113_14"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:609 %tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:610 %xor_ln113_70 = xor i1 %tmp_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_70"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:611 %and_ln113_84 = and i1 %tmp_251, i1 %xor_ln113_70

]]></Node>
<StgValue><ssdm name="and_ln113_84"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:612 %tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:613 %tmp_61 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_14, i32 41

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:614 %icmp_ln113_42 = icmp_eq  i7 %tmp_61, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_42"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:615 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:616 %icmp_ln113_43 = icmp_eq  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_43"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:617 %icmp_ln113_44 = icmp_eq  i8 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_44"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:618 %select_ln113_70 = select i1 %and_ln113_84, i1 %icmp_ln113_43, i1 %icmp_ln113_44

]]></Node>
<StgValue><ssdm name="select_ln113_70"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:619 %xor_ln113_71 = xor i1 %tmp_253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_71"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:620 %and_ln113_85 = and i1 %icmp_ln113_42, i1 %xor_ln113_71

]]></Node>
<StgValue><ssdm name="and_ln113_85"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:621 %select_ln113_71 = select i1 %and_ln113_84, i1 %and_ln113_85, i1 %icmp_ln113_43

]]></Node>
<StgValue><ssdm name="select_ln113_71"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:622 %and_ln113_86 = and i1 %and_ln113_84, i1 %icmp_ln113_43

]]></Node>
<StgValue><ssdm name="and_ln113_86"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:623 %xor_ln113_72 = xor i1 %select_ln113_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_72"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:624 %or_ln113_28 = or i1 %tmp_252, i1 %xor_ln113_72

]]></Node>
<StgValue><ssdm name="or_ln113_28"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:625 %xor_ln113_73 = xor i1 %tmp_247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_73"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:626 %and_ln113_87 = and i1 %or_ln113_28, i1 %xor_ln113_73

]]></Node>
<StgValue><ssdm name="and_ln113_87"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:627 %and_ln113_88 = and i1 %tmp_252, i1 %select_ln113_71

]]></Node>
<StgValue><ssdm name="and_ln113_88"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:628 %or_ln113_78 = or i1 %and_ln113_86, i1 %and_ln113_88

]]></Node>
<StgValue><ssdm name="or_ln113_78"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:629 %xor_ln113_74 = xor i1 %or_ln113_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_74"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:630 %and_ln113_89 = and i1 %tmp_247, i1 %xor_ln113_74

]]></Node>
<StgValue><ssdm name="and_ln113_89"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:631 %select_ln113_72 = select i1 %and_ln113_87, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_72"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:632 %or_ln113_29 = or i1 %and_ln113_87, i1 %and_ln113_89

]]></Node>
<StgValue><ssdm name="or_ln113_29"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:633 %select_ln113_73 = select i1 %or_ln113_29, i24 %select_ln113_72, i24 %add_ln113_14

]]></Node>
<StgValue><ssdm name="select_ln113_73"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:635 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:636 %sext_ln113_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126

]]></Node>
<StgValue><ssdm name="sext_ln113_30"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:637 %select_ln113_79 = select i1 %icmp_ln113_96, i24 %scale_47_reload_read, i24 %scale_15_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_79"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:638 %sext_ln113_31 = sext i24 %select_ln113_79

]]></Node>
<StgValue><ssdm name="sext_ln113_31"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:639 %mul_ln113_15 = mul i48 %sext_ln113_31, i48 %sext_ln113_30

]]></Node>
<StgValue><ssdm name="mul_ln113_15"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:640 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 47

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:641 %trunc_ln113_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_15, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_14"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:642 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:643 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 39

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:644 %zext_ln113_15 = zext i1 %tmp_255

]]></Node>
<StgValue><ssdm name="zext_ln113_15"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:645 %add_ln113_15 = add i24 %trunc_ln113_14, i24 %zext_ln113_15

]]></Node>
<StgValue><ssdm name="add_ln113_15"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:646 %tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:647 %xor_ln113_75 = xor i1 %tmp_259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_75"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:648 %and_ln113_90 = and i1 %tmp_258, i1 %xor_ln113_75

]]></Node>
<StgValue><ssdm name="and_ln113_90"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:649 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:650 %tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_15, i32 41

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:651 %icmp_ln113_45 = icmp_eq  i7 %tmp_63, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_45"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:652 %tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:653 %icmp_ln113_46 = icmp_eq  i8 %tmp_64, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_46"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:654 %icmp_ln113_47 = icmp_eq  i8 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_47"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:655 %select_ln113_75 = select i1 %and_ln113_90, i1 %icmp_ln113_46, i1 %icmp_ln113_47

]]></Node>
<StgValue><ssdm name="select_ln113_75"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:656 %xor_ln113_76 = xor i1 %tmp_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_76"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:657 %and_ln113_91 = and i1 %icmp_ln113_45, i1 %xor_ln113_76

]]></Node>
<StgValue><ssdm name="and_ln113_91"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:658 %select_ln113_76 = select i1 %and_ln113_90, i1 %and_ln113_91, i1 %icmp_ln113_46

]]></Node>
<StgValue><ssdm name="select_ln113_76"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:659 %and_ln113_92 = and i1 %and_ln113_90, i1 %icmp_ln113_46

]]></Node>
<StgValue><ssdm name="and_ln113_92"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:660 %xor_ln113_77 = xor i1 %select_ln113_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_77"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:661 %or_ln113_30 = or i1 %tmp_259, i1 %xor_ln113_77

]]></Node>
<StgValue><ssdm name="or_ln113_30"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:662 %xor_ln113_78 = xor i1 %tmp_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_78"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:663 %and_ln113_93 = and i1 %or_ln113_30, i1 %xor_ln113_78

]]></Node>
<StgValue><ssdm name="and_ln113_93"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:664 %and_ln113_94 = and i1 %tmp_259, i1 %select_ln113_76

]]></Node>
<StgValue><ssdm name="and_ln113_94"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:665 %or_ln113_79 = or i1 %and_ln113_92, i1 %and_ln113_94

]]></Node>
<StgValue><ssdm name="or_ln113_79"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:666 %xor_ln113_79 = xor i1 %or_ln113_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_79"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:667 %and_ln113_95 = and i1 %tmp_254, i1 %xor_ln113_79

]]></Node>
<StgValue><ssdm name="and_ln113_95"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:668 %select_ln113_77 = select i1 %and_ln113_93, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_77"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:669 %or_ln113_31 = or i1 %and_ln113_93, i1 %and_ln113_95

]]></Node>
<StgValue><ssdm name="or_ln113_31"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:670 %select_ln113_78 = select i1 %or_ln113_31, i24 %select_ln113_77, i24 %add_ln113_15

]]></Node>
<StgValue><ssdm name="select_ln113_78"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:672 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:673 %sext_ln113_32 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127

]]></Node>
<StgValue><ssdm name="sext_ln113_32"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:674 %select_ln113_84 = select i1 %icmp_ln113_96, i24 %scale_48_reload_read, i24 %scale_16_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_84"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:675 %sext_ln113_33 = sext i24 %select_ln113_84

]]></Node>
<StgValue><ssdm name="sext_ln113_33"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:676 %mul_ln113_16 = mul i48 %sext_ln113_33, i48 %sext_ln113_32

]]></Node>
<StgValue><ssdm name="mul_ln113_16"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:677 %tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:678 %trunc_ln113_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_16, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_15"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:679 %tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:680 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 39

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:681 %zext_ln113_16 = zext i1 %tmp_262

]]></Node>
<StgValue><ssdm name="zext_ln113_16"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:682 %add_ln113_16 = add i24 %trunc_ln113_15, i24 %zext_ln113_16

]]></Node>
<StgValue><ssdm name="add_ln113_16"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:683 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:684 %xor_ln113_80 = xor i1 %tmp_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_80"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:685 %and_ln113_96 = and i1 %tmp_265, i1 %xor_ln113_80

]]></Node>
<StgValue><ssdm name="and_ln113_96"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:686 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:687 %tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:688 %icmp_ln113_48 = icmp_eq  i7 %tmp_65, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_48"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:689 %tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:690 %icmp_ln113_49 = icmp_eq  i8 %tmp_66, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_49"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:691 %icmp_ln113_50 = icmp_eq  i8 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_50"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:692 %select_ln113_80 = select i1 %and_ln113_96, i1 %icmp_ln113_49, i1 %icmp_ln113_50

]]></Node>
<StgValue><ssdm name="select_ln113_80"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:693 %xor_ln113_81 = xor i1 %tmp_267, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_81"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:694 %and_ln113_97 = and i1 %icmp_ln113_48, i1 %xor_ln113_81

]]></Node>
<StgValue><ssdm name="and_ln113_97"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:695 %select_ln113_81 = select i1 %and_ln113_96, i1 %and_ln113_97, i1 %icmp_ln113_49

]]></Node>
<StgValue><ssdm name="select_ln113_81"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:696 %and_ln113_98 = and i1 %and_ln113_96, i1 %icmp_ln113_49

]]></Node>
<StgValue><ssdm name="and_ln113_98"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:697 %xor_ln113_82 = xor i1 %select_ln113_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_82"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:698 %or_ln113_32 = or i1 %tmp_266, i1 %xor_ln113_82

]]></Node>
<StgValue><ssdm name="or_ln113_32"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:699 %xor_ln113_83 = xor i1 %tmp_261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_83"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:700 %and_ln113_99 = and i1 %or_ln113_32, i1 %xor_ln113_83

]]></Node>
<StgValue><ssdm name="and_ln113_99"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:701 %and_ln113_100 = and i1 %tmp_266, i1 %select_ln113_81

]]></Node>
<StgValue><ssdm name="and_ln113_100"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:702 %or_ln113_80 = or i1 %and_ln113_98, i1 %and_ln113_100

]]></Node>
<StgValue><ssdm name="or_ln113_80"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:703 %xor_ln113_84 = xor i1 %or_ln113_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_84"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:704 %and_ln113_101 = and i1 %tmp_261, i1 %xor_ln113_84

]]></Node>
<StgValue><ssdm name="and_ln113_101"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:705 %select_ln113_82 = select i1 %and_ln113_99, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_82"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:706 %or_ln113_33 = or i1 %and_ln113_99, i1 %and_ln113_101

]]></Node>
<StgValue><ssdm name="or_ln113_33"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:707 %select_ln113_83 = select i1 %or_ln113_33, i24 %select_ln113_82, i24 %add_ln113_16

]]></Node>
<StgValue><ssdm name="select_ln113_83"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:709 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:710 %sext_ln113_34 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128

]]></Node>
<StgValue><ssdm name="sext_ln113_34"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:711 %select_ln113_89 = select i1 %icmp_ln113_96, i24 %scale_49_reload_read, i24 %scale_17_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_89"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:712 %sext_ln113_35 = sext i24 %select_ln113_89

]]></Node>
<StgValue><ssdm name="sext_ln113_35"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:713 %mul_ln113_17 = mul i48 %sext_ln113_35, i48 %sext_ln113_34

]]></Node>
<StgValue><ssdm name="mul_ln113_17"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:714 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 47

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:715 %trunc_ln113_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_17, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_16"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:716 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:717 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 39

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:718 %zext_ln113_17 = zext i1 %tmp_269

]]></Node>
<StgValue><ssdm name="zext_ln113_17"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:719 %add_ln113_17 = add i24 %trunc_ln113_16, i24 %zext_ln113_17

]]></Node>
<StgValue><ssdm name="add_ln113_17"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:720 %tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_17, i32 23

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:721 %xor_ln113_85 = xor i1 %tmp_273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_85"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:722 %and_ln113_102 = and i1 %tmp_272, i1 %xor_ln113_85

]]></Node>
<StgValue><ssdm name="and_ln113_102"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:723 %tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:724 %tmp_67 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_17, i32 41

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:725 %icmp_ln113_51 = icmp_eq  i7 %tmp_67, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_51"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:726 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:727 %icmp_ln113_52 = icmp_eq  i8 %tmp_68, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_52"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:728 %icmp_ln113_53 = icmp_eq  i8 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_53"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:729 %select_ln113_85 = select i1 %and_ln113_102, i1 %icmp_ln113_52, i1 %icmp_ln113_53

]]></Node>
<StgValue><ssdm name="select_ln113_85"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:730 %xor_ln113_86 = xor i1 %tmp_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_86"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:731 %and_ln113_103 = and i1 %icmp_ln113_51, i1 %xor_ln113_86

]]></Node>
<StgValue><ssdm name="and_ln113_103"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:732 %select_ln113_86 = select i1 %and_ln113_102, i1 %and_ln113_103, i1 %icmp_ln113_52

]]></Node>
<StgValue><ssdm name="select_ln113_86"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:733 %and_ln113_104 = and i1 %and_ln113_102, i1 %icmp_ln113_52

]]></Node>
<StgValue><ssdm name="and_ln113_104"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:734 %xor_ln113_87 = xor i1 %select_ln113_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_87"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:735 %or_ln113_34 = or i1 %tmp_273, i1 %xor_ln113_87

]]></Node>
<StgValue><ssdm name="or_ln113_34"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:736 %xor_ln113_88 = xor i1 %tmp_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_88"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:737 %and_ln113_105 = and i1 %or_ln113_34, i1 %xor_ln113_88

]]></Node>
<StgValue><ssdm name="and_ln113_105"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:738 %and_ln113_106 = and i1 %tmp_273, i1 %select_ln113_86

]]></Node>
<StgValue><ssdm name="and_ln113_106"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:739 %or_ln113_81 = or i1 %and_ln113_104, i1 %and_ln113_106

]]></Node>
<StgValue><ssdm name="or_ln113_81"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:740 %xor_ln113_89 = xor i1 %or_ln113_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_89"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:741 %and_ln113_107 = and i1 %tmp_268, i1 %xor_ln113_89

]]></Node>
<StgValue><ssdm name="and_ln113_107"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:742 %select_ln113_87 = select i1 %and_ln113_105, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_87"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:743 %or_ln113_35 = or i1 %and_ln113_105, i1 %and_ln113_107

]]></Node>
<StgValue><ssdm name="or_ln113_35"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:744 %select_ln113_88 = select i1 %or_ln113_35, i24 %select_ln113_87, i24 %add_ln113_17

]]></Node>
<StgValue><ssdm name="select_ln113_88"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:746 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:747 %sext_ln113_36 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129

]]></Node>
<StgValue><ssdm name="sext_ln113_36"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:748 %select_ln113_94 = select i1 %icmp_ln113_96, i24 %scale_50_reload_read, i24 %scale_18_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_94"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:749 %sext_ln113_37 = sext i24 %select_ln113_94

]]></Node>
<StgValue><ssdm name="sext_ln113_37"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:750 %mul_ln113_18 = mul i48 %sext_ln113_37, i48 %sext_ln113_36

]]></Node>
<StgValue><ssdm name="mul_ln113_18"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:751 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 47

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:752 %trunc_ln113_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_18, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_17"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:753 %tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:754 %tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 39

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:755 %zext_ln113_18 = zext i1 %tmp_276

]]></Node>
<StgValue><ssdm name="zext_ln113_18"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:756 %add_ln113_18 = add i24 %trunc_ln113_17, i24 %zext_ln113_18

]]></Node>
<StgValue><ssdm name="add_ln113_18"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:757 %tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:758 %xor_ln113_90 = xor i1 %tmp_280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_90"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:759 %and_ln113_108 = and i1 %tmp_279, i1 %xor_ln113_90

]]></Node>
<StgValue><ssdm name="and_ln113_108"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:760 %tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:761 %tmp_69 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_18, i32 41

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:762 %icmp_ln113_54 = icmp_eq  i7 %tmp_69, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_54"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:763 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:764 %icmp_ln113_55 = icmp_eq  i8 %tmp_70, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_55"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:765 %icmp_ln113_56 = icmp_eq  i8 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_56"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:766 %select_ln113_90 = select i1 %and_ln113_108, i1 %icmp_ln113_55, i1 %icmp_ln113_56

]]></Node>
<StgValue><ssdm name="select_ln113_90"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:767 %xor_ln113_91 = xor i1 %tmp_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_91"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:768 %and_ln113_109 = and i1 %icmp_ln113_54, i1 %xor_ln113_91

]]></Node>
<StgValue><ssdm name="and_ln113_109"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:769 %select_ln113_91 = select i1 %and_ln113_108, i1 %and_ln113_109, i1 %icmp_ln113_55

]]></Node>
<StgValue><ssdm name="select_ln113_91"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:770 %and_ln113_110 = and i1 %and_ln113_108, i1 %icmp_ln113_55

]]></Node>
<StgValue><ssdm name="and_ln113_110"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:771 %xor_ln113_92 = xor i1 %select_ln113_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_92"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:772 %or_ln113_36 = or i1 %tmp_280, i1 %xor_ln113_92

]]></Node>
<StgValue><ssdm name="or_ln113_36"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:773 %xor_ln113_93 = xor i1 %tmp_275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_93"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:774 %and_ln113_111 = and i1 %or_ln113_36, i1 %xor_ln113_93

]]></Node>
<StgValue><ssdm name="and_ln113_111"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:775 %and_ln113_112 = and i1 %tmp_280, i1 %select_ln113_91

]]></Node>
<StgValue><ssdm name="and_ln113_112"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:776 %or_ln113_82 = or i1 %and_ln113_110, i1 %and_ln113_112

]]></Node>
<StgValue><ssdm name="or_ln113_82"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:777 %xor_ln113_94 = xor i1 %or_ln113_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_94"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:778 %and_ln113_113 = and i1 %tmp_275, i1 %xor_ln113_94

]]></Node>
<StgValue><ssdm name="and_ln113_113"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:779 %select_ln113_92 = select i1 %and_ln113_111, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_92"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:780 %or_ln113_37 = or i1 %and_ln113_111, i1 %and_ln113_113

]]></Node>
<StgValue><ssdm name="or_ln113_37"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:781 %select_ln113_93 = select i1 %or_ln113_37, i24 %select_ln113_92, i24 %add_ln113_18

]]></Node>
<StgValue><ssdm name="select_ln113_93"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:783 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:784 %sext_ln113_38 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130

]]></Node>
<StgValue><ssdm name="sext_ln113_38"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:785 %select_ln113_99 = select i1 %icmp_ln113_96, i24 %scale_51_reload_read, i24 %scale_19_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_99"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:786 %sext_ln113_39 = sext i24 %select_ln113_99

]]></Node>
<StgValue><ssdm name="sext_ln113_39"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:787 %mul_ln113_19 = mul i48 %sext_ln113_39, i48 %sext_ln113_38

]]></Node>
<StgValue><ssdm name="mul_ln113_19"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:788 %tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 47

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:789 %trunc_ln113_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_19, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_18"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:790 %tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:791 %tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 39

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:792 %zext_ln113_19 = zext i1 %tmp_283

]]></Node>
<StgValue><ssdm name="zext_ln113_19"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:793 %add_ln113_19 = add i24 %trunc_ln113_18, i24 %zext_ln113_19

]]></Node>
<StgValue><ssdm name="add_ln113_19"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:794 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:795 %xor_ln113_95 = xor i1 %tmp_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_95"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:796 %and_ln113_114 = and i1 %tmp_286, i1 %xor_ln113_95

]]></Node>
<StgValue><ssdm name="and_ln113_114"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:797 %tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:798 %tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:799 %icmp_ln113_57 = icmp_eq  i7 %tmp_71, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_57"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:800 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:801 %icmp_ln113_58 = icmp_eq  i8 %tmp_72, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_58"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:802 %icmp_ln113_59 = icmp_eq  i8 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_59"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:803 %select_ln113_95 = select i1 %and_ln113_114, i1 %icmp_ln113_58, i1 %icmp_ln113_59

]]></Node>
<StgValue><ssdm name="select_ln113_95"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:804 %xor_ln113_96 = xor i1 %tmp_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_96"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:805 %and_ln113_115 = and i1 %icmp_ln113_57, i1 %xor_ln113_96

]]></Node>
<StgValue><ssdm name="and_ln113_115"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:806 %select_ln113_96 = select i1 %and_ln113_114, i1 %and_ln113_115, i1 %icmp_ln113_58

]]></Node>
<StgValue><ssdm name="select_ln113_96"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:807 %and_ln113_116 = and i1 %and_ln113_114, i1 %icmp_ln113_58

]]></Node>
<StgValue><ssdm name="and_ln113_116"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:808 %xor_ln113_97 = xor i1 %select_ln113_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_97"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:809 %or_ln113_38 = or i1 %tmp_287, i1 %xor_ln113_97

]]></Node>
<StgValue><ssdm name="or_ln113_38"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:810 %xor_ln113_98 = xor i1 %tmp_282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_98"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:811 %and_ln113_117 = and i1 %or_ln113_38, i1 %xor_ln113_98

]]></Node>
<StgValue><ssdm name="and_ln113_117"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:812 %and_ln113_118 = and i1 %tmp_287, i1 %select_ln113_96

]]></Node>
<StgValue><ssdm name="and_ln113_118"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:813 %or_ln113_83 = or i1 %and_ln113_116, i1 %and_ln113_118

]]></Node>
<StgValue><ssdm name="or_ln113_83"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:814 %xor_ln113_99 = xor i1 %or_ln113_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_99"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:815 %and_ln113_119 = and i1 %tmp_282, i1 %xor_ln113_99

]]></Node>
<StgValue><ssdm name="and_ln113_119"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:816 %select_ln113_97 = select i1 %and_ln113_117, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_97"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:817 %or_ln113_39 = or i1 %and_ln113_117, i1 %and_ln113_119

]]></Node>
<StgValue><ssdm name="or_ln113_39"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:818 %select_ln113_98 = select i1 %or_ln113_39, i24 %select_ln113_97, i24 %add_ln113_19

]]></Node>
<StgValue><ssdm name="select_ln113_98"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:820 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:821 %sext_ln113_40 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131

]]></Node>
<StgValue><ssdm name="sext_ln113_40"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:822 %select_ln113_104 = select i1 %icmp_ln113_96, i24 %scale_52_reload_read, i24 %scale_20_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_104"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:823 %sext_ln113_41 = sext i24 %select_ln113_104

]]></Node>
<StgValue><ssdm name="sext_ln113_41"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:824 %mul_ln113_20 = mul i48 %sext_ln113_41, i48 %sext_ln113_40

]]></Node>
<StgValue><ssdm name="mul_ln113_20"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:825 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 47

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:826 %trunc_ln113_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_20, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_19"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:827 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:828 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 39

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:829 %zext_ln113_20 = zext i1 %tmp_290

]]></Node>
<StgValue><ssdm name="zext_ln113_20"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:830 %add_ln113_20 = add i24 %trunc_ln113_19, i24 %zext_ln113_20

]]></Node>
<StgValue><ssdm name="add_ln113_20"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:831 %tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:832 %xor_ln113_100 = xor i1 %tmp_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_100"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:833 %and_ln113_120 = and i1 %tmp_293, i1 %xor_ln113_100

]]></Node>
<StgValue><ssdm name="and_ln113_120"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:834 %tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:835 %tmp_73 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:836 %icmp_ln113_60 = icmp_eq  i7 %tmp_73, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_60"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:837 %tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:838 %icmp_ln113_61 = icmp_eq  i8 %tmp_74, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_61"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:839 %icmp_ln113_62 = icmp_eq  i8 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_62"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:840 %select_ln113_100 = select i1 %and_ln113_120, i1 %icmp_ln113_61, i1 %icmp_ln113_62

]]></Node>
<StgValue><ssdm name="select_ln113_100"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:841 %xor_ln113_101 = xor i1 %tmp_295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_101"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:842 %and_ln113_121 = and i1 %icmp_ln113_60, i1 %xor_ln113_101

]]></Node>
<StgValue><ssdm name="and_ln113_121"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:843 %select_ln113_101 = select i1 %and_ln113_120, i1 %and_ln113_121, i1 %icmp_ln113_61

]]></Node>
<StgValue><ssdm name="select_ln113_101"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:844 %and_ln113_122 = and i1 %and_ln113_120, i1 %icmp_ln113_61

]]></Node>
<StgValue><ssdm name="and_ln113_122"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:845 %xor_ln113_102 = xor i1 %select_ln113_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_102"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:846 %or_ln113_40 = or i1 %tmp_294, i1 %xor_ln113_102

]]></Node>
<StgValue><ssdm name="or_ln113_40"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:847 %xor_ln113_103 = xor i1 %tmp_289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_103"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:848 %and_ln113_123 = and i1 %or_ln113_40, i1 %xor_ln113_103

]]></Node>
<StgValue><ssdm name="and_ln113_123"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:849 %and_ln113_124 = and i1 %tmp_294, i1 %select_ln113_101

]]></Node>
<StgValue><ssdm name="and_ln113_124"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:850 %or_ln113_84 = or i1 %and_ln113_122, i1 %and_ln113_124

]]></Node>
<StgValue><ssdm name="or_ln113_84"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:851 %xor_ln113_104 = xor i1 %or_ln113_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_104"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:852 %and_ln113_125 = and i1 %tmp_289, i1 %xor_ln113_104

]]></Node>
<StgValue><ssdm name="and_ln113_125"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:853 %select_ln113_102 = select i1 %and_ln113_123, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_102"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:854 %or_ln113_41 = or i1 %and_ln113_123, i1 %and_ln113_125

]]></Node>
<StgValue><ssdm name="or_ln113_41"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:855 %select_ln113_103 = select i1 %or_ln113_41, i24 %select_ln113_102, i24 %add_ln113_20

]]></Node>
<StgValue><ssdm name="select_ln113_103"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:857 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:858 %sext_ln113_42 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132

]]></Node>
<StgValue><ssdm name="sext_ln113_42"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:859 %select_ln113_109 = select i1 %icmp_ln113_96, i24 %scale_53_reload_read, i24 %scale_21_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_109"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:860 %sext_ln113_43 = sext i24 %select_ln113_109

]]></Node>
<StgValue><ssdm name="sext_ln113_43"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:861 %mul_ln113_21 = mul i48 %sext_ln113_43, i48 %sext_ln113_42

]]></Node>
<StgValue><ssdm name="mul_ln113_21"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:862 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 47

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:863 %trunc_ln113_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_21, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_20"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:864 %tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:865 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 39

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:866 %zext_ln113_21 = zext i1 %tmp_297

]]></Node>
<StgValue><ssdm name="zext_ln113_21"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:867 %add_ln113_21 = add i24 %trunc_ln113_20, i24 %zext_ln113_21

]]></Node>
<StgValue><ssdm name="add_ln113_21"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:868 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:869 %xor_ln113_105 = xor i1 %tmp_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_105"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:870 %and_ln113_126 = and i1 %tmp_300, i1 %xor_ln113_105

]]></Node>
<StgValue><ssdm name="and_ln113_126"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:871 %tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:872 %tmp_75 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_21, i32 41

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:873 %icmp_ln113_63 = icmp_eq  i7 %tmp_75, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_63"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:874 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:875 %icmp_ln113_64 = icmp_eq  i8 %tmp_76, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_64"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:876 %icmp_ln113_65 = icmp_eq  i8 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_65"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:877 %select_ln113_105 = select i1 %and_ln113_126, i1 %icmp_ln113_64, i1 %icmp_ln113_65

]]></Node>
<StgValue><ssdm name="select_ln113_105"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:878 %xor_ln113_106 = xor i1 %tmp_302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_106"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:879 %and_ln113_127 = and i1 %icmp_ln113_63, i1 %xor_ln113_106

]]></Node>
<StgValue><ssdm name="and_ln113_127"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:880 %select_ln113_106 = select i1 %and_ln113_126, i1 %and_ln113_127, i1 %icmp_ln113_64

]]></Node>
<StgValue><ssdm name="select_ln113_106"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:881 %and_ln113_128 = and i1 %and_ln113_126, i1 %icmp_ln113_64

]]></Node>
<StgValue><ssdm name="and_ln113_128"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:882 %xor_ln113_107 = xor i1 %select_ln113_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_107"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:883 %or_ln113_42 = or i1 %tmp_301, i1 %xor_ln113_107

]]></Node>
<StgValue><ssdm name="or_ln113_42"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:884 %xor_ln113_108 = xor i1 %tmp_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_108"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:885 %and_ln113_129 = and i1 %or_ln113_42, i1 %xor_ln113_108

]]></Node>
<StgValue><ssdm name="and_ln113_129"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:886 %and_ln113_130 = and i1 %tmp_301, i1 %select_ln113_106

]]></Node>
<StgValue><ssdm name="and_ln113_130"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:887 %or_ln113_85 = or i1 %and_ln113_128, i1 %and_ln113_130

]]></Node>
<StgValue><ssdm name="or_ln113_85"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:888 %xor_ln113_109 = xor i1 %or_ln113_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_109"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:889 %and_ln113_131 = and i1 %tmp_296, i1 %xor_ln113_109

]]></Node>
<StgValue><ssdm name="and_ln113_131"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:890 %select_ln113_107 = select i1 %and_ln113_129, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_107"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:891 %or_ln113_43 = or i1 %and_ln113_129, i1 %and_ln113_131

]]></Node>
<StgValue><ssdm name="or_ln113_43"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:892 %select_ln113_108 = select i1 %or_ln113_43, i24 %select_ln113_107, i24 %add_ln113_21

]]></Node>
<StgValue><ssdm name="select_ln113_108"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:894 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:895 %sext_ln113_44 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133

]]></Node>
<StgValue><ssdm name="sext_ln113_44"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:896 %select_ln113_114 = select i1 %icmp_ln113_96, i24 %scale_54_reload_read, i24 %scale_22_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_114"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:897 %sext_ln113_45 = sext i24 %select_ln113_114

]]></Node>
<StgValue><ssdm name="sext_ln113_45"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:898 %mul_ln113_22 = mul i48 %sext_ln113_45, i48 %sext_ln113_44

]]></Node>
<StgValue><ssdm name="mul_ln113_22"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:899 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 47

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:900 %trunc_ln113_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_22, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_21"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:901 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:902 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 39

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="995" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:903 %zext_ln113_22 = zext i1 %tmp_304

]]></Node>
<StgValue><ssdm name="zext_ln113_22"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:904 %add_ln113_22 = add i24 %trunc_ln113_21, i24 %zext_ln113_22

]]></Node>
<StgValue><ssdm name="add_ln113_22"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:905 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="998" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:906 %xor_ln113_110 = xor i1 %tmp_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_110"/></StgValue>
</operation>

<operation id="999" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:907 %and_ln113_132 = and i1 %tmp_307, i1 %xor_ln113_110

]]></Node>
<StgValue><ssdm name="and_ln113_132"/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:908 %tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:909 %tmp_77 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_22, i32 41

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:910 %icmp_ln113_66 = icmp_eq  i7 %tmp_77, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_66"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:911 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:912 %icmp_ln113_67 = icmp_eq  i8 %tmp_78, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_67"/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:913 %icmp_ln113_68 = icmp_eq  i8 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_68"/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:914 %select_ln113_110 = select i1 %and_ln113_132, i1 %icmp_ln113_67, i1 %icmp_ln113_68

]]></Node>
<StgValue><ssdm name="select_ln113_110"/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:915 %xor_ln113_111 = xor i1 %tmp_309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_111"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:916 %and_ln113_133 = and i1 %icmp_ln113_66, i1 %xor_ln113_111

]]></Node>
<StgValue><ssdm name="and_ln113_133"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:917 %select_ln113_111 = select i1 %and_ln113_132, i1 %and_ln113_133, i1 %icmp_ln113_67

]]></Node>
<StgValue><ssdm name="select_ln113_111"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:918 %and_ln113_134 = and i1 %and_ln113_132, i1 %icmp_ln113_67

]]></Node>
<StgValue><ssdm name="and_ln113_134"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:919 %xor_ln113_112 = xor i1 %select_ln113_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_112"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:920 %or_ln113_44 = or i1 %tmp_308, i1 %xor_ln113_112

]]></Node>
<StgValue><ssdm name="or_ln113_44"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:921 %xor_ln113_113 = xor i1 %tmp_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_113"/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:922 %and_ln113_135 = and i1 %or_ln113_44, i1 %xor_ln113_113

]]></Node>
<StgValue><ssdm name="and_ln113_135"/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:923 %and_ln113_136 = and i1 %tmp_308, i1 %select_ln113_111

]]></Node>
<StgValue><ssdm name="and_ln113_136"/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:924 %or_ln113_86 = or i1 %and_ln113_134, i1 %and_ln113_136

]]></Node>
<StgValue><ssdm name="or_ln113_86"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:925 %xor_ln113_114 = xor i1 %or_ln113_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_114"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:926 %and_ln113_137 = and i1 %tmp_303, i1 %xor_ln113_114

]]></Node>
<StgValue><ssdm name="and_ln113_137"/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:927 %select_ln113_112 = select i1 %and_ln113_135, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_112"/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:928 %or_ln113_45 = or i1 %and_ln113_135, i1 %and_ln113_137

]]></Node>
<StgValue><ssdm name="or_ln113_45"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:929 %select_ln113_113 = select i1 %or_ln113_45, i24 %select_ln113_112, i24 %add_ln113_22

]]></Node>
<StgValue><ssdm name="select_ln113_113"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:931 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134"/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:932 %sext_ln113_46 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134

]]></Node>
<StgValue><ssdm name="sext_ln113_46"/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:933 %select_ln113_119 = select i1 %icmp_ln113_96, i24 %scale_55_reload_read, i24 %scale_23_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_119"/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:934 %sext_ln113_47 = sext i24 %select_ln113_119

]]></Node>
<StgValue><ssdm name="sext_ln113_47"/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:935 %mul_ln113_23 = mul i48 %sext_ln113_47, i48 %sext_ln113_46

]]></Node>
<StgValue><ssdm name="mul_ln113_23"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:936 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 47

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:937 %trunc_ln113_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_23, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_22"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:938 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:939 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 39

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:940 %zext_ln113_23 = zext i1 %tmp_311

]]></Node>
<StgValue><ssdm name="zext_ln113_23"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:941 %add_ln113_23 = add i24 %trunc_ln113_22, i24 %zext_ln113_23

]]></Node>
<StgValue><ssdm name="add_ln113_23"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:942 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:943 %xor_ln113_115 = xor i1 %tmp_315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_115"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:944 %and_ln113_138 = and i1 %tmp_314, i1 %xor_ln113_115

]]></Node>
<StgValue><ssdm name="and_ln113_138"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:945 %tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:946 %tmp_79 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_23, i32 41

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:947 %icmp_ln113_69 = icmp_eq  i7 %tmp_79, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_69"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:948 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:949 %icmp_ln113_70 = icmp_eq  i8 %tmp_80, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_70"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:950 %icmp_ln113_71 = icmp_eq  i8 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_71"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:951 %select_ln113_115 = select i1 %and_ln113_138, i1 %icmp_ln113_70, i1 %icmp_ln113_71

]]></Node>
<StgValue><ssdm name="select_ln113_115"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:952 %xor_ln113_116 = xor i1 %tmp_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_116"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:953 %and_ln113_139 = and i1 %icmp_ln113_69, i1 %xor_ln113_116

]]></Node>
<StgValue><ssdm name="and_ln113_139"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:954 %select_ln113_116 = select i1 %and_ln113_138, i1 %and_ln113_139, i1 %icmp_ln113_70

]]></Node>
<StgValue><ssdm name="select_ln113_116"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:955 %and_ln113_140 = and i1 %and_ln113_138, i1 %icmp_ln113_70

]]></Node>
<StgValue><ssdm name="and_ln113_140"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:956 %xor_ln113_117 = xor i1 %select_ln113_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_117"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:957 %or_ln113_46 = or i1 %tmp_315, i1 %xor_ln113_117

]]></Node>
<StgValue><ssdm name="or_ln113_46"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:958 %xor_ln113_118 = xor i1 %tmp_310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_118"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:959 %and_ln113_141 = and i1 %or_ln113_46, i1 %xor_ln113_118

]]></Node>
<StgValue><ssdm name="and_ln113_141"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:960 %and_ln113_142 = and i1 %tmp_315, i1 %select_ln113_116

]]></Node>
<StgValue><ssdm name="and_ln113_142"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:961 %or_ln113_87 = or i1 %and_ln113_140, i1 %and_ln113_142

]]></Node>
<StgValue><ssdm name="or_ln113_87"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:962 %xor_ln113_119 = xor i1 %or_ln113_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_119"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:963 %and_ln113_143 = and i1 %tmp_310, i1 %xor_ln113_119

]]></Node>
<StgValue><ssdm name="and_ln113_143"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:964 %select_ln113_117 = select i1 %and_ln113_141, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_117"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:965 %or_ln113_47 = or i1 %and_ln113_141, i1 %and_ln113_143

]]></Node>
<StgValue><ssdm name="or_ln113_47"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:966 %select_ln113_118 = select i1 %or_ln113_47, i24 %select_ln113_117, i24 %add_ln113_23

]]></Node>
<StgValue><ssdm name="select_ln113_118"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:968 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:969 %sext_ln113_48 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135

]]></Node>
<StgValue><ssdm name="sext_ln113_48"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:970 %select_ln113_124 = select i1 %icmp_ln113_96, i24 %scale_56_reload_read, i24 %scale_24_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_124"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:971 %sext_ln113_49 = sext i24 %select_ln113_124

]]></Node>
<StgValue><ssdm name="sext_ln113_49"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:972 %mul_ln113_24 = mul i48 %sext_ln113_49, i48 %sext_ln113_48

]]></Node>
<StgValue><ssdm name="mul_ln113_24"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:973 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 47

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:974 %trunc_ln113_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_24, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_23"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:975 %tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:976 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:977 %zext_ln113_24 = zext i1 %tmp_318

]]></Node>
<StgValue><ssdm name="zext_ln113_24"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:978 %add_ln113_24 = add i24 %trunc_ln113_23, i24 %zext_ln113_24

]]></Node>
<StgValue><ssdm name="add_ln113_24"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:979 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_24, i32 23

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:980 %xor_ln113_120 = xor i1 %tmp_322, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_120"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:981 %and_ln113_144 = and i1 %tmp_321, i1 %xor_ln113_120

]]></Node>
<StgValue><ssdm name="and_ln113_144"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:982 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:983 %tmp_81 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_24, i32 41

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:984 %icmp_ln113_72 = icmp_eq  i7 %tmp_81, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_72"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:985 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:986 %icmp_ln113_73 = icmp_eq  i8 %tmp_82, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_73"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:987 %icmp_ln113_74 = icmp_eq  i8 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_74"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:988 %select_ln113_120 = select i1 %and_ln113_144, i1 %icmp_ln113_73, i1 %icmp_ln113_74

]]></Node>
<StgValue><ssdm name="select_ln113_120"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:989 %xor_ln113_121 = xor i1 %tmp_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_121"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:990 %and_ln113_145 = and i1 %icmp_ln113_72, i1 %xor_ln113_121

]]></Node>
<StgValue><ssdm name="and_ln113_145"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:991 %select_ln113_121 = select i1 %and_ln113_144, i1 %and_ln113_145, i1 %icmp_ln113_73

]]></Node>
<StgValue><ssdm name="select_ln113_121"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:992 %and_ln113_146 = and i1 %and_ln113_144, i1 %icmp_ln113_73

]]></Node>
<StgValue><ssdm name="and_ln113_146"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:993 %xor_ln113_122 = xor i1 %select_ln113_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_122"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:994 %or_ln113_48 = or i1 %tmp_322, i1 %xor_ln113_122

]]></Node>
<StgValue><ssdm name="or_ln113_48"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:995 %xor_ln113_123 = xor i1 %tmp_317, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_123"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:996 %and_ln113_147 = and i1 %or_ln113_48, i1 %xor_ln113_123

]]></Node>
<StgValue><ssdm name="and_ln113_147"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:997 %and_ln113_148 = and i1 %tmp_322, i1 %select_ln113_121

]]></Node>
<StgValue><ssdm name="and_ln113_148"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:998 %or_ln113_88 = or i1 %and_ln113_146, i1 %and_ln113_148

]]></Node>
<StgValue><ssdm name="or_ln113_88"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:999 %xor_ln113_124 = xor i1 %or_ln113_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_124"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1000 %and_ln113_149 = and i1 %tmp_317, i1 %xor_ln113_124

]]></Node>
<StgValue><ssdm name="and_ln113_149"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1001 %select_ln113_122 = select i1 %and_ln113_147, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_122"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1002 %or_ln113_49 = or i1 %and_ln113_147, i1 %and_ln113_149

]]></Node>
<StgValue><ssdm name="or_ln113_49"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1003 %select_ln113_123 = select i1 %or_ln113_49, i24 %select_ln113_122, i24 %add_ln113_24

]]></Node>
<StgValue><ssdm name="select_ln113_123"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1005 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1006 %sext_ln113_50 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136

]]></Node>
<StgValue><ssdm name="sext_ln113_50"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1007 %select_ln113_129 = select i1 %icmp_ln113_96, i24 %scale_57_reload_read, i24 %scale_25_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_129"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1008 %sext_ln113_51 = sext i24 %select_ln113_129

]]></Node>
<StgValue><ssdm name="sext_ln113_51"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1009 %mul_ln113_25 = mul i48 %sext_ln113_51, i48 %sext_ln113_50

]]></Node>
<StgValue><ssdm name="mul_ln113_25"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1010 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 47

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1011 %trunc_ln113_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_25, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_24"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1012 %tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1013 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 39

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1014 %zext_ln113_25 = zext i1 %tmp_325

]]></Node>
<StgValue><ssdm name="zext_ln113_25"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1015 %add_ln113_25 = add i24 %trunc_ln113_24, i24 %zext_ln113_25

]]></Node>
<StgValue><ssdm name="add_ln113_25"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1016 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1017 %xor_ln113_125 = xor i1 %tmp_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_125"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1018 %and_ln113_150 = and i1 %tmp_328, i1 %xor_ln113_125

]]></Node>
<StgValue><ssdm name="and_ln113_150"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1019 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1020 %tmp_83 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_25, i32 41

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1021 %icmp_ln113_75 = icmp_eq  i7 %tmp_83, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_75"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1022 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1023 %icmp_ln113_76 = icmp_eq  i8 %tmp_84, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_76"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1024 %icmp_ln113_77 = icmp_eq  i8 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_77"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1025 %select_ln113_125 = select i1 %and_ln113_150, i1 %icmp_ln113_76, i1 %icmp_ln113_77

]]></Node>
<StgValue><ssdm name="select_ln113_125"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1026 %xor_ln113_126 = xor i1 %tmp_330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_126"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1027 %and_ln113_151 = and i1 %icmp_ln113_75, i1 %xor_ln113_126

]]></Node>
<StgValue><ssdm name="and_ln113_151"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1028 %select_ln113_126 = select i1 %and_ln113_150, i1 %and_ln113_151, i1 %icmp_ln113_76

]]></Node>
<StgValue><ssdm name="select_ln113_126"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1029 %and_ln113_152 = and i1 %and_ln113_150, i1 %icmp_ln113_76

]]></Node>
<StgValue><ssdm name="and_ln113_152"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1030 %xor_ln113_127 = xor i1 %select_ln113_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_127"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1031 %or_ln113_50 = or i1 %tmp_329, i1 %xor_ln113_127

]]></Node>
<StgValue><ssdm name="or_ln113_50"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1032 %xor_ln113_128 = xor i1 %tmp_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_128"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1033 %and_ln113_153 = and i1 %or_ln113_50, i1 %xor_ln113_128

]]></Node>
<StgValue><ssdm name="and_ln113_153"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1034 %and_ln113_154 = and i1 %tmp_329, i1 %select_ln113_126

]]></Node>
<StgValue><ssdm name="and_ln113_154"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1035 %or_ln113_89 = or i1 %and_ln113_152, i1 %and_ln113_154

]]></Node>
<StgValue><ssdm name="or_ln113_89"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1036 %xor_ln113_129 = xor i1 %or_ln113_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_129"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1037 %and_ln113_155 = and i1 %tmp_324, i1 %xor_ln113_129

]]></Node>
<StgValue><ssdm name="and_ln113_155"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1038 %select_ln113_127 = select i1 %and_ln113_153, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_127"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1039 %or_ln113_51 = or i1 %and_ln113_153, i1 %and_ln113_155

]]></Node>
<StgValue><ssdm name="or_ln113_51"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1040 %select_ln113_128 = select i1 %or_ln113_51, i24 %select_ln113_127, i24 %add_ln113_25

]]></Node>
<StgValue><ssdm name="select_ln113_128"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1042 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1043 %sext_ln113_52 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137

]]></Node>
<StgValue><ssdm name="sext_ln113_52"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1044 %select_ln113_134 = select i1 %icmp_ln113_96, i24 %scale_58_reload_read, i24 %scale_26_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_134"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1045 %sext_ln113_53 = sext i24 %select_ln113_134

]]></Node>
<StgValue><ssdm name="sext_ln113_53"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1046 %mul_ln113_26 = mul i48 %sext_ln113_53, i48 %sext_ln113_52

]]></Node>
<StgValue><ssdm name="mul_ln113_26"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1047 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 47

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1048 %trunc_ln113_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_26, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_25"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1049 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1050 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 39

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1051 %zext_ln113_26 = zext i1 %tmp_332

]]></Node>
<StgValue><ssdm name="zext_ln113_26"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1052 %add_ln113_26 = add i24 %trunc_ln113_25, i24 %zext_ln113_26

]]></Node>
<StgValue><ssdm name="add_ln113_26"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1053 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1054 %xor_ln113_130 = xor i1 %tmp_334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_130"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1055 %and_ln113_156 = and i1 %tmp_333, i1 %xor_ln113_130

]]></Node>
<StgValue><ssdm name="and_ln113_156"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1056 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1057 %tmp_85 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1058 %icmp_ln113_78 = icmp_eq  i7 %tmp_85, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_78"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1059 %tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1060 %icmp_ln113_79 = icmp_eq  i8 %tmp_86, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_79"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1061 %icmp_ln113_80 = icmp_eq  i8 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_80"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1062 %select_ln113_130 = select i1 %and_ln113_156, i1 %icmp_ln113_79, i1 %icmp_ln113_80

]]></Node>
<StgValue><ssdm name="select_ln113_130"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1063 %xor_ln113_131 = xor i1 %tmp_335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_131"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1064 %and_ln113_157 = and i1 %icmp_ln113_78, i1 %xor_ln113_131

]]></Node>
<StgValue><ssdm name="and_ln113_157"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1065 %select_ln113_131 = select i1 %and_ln113_156, i1 %and_ln113_157, i1 %icmp_ln113_79

]]></Node>
<StgValue><ssdm name="select_ln113_131"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1066 %and_ln113_158 = and i1 %and_ln113_156, i1 %icmp_ln113_79

]]></Node>
<StgValue><ssdm name="and_ln113_158"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1067 %xor_ln113_132 = xor i1 %select_ln113_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_132"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1068 %or_ln113_52 = or i1 %tmp_334, i1 %xor_ln113_132

]]></Node>
<StgValue><ssdm name="or_ln113_52"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1069 %xor_ln113_133 = xor i1 %tmp_331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_133"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1070 %and_ln113_159 = and i1 %or_ln113_52, i1 %xor_ln113_133

]]></Node>
<StgValue><ssdm name="and_ln113_159"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1071 %and_ln113_160 = and i1 %tmp_334, i1 %select_ln113_131

]]></Node>
<StgValue><ssdm name="and_ln113_160"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1072 %or_ln113_90 = or i1 %and_ln113_158, i1 %and_ln113_160

]]></Node>
<StgValue><ssdm name="or_ln113_90"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1073 %xor_ln113_134 = xor i1 %or_ln113_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_134"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1074 %and_ln113_161 = and i1 %tmp_331, i1 %xor_ln113_134

]]></Node>
<StgValue><ssdm name="and_ln113_161"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1075 %select_ln113_132 = select i1 %and_ln113_159, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_132"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1076 %or_ln113_53 = or i1 %and_ln113_159, i1 %and_ln113_161

]]></Node>
<StgValue><ssdm name="or_ln113_53"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1077 %select_ln113_133 = select i1 %or_ln113_53, i24 %select_ln113_132, i24 %add_ln113_26

]]></Node>
<StgValue><ssdm name="select_ln113_133"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1079 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1080 %sext_ln113_54 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138

]]></Node>
<StgValue><ssdm name="sext_ln113_54"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1081 %select_ln113_139 = select i1 %icmp_ln113_96, i24 %scale_59_reload_read, i24 %scale_27_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_139"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1082 %sext_ln113_55 = sext i24 %select_ln113_139

]]></Node>
<StgValue><ssdm name="sext_ln113_55"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1083 %mul_ln113_27 = mul i48 %sext_ln113_55, i48 %sext_ln113_54

]]></Node>
<StgValue><ssdm name="mul_ln113_27"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1084 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 47

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1085 %trunc_ln113_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_27, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_26"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1086 %tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1087 %tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 39

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1088 %zext_ln113_27 = zext i1 %tmp_337

]]></Node>
<StgValue><ssdm name="zext_ln113_27"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1089 %add_ln113_27 = add i24 %trunc_ln113_26, i24 %zext_ln113_27

]]></Node>
<StgValue><ssdm name="add_ln113_27"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1090 %tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1091 %xor_ln113_135 = xor i1 %tmp_339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_135"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1092 %and_ln113_162 = and i1 %tmp_338, i1 %xor_ln113_135

]]></Node>
<StgValue><ssdm name="and_ln113_162"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1093 %tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1094 %tmp_87 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_27, i32 41

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1095 %icmp_ln113_81 = icmp_eq  i7 %tmp_87, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_81"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1096 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1097 %icmp_ln113_82 = icmp_eq  i8 %tmp_88, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_82"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1098 %icmp_ln113_83 = icmp_eq  i8 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_83"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1099 %select_ln113_135 = select i1 %and_ln113_162, i1 %icmp_ln113_82, i1 %icmp_ln113_83

]]></Node>
<StgValue><ssdm name="select_ln113_135"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1100 %xor_ln113_136 = xor i1 %tmp_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_136"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1101 %and_ln113_163 = and i1 %icmp_ln113_81, i1 %xor_ln113_136

]]></Node>
<StgValue><ssdm name="and_ln113_163"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1102 %select_ln113_136 = select i1 %and_ln113_162, i1 %and_ln113_163, i1 %icmp_ln113_82

]]></Node>
<StgValue><ssdm name="select_ln113_136"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1103 %and_ln113_164 = and i1 %and_ln113_162, i1 %icmp_ln113_82

]]></Node>
<StgValue><ssdm name="and_ln113_164"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1104 %xor_ln113_137 = xor i1 %select_ln113_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_137"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1105 %or_ln113_54 = or i1 %tmp_339, i1 %xor_ln113_137

]]></Node>
<StgValue><ssdm name="or_ln113_54"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1106 %xor_ln113_138 = xor i1 %tmp_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_138"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1107 %and_ln113_165 = and i1 %or_ln113_54, i1 %xor_ln113_138

]]></Node>
<StgValue><ssdm name="and_ln113_165"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1108 %and_ln113_166 = and i1 %tmp_339, i1 %select_ln113_136

]]></Node>
<StgValue><ssdm name="and_ln113_166"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1109 %or_ln113_91 = or i1 %and_ln113_164, i1 %and_ln113_166

]]></Node>
<StgValue><ssdm name="or_ln113_91"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1110 %xor_ln113_139 = xor i1 %or_ln113_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_139"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1111 %and_ln113_167 = and i1 %tmp_336, i1 %xor_ln113_139

]]></Node>
<StgValue><ssdm name="and_ln113_167"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1112 %select_ln113_137 = select i1 %and_ln113_165, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_137"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1113 %or_ln113_55 = or i1 %and_ln113_165, i1 %and_ln113_167

]]></Node>
<StgValue><ssdm name="or_ln113_55"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1114 %select_ln113_138 = select i1 %or_ln113_55, i24 %select_ln113_137, i24 %add_ln113_27

]]></Node>
<StgValue><ssdm name="select_ln113_138"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1116 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1117 %sext_ln113_56 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139

]]></Node>
<StgValue><ssdm name="sext_ln113_56"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1118 %select_ln113_144 = select i1 %icmp_ln113_96, i24 %scale_60_reload_read, i24 %scale_28_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_144"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1119 %sext_ln113_57 = sext i24 %select_ln113_144

]]></Node>
<StgValue><ssdm name="sext_ln113_57"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1120 %mul_ln113_28 = mul i48 %sext_ln113_57, i48 %sext_ln113_56

]]></Node>
<StgValue><ssdm name="mul_ln113_28"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1121 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 47

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1122 %trunc_ln113_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_28, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_27"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1123 %tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1124 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 39

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1125 %zext_ln113_28 = zext i1 %tmp_342

]]></Node>
<StgValue><ssdm name="zext_ln113_28"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1126 %add_ln113_28 = add i24 %trunc_ln113_27, i24 %zext_ln113_28

]]></Node>
<StgValue><ssdm name="add_ln113_28"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1127 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1128 %xor_ln113_140 = xor i1 %tmp_344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_140"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1129 %and_ln113_168 = and i1 %tmp_343, i1 %xor_ln113_140

]]></Node>
<StgValue><ssdm name="and_ln113_168"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1130 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1131 %tmp_89 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_28, i32 41

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1132 %icmp_ln113_84 = icmp_eq  i7 %tmp_89, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_84"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1133 %tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1134 %icmp_ln113_85 = icmp_eq  i8 %tmp_90, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_85"/></StgValue>
</operation>

<operation id="1221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1135 %icmp_ln113_86 = icmp_eq  i8 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_86"/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1136 %select_ln113_140 = select i1 %and_ln113_168, i1 %icmp_ln113_85, i1 %icmp_ln113_86

]]></Node>
<StgValue><ssdm name="select_ln113_140"/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1137 %xor_ln113_141 = xor i1 %tmp_345, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_141"/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1138 %and_ln113_169 = and i1 %icmp_ln113_84, i1 %xor_ln113_141

]]></Node>
<StgValue><ssdm name="and_ln113_169"/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1139 %select_ln113_141 = select i1 %and_ln113_168, i1 %and_ln113_169, i1 %icmp_ln113_85

]]></Node>
<StgValue><ssdm name="select_ln113_141"/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1140 %and_ln113_170 = and i1 %and_ln113_168, i1 %icmp_ln113_85

]]></Node>
<StgValue><ssdm name="and_ln113_170"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1141 %xor_ln113_142 = xor i1 %select_ln113_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_142"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1142 %or_ln113_56 = or i1 %tmp_344, i1 %xor_ln113_142

]]></Node>
<StgValue><ssdm name="or_ln113_56"/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1143 %xor_ln113_143 = xor i1 %tmp_341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_143"/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1144 %and_ln113_171 = and i1 %or_ln113_56, i1 %xor_ln113_143

]]></Node>
<StgValue><ssdm name="and_ln113_171"/></StgValue>
</operation>

<operation id="1231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1145 %and_ln113_172 = and i1 %tmp_344, i1 %select_ln113_141

]]></Node>
<StgValue><ssdm name="and_ln113_172"/></StgValue>
</operation>

<operation id="1232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1146 %or_ln113_92 = or i1 %and_ln113_170, i1 %and_ln113_172

]]></Node>
<StgValue><ssdm name="or_ln113_92"/></StgValue>
</operation>

<operation id="1233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1147 %xor_ln113_144 = xor i1 %or_ln113_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_144"/></StgValue>
</operation>

<operation id="1234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1148 %and_ln113_173 = and i1 %tmp_341, i1 %xor_ln113_144

]]></Node>
<StgValue><ssdm name="and_ln113_173"/></StgValue>
</operation>

<operation id="1235" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1149 %select_ln113_142 = select i1 %and_ln113_171, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_142"/></StgValue>
</operation>

<operation id="1236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1150 %or_ln113_57 = or i1 %and_ln113_171, i1 %and_ln113_173

]]></Node>
<StgValue><ssdm name="or_ln113_57"/></StgValue>
</operation>

<operation id="1237" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1151 %select_ln113_143 = select i1 %or_ln113_57, i24 %select_ln113_142, i24 %add_ln113_28

]]></Node>
<StgValue><ssdm name="select_ln113_143"/></StgValue>
</operation>

<operation id="1238" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1153 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140"/></StgValue>
</operation>

<operation id="1239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1154 %sext_ln113_58 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140

]]></Node>
<StgValue><ssdm name="sext_ln113_58"/></StgValue>
</operation>

<operation id="1240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1155 %select_ln113_149 = select i1 %icmp_ln113_96, i24 %scale_61_reload_read, i24 %scale_29_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_149"/></StgValue>
</operation>

<operation id="1241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1156 %sext_ln113_59 = sext i24 %select_ln113_149

]]></Node>
<StgValue><ssdm name="sext_ln113_59"/></StgValue>
</operation>

<operation id="1242" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1157 %mul_ln113_29 = mul i48 %sext_ln113_59, i48 %sext_ln113_58

]]></Node>
<StgValue><ssdm name="mul_ln113_29"/></StgValue>
</operation>

<operation id="1243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1158 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 47

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1159 %trunc_ln113_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_29, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_28"/></StgValue>
</operation>

<operation id="1245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1160 %tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1161 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 39

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1162 %zext_ln113_29 = zext i1 %tmp_347

]]></Node>
<StgValue><ssdm name="zext_ln113_29"/></StgValue>
</operation>

<operation id="1248" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1163 %add_ln113_29 = add i24 %trunc_ln113_28, i24 %zext_ln113_29

]]></Node>
<StgValue><ssdm name="add_ln113_29"/></StgValue>
</operation>

<operation id="1249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1164 %tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_29, i32 23

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1165 %xor_ln113_145 = xor i1 %tmp_349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_145"/></StgValue>
</operation>

<operation id="1251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1166 %and_ln113_174 = and i1 %tmp_348, i1 %xor_ln113_145

]]></Node>
<StgValue><ssdm name="and_ln113_174"/></StgValue>
</operation>

<operation id="1252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1167 %tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1168 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1254" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1169 %icmp_ln113_87 = icmp_eq  i7 %tmp_91, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_87"/></StgValue>
</operation>

<operation id="1255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1170 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1256" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1171 %icmp_ln113_88 = icmp_eq  i8 %tmp_92, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_88"/></StgValue>
</operation>

<operation id="1257" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1172 %icmp_ln113_89 = icmp_eq  i8 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_89"/></StgValue>
</operation>

<operation id="1258" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1173 %select_ln113_145 = select i1 %and_ln113_174, i1 %icmp_ln113_88, i1 %icmp_ln113_89

]]></Node>
<StgValue><ssdm name="select_ln113_145"/></StgValue>
</operation>

<operation id="1259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1174 %xor_ln113_146 = xor i1 %tmp_350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_146"/></StgValue>
</operation>

<operation id="1260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1175 %and_ln113_175 = and i1 %icmp_ln113_87, i1 %xor_ln113_146

]]></Node>
<StgValue><ssdm name="and_ln113_175"/></StgValue>
</operation>

<operation id="1261" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1176 %select_ln113_146 = select i1 %and_ln113_174, i1 %and_ln113_175, i1 %icmp_ln113_88

]]></Node>
<StgValue><ssdm name="select_ln113_146"/></StgValue>
</operation>

<operation id="1262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1177 %and_ln113_176 = and i1 %and_ln113_174, i1 %icmp_ln113_88

]]></Node>
<StgValue><ssdm name="and_ln113_176"/></StgValue>
</operation>

<operation id="1263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1178 %xor_ln113_147 = xor i1 %select_ln113_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_147"/></StgValue>
</operation>

<operation id="1264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1179 %or_ln113_58 = or i1 %tmp_349, i1 %xor_ln113_147

]]></Node>
<StgValue><ssdm name="or_ln113_58"/></StgValue>
</operation>

<operation id="1265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1180 %xor_ln113_148 = xor i1 %tmp_346, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_148"/></StgValue>
</operation>

<operation id="1266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1181 %and_ln113_177 = and i1 %or_ln113_58, i1 %xor_ln113_148

]]></Node>
<StgValue><ssdm name="and_ln113_177"/></StgValue>
</operation>

<operation id="1267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1182 %and_ln113_178 = and i1 %tmp_349, i1 %select_ln113_146

]]></Node>
<StgValue><ssdm name="and_ln113_178"/></StgValue>
</operation>

<operation id="1268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1183 %or_ln113_93 = or i1 %and_ln113_176, i1 %and_ln113_178

]]></Node>
<StgValue><ssdm name="or_ln113_93"/></StgValue>
</operation>

<operation id="1269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1184 %xor_ln113_149 = xor i1 %or_ln113_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_149"/></StgValue>
</operation>

<operation id="1270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1185 %and_ln113_179 = and i1 %tmp_346, i1 %xor_ln113_149

]]></Node>
<StgValue><ssdm name="and_ln113_179"/></StgValue>
</operation>

<operation id="1271" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1186 %select_ln113_147 = select i1 %and_ln113_177, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_147"/></StgValue>
</operation>

<operation id="1272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1187 %or_ln113_59 = or i1 %and_ln113_177, i1 %and_ln113_179

]]></Node>
<StgValue><ssdm name="or_ln113_59"/></StgValue>
</operation>

<operation id="1273" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1188 %select_ln113_148 = select i1 %or_ln113_59, i24 %select_ln113_147, i24 %add_ln113_29

]]></Node>
<StgValue><ssdm name="select_ln113_148"/></StgValue>
</operation>

<operation id="1274" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1190 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141"/></StgValue>
</operation>

<operation id="1275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1191 %sext_ln113_60 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141

]]></Node>
<StgValue><ssdm name="sext_ln113_60"/></StgValue>
</operation>

<operation id="1276" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1192 %select_ln113_154 = select i1 %icmp_ln113_96, i24 %scale_62_reload_read, i24 %scale_30_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_154"/></StgValue>
</operation>

<operation id="1277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1193 %sext_ln113_61 = sext i24 %select_ln113_154

]]></Node>
<StgValue><ssdm name="sext_ln113_61"/></StgValue>
</operation>

<operation id="1278" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1194 %mul_ln113_30 = mul i48 %sext_ln113_61, i48 %sext_ln113_60

]]></Node>
<StgValue><ssdm name="mul_ln113_30"/></StgValue>
</operation>

<operation id="1279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1195 %tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 47

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1196 %trunc_ln113_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_30, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_29"/></StgValue>
</operation>

<operation id="1281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1197 %tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1198 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1199 %zext_ln113_30 = zext i1 %tmp_352

]]></Node>
<StgValue><ssdm name="zext_ln113_30"/></StgValue>
</operation>

<operation id="1284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1200 %add_ln113_30 = add i24 %trunc_ln113_29, i24 %zext_ln113_30

]]></Node>
<StgValue><ssdm name="add_ln113_30"/></StgValue>
</operation>

<operation id="1285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1201 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_30, i32 23

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1202 %xor_ln113_150 = xor i1 %tmp_354, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_150"/></StgValue>
</operation>

<operation id="1287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1203 %and_ln113_180 = and i1 %tmp_353, i1 %xor_ln113_150

]]></Node>
<StgValue><ssdm name="and_ln113_180"/></StgValue>
</operation>

<operation id="1288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1204 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1205 %tmp_93 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_30, i32 41

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1290" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1206 %icmp_ln113_90 = icmp_eq  i7 %tmp_93, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_90"/></StgValue>
</operation>

<operation id="1291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1207 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1292" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1208 %icmp_ln113_91 = icmp_eq  i8 %tmp_94, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_91"/></StgValue>
</operation>

<operation id="1293" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1209 %icmp_ln113_92 = icmp_eq  i8 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_92"/></StgValue>
</operation>

<operation id="1294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1210 %select_ln113_150 = select i1 %and_ln113_180, i1 %icmp_ln113_91, i1 %icmp_ln113_92

]]></Node>
<StgValue><ssdm name="select_ln113_150"/></StgValue>
</operation>

<operation id="1295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1211 %xor_ln113_151 = xor i1 %tmp_355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_151"/></StgValue>
</operation>

<operation id="1296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1212 %and_ln113_181 = and i1 %icmp_ln113_90, i1 %xor_ln113_151

]]></Node>
<StgValue><ssdm name="and_ln113_181"/></StgValue>
</operation>

<operation id="1297" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1213 %select_ln113_151 = select i1 %and_ln113_180, i1 %and_ln113_181, i1 %icmp_ln113_91

]]></Node>
<StgValue><ssdm name="select_ln113_151"/></StgValue>
</operation>

<operation id="1298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1214 %and_ln113_182 = and i1 %and_ln113_180, i1 %icmp_ln113_91

]]></Node>
<StgValue><ssdm name="and_ln113_182"/></StgValue>
</operation>

<operation id="1299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1215 %xor_ln113_152 = xor i1 %select_ln113_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_152"/></StgValue>
</operation>

<operation id="1300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1216 %or_ln113_60 = or i1 %tmp_354, i1 %xor_ln113_152

]]></Node>
<StgValue><ssdm name="or_ln113_60"/></StgValue>
</operation>

<operation id="1301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1217 %xor_ln113_153 = xor i1 %tmp_351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_153"/></StgValue>
</operation>

<operation id="1302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1218 %and_ln113_183 = and i1 %or_ln113_60, i1 %xor_ln113_153

]]></Node>
<StgValue><ssdm name="and_ln113_183"/></StgValue>
</operation>

<operation id="1303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1219 %and_ln113_184 = and i1 %tmp_354, i1 %select_ln113_151

]]></Node>
<StgValue><ssdm name="and_ln113_184"/></StgValue>
</operation>

<operation id="1304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1220 %or_ln113_94 = or i1 %and_ln113_182, i1 %and_ln113_184

]]></Node>
<StgValue><ssdm name="or_ln113_94"/></StgValue>
</operation>

<operation id="1305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1221 %xor_ln113_154 = xor i1 %or_ln113_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_154"/></StgValue>
</operation>

<operation id="1306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1222 %and_ln113_185 = and i1 %tmp_351, i1 %xor_ln113_154

]]></Node>
<StgValue><ssdm name="and_ln113_185"/></StgValue>
</operation>

<operation id="1307" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1223 %select_ln113_152 = select i1 %and_ln113_183, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_152"/></StgValue>
</operation>

<operation id="1308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1224 %or_ln113_61 = or i1 %and_ln113_183, i1 %and_ln113_185

]]></Node>
<StgValue><ssdm name="or_ln113_61"/></StgValue>
</operation>

<operation id="1309" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1225 %select_ln113_153 = select i1 %or_ln113_61, i24 %select_ln113_152, i24 %add_ln113_30

]]></Node>
<StgValue><ssdm name="select_ln113_153"/></StgValue>
</operation>

<operation id="1310" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="24" op_0_bw="9">
<![CDATA[
for.inc131:1227 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142"/></StgValue>
</operation>

<operation id="1311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1228 %sext_ln113_62 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142

]]></Node>
<StgValue><ssdm name="sext_ln113_62"/></StgValue>
</operation>

<operation id="1312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1229 %select_ln113_159 = select i1 %icmp_ln113_96, i24 %scale_63_reload_read, i24 %scale_31_reload_read

]]></Node>
<StgValue><ssdm name="select_ln113_159"/></StgValue>
</operation>

<operation id="1313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="48" op_0_bw="24">
<![CDATA[
for.inc131:1230 %sext_ln113_63 = sext i24 %select_ln113_159

]]></Node>
<StgValue><ssdm name="sext_ln113_63"/></StgValue>
</operation>

<operation id="1314" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc131:1231 %mul_ln113_31 = mul i48 %sext_ln113_63, i48 %sext_ln113_62

]]></Node>
<StgValue><ssdm name="mul_ln113_31"/></StgValue>
</operation>

<operation id="1315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1232 %tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 47

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131:1233 %trunc_ln113_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_31, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln113_30"/></StgValue>
</operation>

<operation id="1317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1234 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1235 %tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="24" op_0_bw="1">
<![CDATA[
for.inc131:1236 %zext_ln113_31 = zext i1 %tmp_357

]]></Node>
<StgValue><ssdm name="zext_ln113_31"/></StgValue>
</operation>

<operation id="1320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc131:1237 %add_ln113_31 = add i24 %trunc_ln113_30, i24 %zext_ln113_31

]]></Node>
<StgValue><ssdm name="add_ln113_31"/></StgValue>
</operation>

<operation id="1321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc131:1238 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1239 %xor_ln113_155 = xor i1 %tmp_359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_155"/></StgValue>
</operation>

<operation id="1323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1240 %and_ln113_186 = and i1 %tmp_358, i1 %xor_ln113_155

]]></Node>
<StgValue><ssdm name="and_ln113_186"/></StgValue>
</operation>

<operation id="1324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1241 %tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1242 %tmp_95 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_31, i32 41

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1326" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc131:1243 %icmp_ln113_93 = icmp_eq  i7 %tmp_95, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln113_93"/></StgValue>
</operation>

<operation id="1327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc131:1244 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1328" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1245 %icmp_ln113_94 = icmp_eq  i8 %tmp_96, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113_94"/></StgValue>
</operation>

<operation id="1329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc131:1246 %icmp_ln113_95 = icmp_eq  i8 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_95"/></StgValue>
</operation>

<operation id="1330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1247 %select_ln113_155 = select i1 %and_ln113_186, i1 %icmp_ln113_94, i1 %icmp_ln113_95

]]></Node>
<StgValue><ssdm name="select_ln113_155"/></StgValue>
</operation>

<operation id="1331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1248 %xor_ln113_156 = xor i1 %tmp_360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_156"/></StgValue>
</operation>

<operation id="1332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1249 %and_ln113_187 = and i1 %icmp_ln113_93, i1 %xor_ln113_156

]]></Node>
<StgValue><ssdm name="and_ln113_187"/></StgValue>
</operation>

<operation id="1333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc131:1250 %select_ln113_156 = select i1 %and_ln113_186, i1 %and_ln113_187, i1 %icmp_ln113_94

]]></Node>
<StgValue><ssdm name="select_ln113_156"/></StgValue>
</operation>

<operation id="1334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1251 %and_ln113_188 = and i1 %and_ln113_186, i1 %icmp_ln113_94

]]></Node>
<StgValue><ssdm name="and_ln113_188"/></StgValue>
</operation>

<operation id="1335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1252 %xor_ln113_157 = xor i1 %select_ln113_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_157"/></StgValue>
</operation>

<operation id="1336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1253 %or_ln113_62 = or i1 %tmp_359, i1 %xor_ln113_157

]]></Node>
<StgValue><ssdm name="or_ln113_62"/></StgValue>
</operation>

<operation id="1337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1254 %xor_ln113_158 = xor i1 %tmp_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_158"/></StgValue>
</operation>

<operation id="1338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1255 %and_ln113_189 = and i1 %or_ln113_62, i1 %xor_ln113_158

]]></Node>
<StgValue><ssdm name="and_ln113_189"/></StgValue>
</operation>

<operation id="1339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1256 %and_ln113_190 = and i1 %tmp_359, i1 %select_ln113_156

]]></Node>
<StgValue><ssdm name="and_ln113_190"/></StgValue>
</operation>

<operation id="1340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1257 %or_ln113_95 = or i1 %and_ln113_188, i1 %and_ln113_190

]]></Node>
<StgValue><ssdm name="or_ln113_95"/></StgValue>
</operation>

<operation id="1341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1258 %xor_ln113_159 = xor i1 %or_ln113_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_159"/></StgValue>
</operation>

<operation id="1342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1259 %and_ln113_191 = and i1 %tmp_356, i1 %xor_ln113_159

]]></Node>
<StgValue><ssdm name="and_ln113_191"/></StgValue>
</operation>

<operation id="1343" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1260 %select_ln113_157 = select i1 %and_ln113_189, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln113_157"/></StgValue>
</operation>

<operation id="1344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc131:1261 %or_ln113_63 = or i1 %and_ln113_189, i1 %and_ln113_191

]]></Node>
<StgValue><ssdm name="or_ln113_63"/></StgValue>
</operation>

<operation id="1345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc131:1262 %select_ln113_158 = select i1 %or_ln113_63, i24 %select_ln113_157, i24 %add_ln113_31

]]></Node>
<StgValue><ssdm name="select_ln113_158"/></StgValue>
</operation>

<operation id="1414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0">
<![CDATA[
for.end133.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="1346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc131:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_105_10_VITIS_LOOP_107_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc131:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc131:11 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:47 %C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:48 %C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:49 %C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:50 %C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:51 %C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:52 %C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:53 %C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:54 %C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:55 %C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_8_addr"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:56 %C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_9_addr"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:57 %C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_10_addr"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:58 %C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_11_addr"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:59 %C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_12_addr"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:60 %C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_13_addr"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:61 %C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_14_addr"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:62 %C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_15_addr"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:63 %C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_16_addr"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:64 %C_17_addr = getelementptr i24 %C_17, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_17_addr"/></StgValue>
</operation>

<operation id="1367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:65 %C_18_addr = getelementptr i24 %C_18, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_18_addr"/></StgValue>
</operation>

<operation id="1368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:66 %C_19_addr = getelementptr i24 %C_19, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_19_addr"/></StgValue>
</operation>

<operation id="1369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:67 %C_20_addr = getelementptr i24 %C_20, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_20_addr"/></StgValue>
</operation>

<operation id="1370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:68 %C_21_addr = getelementptr i24 %C_21, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_21_addr"/></StgValue>
</operation>

<operation id="1371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:69 %C_22_addr = getelementptr i24 %C_22, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_22_addr"/></StgValue>
</operation>

<operation id="1372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:70 %C_23_addr = getelementptr i24 %C_23, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_23_addr"/></StgValue>
</operation>

<operation id="1373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:71 %C_24_addr = getelementptr i24 %C_24, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_24_addr"/></StgValue>
</operation>

<operation id="1374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:72 %C_25_addr = getelementptr i24 %C_25, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_25_addr"/></StgValue>
</operation>

<operation id="1375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:73 %C_26_addr = getelementptr i24 %C_26, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_26_addr"/></StgValue>
</operation>

<operation id="1376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:74 %C_27_addr = getelementptr i24 %C_27, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_27_addr"/></StgValue>
</operation>

<operation id="1377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:75 %C_28_addr = getelementptr i24 %C_28, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_28_addr"/></StgValue>
</operation>

<operation id="1378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:76 %C_29_addr = getelementptr i24 %C_29, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_29_addr"/></StgValue>
</operation>

<operation id="1379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:77 %C_30_addr = getelementptr i24 %C_30, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_30_addr"/></StgValue>
</operation>

<operation id="1380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc131:78 %C_31_addr = getelementptr i24 %C_31, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="C_31_addr"/></StgValue>
</operation>

<operation id="1381" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:116 %store_ln113 = store i24 %select_ln113_3, i9 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1382" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:153 %store_ln113 = store i24 %select_ln113_8, i9 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1383" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:190 %store_ln113 = store i24 %select_ln113_13, i9 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1384" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:227 %store_ln113 = store i24 %select_ln113_18, i9 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1385" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:264 %store_ln113 = store i24 %select_ln113_23, i9 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1386" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:301 %store_ln113 = store i24 %select_ln113_28, i9 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1387" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:338 %store_ln113 = store i24 %select_ln113_33, i9 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1388" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:375 %store_ln113 = store i24 %select_ln113_38, i9 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1389" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:412 %store_ln113 = store i24 %select_ln113_43, i9 %C_8_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1390" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:449 %store_ln113 = store i24 %select_ln113_48, i9 %C_9_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1391" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:486 %store_ln113 = store i24 %select_ln113_53, i9 %C_10_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1392" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:523 %store_ln113 = store i24 %select_ln113_58, i9 %C_11_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1393" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:560 %store_ln113 = store i24 %select_ln113_63, i9 %C_12_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1394" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:597 %store_ln113 = store i24 %select_ln113_68, i9 %C_13_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1395" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:634 %store_ln113 = store i24 %select_ln113_73, i9 %C_14_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1396" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:671 %store_ln113 = store i24 %select_ln113_78, i9 %C_15_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1397" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:708 %store_ln113 = store i24 %select_ln113_83, i9 %C_16_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1398" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:745 %store_ln113 = store i24 %select_ln113_88, i9 %C_17_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1399" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:782 %store_ln113 = store i24 %select_ln113_93, i9 %C_18_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1400" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:819 %store_ln113 = store i24 %select_ln113_98, i9 %C_19_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1401" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:856 %store_ln113 = store i24 %select_ln113_103, i9 %C_20_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1402" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:893 %store_ln113 = store i24 %select_ln113_108, i9 %C_21_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1403" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:930 %store_ln113 = store i24 %select_ln113_113, i9 %C_22_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1404" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:967 %store_ln113 = store i24 %select_ln113_118, i9 %C_23_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1405" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1004 %store_ln113 = store i24 %select_ln113_123, i9 %C_24_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1406" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1041 %store_ln113 = store i24 %select_ln113_128, i9 %C_25_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1407" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1078 %store_ln113 = store i24 %select_ln113_133, i9 %C_26_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1408" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1115 %store_ln113 = store i24 %select_ln113_138, i9 %C_27_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1409" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1152 %store_ln113 = store i24 %select_ln113_143, i9 %C_28_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1410" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1189 %store_ln113 = store i24 %select_ln113_148, i9 %C_29_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1411" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1226 %store_ln113 = store i24 %select_ln113_153, i9 %C_30_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1412" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
for.inc131:1263 %store_ln113 = store i24 %select_ln113_158, i9 %C_31_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="1413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0">
<![CDATA[
for.inc131:1268 %br_ln107 = br void %VITIS_LOOP_110_12

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
