{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615406967060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615406967078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 14:09:26 2021 " "Processing started: Wed Mar 10 14:09:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615406967078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406967078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406967078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615406967798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615406967798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVGA800x525-ARC " "Found design unit 1: SyncVGA800x525-ARC" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978848 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVGA800x525 " "Found entity 1: SyncVGA800x525" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/rgbpong/rgbpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/rgbpong/rgbpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGBpong-ARC " "Found design unit 1: RGBpong-ARC" {  } { { "../RGBpong/RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978856 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGBpong " "Found entity 1: RGBpong" {  } { { "../RGBpong/RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasUno10b-ARC " "Found design unit 1: MasUno10b-ARC" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978859 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasUno10b " "Found entity 1: MasUno10b" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-ARC " "Found design unit 1: HalfAdder-ARC" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978863 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/flipflopjk/flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/flipflopjk/flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-ARC " "Found design unit 1: FlipFlopJK-ARC" {  } { { "../FlipFlopJK/FlipFlopJK.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/FlipFlopJK/FlipFlopJK.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978869 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "../FlipFlopJK/FlipFlopJK.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/FlipFlopJK/FlipFlopJK.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/divisorfrecuenciapormitad/divisorfrecuenciapormitad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/divisorfrecuenciapormitad/divisorfrecuenciapormitad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrecuenciaPorMitad-ARC " "Found design unit 1: DivisorFrecuenciaPorMitad-ARC" {  } { { "../DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978873 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuenciaPorMitad " "Found entity 1: DivisorFrecuenciaPorMitad" {  } { { "../DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod800-ARC " "Found design unit 1: ContadorMod800-ARC" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod800 " "Found entity 1: ContadorMod800" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod525-ARC " "Found design unit 1: ContadorMod525-ARC" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod525 " "Found entity 1: ContadorMod525" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador10b-ARC " "Found design unit 1: Contador10b-ARC" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador10b " "Found entity 1: Contador10b" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pong-ARC " "Found design unit 1: Pong-ARC" {  } { { "Pong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Pong/Pong.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Pong/Pong.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406978903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406978903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615406978988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuenciaPorMitad DivisorFrecuenciaPorMitad:Freq " "Elaborating entity \"DivisorFrecuenciaPorMitad\" for hierarchy \"DivisorFrecuenciaPorMitad:Freq\"" {  } { { "Pong.vhd" "Freq" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Pong/Pong.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406978998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOT_Q DivisorFrecuenciaPorMitad.vhd(51) " "Verilog HDL or VHDL warning at DivisorFrecuenciaPorMitad.vhd(51): object \"NOT_Q\" assigned a value but never read" {  } { { "../DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615406978998 "|Pong|DivisorFrecuenciaPorMitad:Freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopJK DivisorFrecuenciaPorMitad:Freq\|FlipFlopJK:FF0 " "Elaborating entity \"FlipFlopJK\" for hierarchy \"DivisorFrecuenciaPorMitad:Freq\|FlipFlopJK:FF0\"" {  } { { "../DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" "FF0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/DivisorFrecuenciaPorMitad/DivisorFrecuenciaPorMitad.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBpong RGBpong:RGBs " "Elaborating entity \"RGBpong\" for hierarchy \"RGBpong:RGBs\"" {  } { { "Pong.vhd" "RGBs" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Pong/Pong.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncVGA800x525 RGBpong:RGBs\|SyncVGA800x525:SYNC " "Elaborating entity \"SyncVGA800x525\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\"" {  } { { "../RGBpong/RGBpong.vhd" "SYNC" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C SyncVGA800x525.vhd(75) " "Verilog HDL or VHDL warning at SyncVGA800x525.vhd(75): object \"C\" assigned a value but never read" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615406979078 "|Pong|RGBpong:RGBs|SyncVGA800x525:SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod800 RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0 " "Elaborating entity \"ContadorMod800\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ContadorMod800.vhd(58) " "Verilog HDL or VHDL warning at ContadorMod800.vhd(58): object \"CarryOut\" assigned a value but never read" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615406979088 "|Pong|RGBpong:RGBs|SyncVGA800x525:SYNC|ContadorMod800:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador10b RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0 " "Elaborating entity \"Contador10b\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\"" {  } { { "../ContadorMod800/ContadorMod800.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasUno10b RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0 " "Elaborating entity \"MasUno10b\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\"" {  } { { "../Contador10b/Contador10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0 " "Elaborating entity \"HalfAdder\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0\"" {  } { { "../MasUno10b/MasUno10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod525 RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod525:I1 " "Elaborating entity \"ContadorMod525\" for hierarchy \"RGBpong:RGBs\|SyncVGA800x525:SYNC\|ContadorMod525:I1\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I1" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406979168 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615406980538 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615406980538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615406980998 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[8\] Low " "Register RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[8\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[6\] High " "Register RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[5\] High " "Register RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[3\] High " "Register RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[1\] High " "Register RGBpong:RGBs\|\\GAME:RIGHT_PADDLE_Y\[1\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[7\] High " "Register RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[4\] High " "Register RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[2\] Low " "Register RGBpong:RGBs\|\\GAME:LEFT_PADDLE_Y\[2\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1615406981129 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1615406981129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615406981848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406981848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "855 " "Implemented 855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615406981908 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615406981908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "831 " "Implemented 831 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615406981908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615406981908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615406981918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 14:09:41 2021 " "Processing ended: Wed Mar 10 14:09:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615406981918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615406981918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615406981918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406981918 ""}
