read -sv run_verilog_mid/adder_32b_16_81_0f98f554cd1c809e6a78da64565120e4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_81_0f98f554cd1c809e6a78da64565120e4_yosys.v
