INFO-FLOW: Workspace /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution opened at Tue Oct 19 11:20:32 UTC 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcvu9p-flgb2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-2-i 
Execute       create_platform xcvu9p-flgb2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-2-i'
Command       create_platform done; 0.58 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 250.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250.000000MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname krnl_vadd 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname krnl_vadd 
Execute     csynth_design -synthesis_check 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=2 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 110.189 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/kernel/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/kernel/kernel.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/kernel/kernel.cpp -foptimization-record-file=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -g -I/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/includes -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.cpp.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top krnl_vadd -name=krnl_vadd 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/.systemc_flag -fix-errors /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/all.directive.json -fix-errors /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.pp.0.cpp -g -I/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/includes -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.pp.0.cpp.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.kernel.pp.0.cpp.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.34 seconds; current allocated memory: 110.778 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.g.bc -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.0.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.62 sec.
Execute         run_link_or_opt -opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_vadd -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_vadd -reflow-float-conversion -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.92 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.92 sec.
Execute         run_link_or_opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_vadd 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_vadd -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl_vadd -mllvm -hls-db-dir -mllvm /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/top-io-fe.xml -mllvm -xcl-target=cpu -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/../../../kernel.xml -> /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.79 seconds; current allocated memory: 112.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.162 MB.
Command       elaborate done; 4.13 sec.
Execute       ap_eval exec zip -j /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/kernel/krnl_vadd/krnl_vadd/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       send_msg_by_id INFO @200-1493@ 
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
Command     csynth_design done; 4.15 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.21 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.15 seconds; current allocated memory: 112.153 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
