verilog xil_defaultlib --include "../../../../zc706_sim.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zc706_sim.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../zc706_sim.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../zc706_sim.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../zc706_sim.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_LFM_phase_gen_0_0/sim/design_1_LFM_phase_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_fir_dec_wrapper_0_0/sim/design_1_fir_dec_wrapper_0_0.v" \
"../../../bd/design_1/ip/design_1_iq_modulator_0_0/sim/design_1_iq_modulator_0_0.v" \
"../../../bd/design_1/ip/design_1_mod_subsys_0_0/sim/design_1_mod_subsys_0_0.v" \
"../../../bd/design_1/ip/design_1_ref_phase_0_0/sim/design_1_ref_phase_0_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
