/***************************************************************************
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Apr 16 13:59:44 2012
 *                 MD5 Checksum         669ce1e23392543807bc38a9d02ecf49
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Spec Versions:  UCSS_X4              1
 *                 aer                  1
 *                 an_x1_control        1
 *                 an_x1_timers         1
 *                 an_x4_abilities      1
 *                 an_x4_hw_lp_pages    1
 *                 an_x4_sw_management  1
 *                 anapll               1
 *                 anarx                1
 *                 anatx                1
 *                 cl49                 1
 *                 cl72                 1
 *                 cl72_shared          1
 *                 cl73                 1
 *                 cl82                 1
 *                 cl82_am              1
 *                 cl82_am_tsc_12       1
 *                 cl82_shared          1
 *                 digital              1
 *                 digital5             1
 *                 dsc_1                1
 *                 dsc_2                1
 *                 dsc_3                1
 *                 dsc_4                1
 *                 dsc_5                1
 *                 ed6466_user          1
 *                 generic              1
 *                 gp2                  1
 *                 ieee0_cl22           1
 *                 ieee1_cl22           1
 *                 ieee_an0             1
 *                 ieee_an3             1
 *                 ieee_pcs1            1
 *                 ieee_pcs2            1
 *                 ieee_pcs3            1
 *                 ieee_pma_pmd0        1
 *                 ieee_pma_pmd10       1
 *                 ieee_pma_pmd10_tsc_121
 *                 ieee_pma_pmd9        1
 *                 main0                1
 *                 micro                1
 *                 microtmp2            1
 *                 patgen_0             1
 *                 patgen_1             1
 *                 rx_x1_control0       1
 *                 rx_x1_control1       1
 *                 rx_x2_control0       1
 *                 rx_x2_status0        1
 *                 rx_x4_control0       1
 *                 rx_x4_control0_tsc_121
 *                 rx_x4_status0        1
 *                 rx_x4_status0_tsc_12 1
 *                 rx_x4_status1        1
 *                 test0                1
 *                 test1                1
 *                 testmux              1
 *                 testshared0          1
 *                 testshared1          1
 *                 tx_x1_control0       1
 *                 tx_x1_status0        1
 *                 tx_x2_control0       1
 *                 tx_x2_status0        1
 *                 tx_x4_control0       1
 *                 tx_x4_credit_gen0    1
 *                 tx_x4_status0        1
 *                 xgxsblk1             1
 *                 xgxsblk10            1
 *                 xgxsblk4             1
 *
 * RDB Files:  /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_TSC_ALL.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee0_cl22Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee1_cl22Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/patgen_0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/patgen_1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pma_pmd0Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pma_pmd9Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pma_pmd10Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pma_pmd10_tsc_12Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pcs1Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pcs2Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45pcs3Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45an0Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ieee_cl45an3Regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/anapll_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/testshared0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/testshared1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/testmux_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/xgxsblock1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/xgxsblock4_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/xgxsblock10_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/an_x1_timers_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/gp2_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl72_shared_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl82_shared_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl82_am_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl82_am_tsc_12_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/main0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x1_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x1_control1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x1_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x1_status0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/an_x1_control_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl82_user_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x2_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x2_status0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x2_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x2_status0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/gen_per_lane_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/anatx_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/anarx_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/test0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/test1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x4_credit_gen0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x4_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/tx_x4_status0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x4_control0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x4_status0_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x4_status1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x4_control0_tsc_12_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/rx_x4_status0_tsc_12_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/an_x4_abilities_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/an_x4_hw_lp_pages_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/an_x4_sw_management_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ucss_x4_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/dsc_1_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/dsc_2_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/dsc_3_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/dsc_4_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/dsc_5_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/digital_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/digital5_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl49_user_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl72_user_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/cl73_user_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/ed6466_user_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/microtmp2_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/micro_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/aer_regs.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/enum_inc.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_ieeeBlockCL22.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_ieeeBlockPMA_PMD.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_ieeeBlockPCS.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_userBlocks1.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_userBlocks2.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_userBlocks4.rdb
 *             /projects/trident2_scratch/mjang/td2_nq_regr/trident2/ip_cores/tsc/rtl/rdb/WC4_userBlocksX.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 */

#ifndef TSCMOD_H_TMP__
#define TSCMOD_H_TMP__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * Enums: UCSS_X4_cl36TxEEEStates_l
 */
#define UCSS_X4_cl36TxEEEStates_l_TX_REFRESH               8
#define UCSS_X4_cl36TxEEEStates_l_TX_QUIET                 4
#define UCSS_X4_cl36TxEEEStates_l_TX_SLEEP                 2
#define UCSS_X4_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl36TxEEEStates_c
 */
#define UCSS_X4_cl36TxEEEStates_c_TX_REFRESH               3
#define UCSS_X4_cl36TxEEEStates_c_TX_QUIET                 2
#define UCSS_X4_cl36TxEEEStates_c_TX_SLEEP                 1
#define UCSS_X4_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_cl49TxEEEStates_l
 */
#define UCSS_X4_cl49TxEEEStates_l_SCR_RESET_2              64
#define UCSS_X4_cl49TxEEEStates_l_SCR_RESET_1              32
#define UCSS_X4_cl49TxEEEStates_l_TX_WAKE                  16
#define UCSS_X4_cl49TxEEEStates_l_TX_REFRESH               8
#define UCSS_X4_cl49TxEEEStates_l_TX_QUIET                 4
#define UCSS_X4_cl49TxEEEStates_l_TX_SLEEP                 2
#define UCSS_X4_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl49TxEEEStates_c
 */
#define UCSS_X4_cl49TxEEEStates_c_SCR_RESET_2              6
#define UCSS_X4_cl49TxEEEStates_c_SCR_RESET_1              5
#define UCSS_X4_cl49TxEEEStates_c_TX_WAKE                  4
#define UCSS_X4_cl49TxEEEStates_c_TX_REFRESH               3
#define UCSS_X4_cl49TxEEEStates_c_TX_QUIET                 2
#define UCSS_X4_cl49TxEEEStates_c_TX_SLEEP                 1
#define UCSS_X4_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_cl36RxEEEStates_l
 */
#define UCSS_X4_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define UCSS_X4_cl36RxEEEStates_l_RX_WTF                   16
#define UCSS_X4_cl36RxEEEStates_l_RX_WAKE                  8
#define UCSS_X4_cl36RxEEEStates_l_RX_QUIET                 4
#define UCSS_X4_cl36RxEEEStates_l_RX_SLEEP                 2
#define UCSS_X4_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl36RxEEEStates_c
 */
#define UCSS_X4_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define UCSS_X4_cl36RxEEEStates_c_RX_WTF                   4
#define UCSS_X4_cl36RxEEEStates_c_RX_WAKE                  3
#define UCSS_X4_cl36RxEEEStates_c_RX_QUIET                 2
#define UCSS_X4_cl36RxEEEStates_c_RX_SLEEP                 1
#define UCSS_X4_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_cl49RxEEEStates_l
 */
#define UCSS_X4_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define UCSS_X4_cl49RxEEEStates_l_RX_WTF                   16
#define UCSS_X4_cl49RxEEEStates_l_RX_WAKE                  8
#define UCSS_X4_cl49RxEEEStates_l_RX_QUIET                 4
#define UCSS_X4_cl49RxEEEStates_l_RX_SLEEP                 2
#define UCSS_X4_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl49RxEEEStates_c
 */
#define UCSS_X4_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define UCSS_X4_cl49RxEEEStates_c_RX_WTF                   4
#define UCSS_X4_cl49RxEEEStates_c_RX_WAKE                  3
#define UCSS_X4_cl49RxEEEStates_c_RX_QUIET                 2
#define UCSS_X4_cl49RxEEEStates_c_RX_SLEEP                 1
#define UCSS_X4_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_cl48TxEEEStates_l
 */
#define UCSS_X4_cl48TxEEEStates_l_TX_REFRESH               8
#define UCSS_X4_cl48TxEEEStates_l_TX_QUIET                 4
#define UCSS_X4_cl48TxEEEStates_l_TX_SLEEP                 2
#define UCSS_X4_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl48TxEEEStates_c
 */
#define UCSS_X4_cl48TxEEEStates_c_TX_REFRESH               3
#define UCSS_X4_cl48TxEEEStates_c_TX_QUIET                 2
#define UCSS_X4_cl48TxEEEStates_c_TX_SLEEP                 1
#define UCSS_X4_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_cl48RxEEEStates_l
 */
#define UCSS_X4_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define UCSS_X4_cl48RxEEEStates_l_RX_WAKE                  16
#define UCSS_X4_cl48RxEEEStates_l_RX_QUIET                 8
#define UCSS_X4_cl48RxEEEStates_l_RX_DEACT                 4
#define UCSS_X4_cl48RxEEEStates_l_RX_SLEEP                 2
#define UCSS_X4_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: UCSS_X4_cl48RxEEEStates_c
 */
#define UCSS_X4_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define UCSS_X4_cl48RxEEEStates_c_RX_WAKE                  4
#define UCSS_X4_cl48RxEEEStates_c_RX_QUIET                 3
#define UCSS_X4_cl48RxEEEStates_c_RX_DEACT                 2
#define UCSS_X4_cl48RxEEEStates_c_RX_SLEEP                 1
#define UCSS_X4_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: UCSS_X4_IQP_Options
 */
#define UCSS_X4_IQP_Options_i50uA                          0
#define UCSS_X4_IQP_Options_i100uA                         1
#define UCSS_X4_IQP_Options_i150uA                         2
#define UCSS_X4_IQP_Options_i200uA                         3
#define UCSS_X4_IQP_Options_i250uA                         4
#define UCSS_X4_IQP_Options_i300uA                         5
#define UCSS_X4_IQP_Options_i350uA                         6
#define UCSS_X4_IQP_Options_i400uA                         7
#define UCSS_X4_IQP_Options_i450uA                         8
#define UCSS_X4_IQP_Options_i500uA                         9
#define UCSS_X4_IQP_Options_i550uA                         10
#define UCSS_X4_IQP_Options_i600uA                         11
#define UCSS_X4_IQP_Options_i650uA                         12
#define UCSS_X4_IQP_Options_i700uA                         13
#define UCSS_X4_IQP_Options_i750uA                         14
#define UCSS_X4_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: UCSS_X4_IDriver_Options
 */
#define UCSS_X4_IDriver_Options_v680mV                     0
#define UCSS_X4_IDriver_Options_v730mV                     1
#define UCSS_X4_IDriver_Options_v780mV                     2
#define UCSS_X4_IDriver_Options_v830mV                     3
#define UCSS_X4_IDriver_Options_v880mV                     4
#define UCSS_X4_IDriver_Options_v930mV                     5
#define UCSS_X4_IDriver_Options_v980mV                     6
#define UCSS_X4_IDriver_Options_v1010mV                    7
#define UCSS_X4_IDriver_Options_v1040mV                    8
#define UCSS_X4_IDriver_Options_v1060mV                    9
#define UCSS_X4_IDriver_Options_v1070mV                    10
#define UCSS_X4_IDriver_Options_v1080mV                    11
#define UCSS_X4_IDriver_Options_v1085mV                    12
#define UCSS_X4_IDriver_Options_v1090mV                    13
#define UCSS_X4_IDriver_Options_v1095mV                    14
#define UCSS_X4_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: UCSS_X4_operationModes
 */
#define UCSS_X4_operationModes_XGXS                        0
#define UCSS_X4_operationModes_XGXG_nCC                    1
#define UCSS_X4_operationModes_Indlane_OS8                 4
#define UCSS_X4_operationModes_IndLane_OS5                 5
#define UCSS_X4_operationModes_PCI                         7
#define UCSS_X4_operationModes_XGXS_nLQ                    8
#define UCSS_X4_operationModes_XGXS_nLQnCC                 9
#define UCSS_X4_operationModes_PBypass                     10
#define UCSS_X4_operationModes_PBypass_nDSK                11
#define UCSS_X4_operationModes_ComboCoreMode               12
#define UCSS_X4_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: UCSS_X4_actualSpeeds
 */
#define UCSS_X4_actualSpeeds_dr_10M                        0
#define UCSS_X4_actualSpeeds_dr_100M                       1
#define UCSS_X4_actualSpeeds_dr_1G                         2
#define UCSS_X4_actualSpeeds_dr_2p5G                       3
#define UCSS_X4_actualSpeeds_dr_5G_X4                      4
#define UCSS_X4_actualSpeeds_dr_6G_X4                      5
#define UCSS_X4_actualSpeeds_dr_10G_HiG                    6
#define UCSS_X4_actualSpeeds_dr_10G_CX4                    7
#define UCSS_X4_actualSpeeds_dr_12G_HiG                    8
#define UCSS_X4_actualSpeeds_dr_12p5G_X4                   9
#define UCSS_X4_actualSpeeds_dr_13G_X4                     10
#define UCSS_X4_actualSpeeds_dr_15G_X4                     11
#define UCSS_X4_actualSpeeds_dr_16G_X4                     12
#define UCSS_X4_actualSpeeds_dr_1G_KX                      13
#define UCSS_X4_actualSpeeds_dr_10G_KX4                    14
#define UCSS_X4_actualSpeeds_dr_10G_KR                     15
#define UCSS_X4_actualSpeeds_dr_5G                         16
#define UCSS_X4_actualSpeeds_dr_6p4G                       17
#define UCSS_X4_actualSpeeds_dr_20G_X4                     18
#define UCSS_X4_actualSpeeds_dr_21G_X4                     19
#define UCSS_X4_actualSpeeds_dr_25G_X4                     20
#define UCSS_X4_actualSpeeds_dr_10G_HiG_DXGXS              21
#define UCSS_X4_actualSpeeds_dr_10G_DXGXS                  22
#define UCSS_X4_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define UCSS_X4_actualSpeeds_dr_10p5G_DXGXS                24
#define UCSS_X4_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define UCSS_X4_actualSpeeds_dr_12p773G_DXGXS              26
#define UCSS_X4_actualSpeeds_dr_10G_XFI                    27
#define UCSS_X4_actualSpeeds_dr_40G                        28
#define UCSS_X4_actualSpeeds_dr_20G_HiG_DXGXS              29
#define UCSS_X4_actualSpeeds_dr_20G_DXGXS                  30
#define UCSS_X4_actualSpeeds_dr_10G_SFI                    31
#define UCSS_X4_actualSpeeds_dr_31p5G                      32
#define UCSS_X4_actualSpeeds_dr_32p7G                      33
#define UCSS_X4_actualSpeeds_dr_20G_SCR                    34
#define UCSS_X4_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define UCSS_X4_actualSpeeds_dr_10G_DXGXS_SCR              36
#define UCSS_X4_actualSpeeds_dr_12G_R2                     37
#define UCSS_X4_actualSpeeds_dr_10G_X2                     38
#define UCSS_X4_actualSpeeds_dr_40G_KR4                    39
#define UCSS_X4_actualSpeeds_dr_40G_CR4                    40
#define UCSS_X4_actualSpeeds_dr_100G_CR10                  41
#define UCSS_X4_actualSpeeds_dr_15p75G_DXGXS               44
#define UCSS_X4_actualSpeeds_dr_20G_KR2                    57
#define UCSS_X4_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: UCSS_X4_actualSpeedsMisc1
 */
#define UCSS_X4_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define UCSS_X4_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define UCSS_X4_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define UCSS_X4_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define UCSS_X4_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define UCSS_X4_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define UCSS_X4_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define UCSS_X4_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define UCSS_X4_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define UCSS_X4_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define UCSS_X4_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define UCSS_X4_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define UCSS_X4_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define UCSS_X4_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define UCSS_X4_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define UCSS_X4_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: UCSS_X4_IndLaneModes
 */
#define UCSS_X4_IndLaneModes_SWSDR_div2                    0
#define UCSS_X4_IndLaneModes_SWSDR_div1                    1
#define UCSS_X4_IndLaneModes_DWSDR_div2                    2
#define UCSS_X4_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: UCSS_X4_prbsSelect
 */
#define UCSS_X4_prbsSelect_prbs7                           0
#define UCSS_X4_prbsSelect_prbs15                          1
#define UCSS_X4_prbsSelect_prbs23                          2
#define UCSS_X4_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: UCSS_X4_vcoDivider
 */
#define UCSS_X4_vcoDivider_div32                           0
#define UCSS_X4_vcoDivider_div36                           1
#define UCSS_X4_vcoDivider_div40                           2
#define UCSS_X4_vcoDivider_div42                           3
#define UCSS_X4_vcoDivider_div48                           4
#define UCSS_X4_vcoDivider_div50                           5
#define UCSS_X4_vcoDivider_div52                           6
#define UCSS_X4_vcoDivider_div54                           7
#define UCSS_X4_vcoDivider_div60                           8
#define UCSS_X4_vcoDivider_div64                           9
#define UCSS_X4_vcoDivider_div66                           10
#define UCSS_X4_vcoDivider_div68                           11
#define UCSS_X4_vcoDivider_div70                           12
#define UCSS_X4_vcoDivider_div80                           13
#define UCSS_X4_vcoDivider_div92                           14
#define UCSS_X4_vcoDivider_div100                          15

/****************************************************************************
 * Enums: UCSS_X4_refClkSelect
 */
#define UCSS_X4_refClkSelect_clk_25MHz                     0
#define UCSS_X4_refClkSelect_clk_100MHz                    1
#define UCSS_X4_refClkSelect_clk_125MHz                    2
#define UCSS_X4_refClkSelect_clk_156p25MHz                 3
#define UCSS_X4_refClkSelect_clk_187p5MHz                  4
#define UCSS_X4_refClkSelect_clk_161p25Mhz                 5
#define UCSS_X4_refClkSelect_clk_50Mhz                     6
#define UCSS_X4_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: UCSS_X4_aerMMDdevTypeSelect
 */
#define UCSS_X4_aerMMDdevTypeSelect_combo_core             0
#define UCSS_X4_aerMMDdevTypeSelect_PMA_PMD                1
#define UCSS_X4_aerMMDdevTypeSelect_PCS                    3
#define UCSS_X4_aerMMDdevTypeSelect_PHY                    4
#define UCSS_X4_aerMMDdevTypeSelect_DTE                    5
#define UCSS_X4_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: UCSS_X4_aerMMDportSelect
 */
#define UCSS_X4_aerMMDportSelect_ln0                       0
#define UCSS_X4_aerMMDportSelect_ln1                       1
#define UCSS_X4_aerMMDportSelect_ln2                       2
#define UCSS_X4_aerMMDportSelect_ln3                       3
#define UCSS_X4_aerMMDportSelect_BCST_ln0_1_2_3            511
#define UCSS_X4_aerMMDportSelect_BCST_ln0_1                512
#define UCSS_X4_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: UCSS_X4_firmwareModeSelect
 */
#define UCSS_X4_firmwareModeSelect_DEFAULT                 0
#define UCSS_X4_firmwareModeSelect_SFP_OPT_LR              1
#define UCSS_X4_firmwareModeSelect_SFP_DAC                 2
#define UCSS_X4_firmwareModeSelect_XLAUI                   3
#define UCSS_X4_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: UCSS_X4_tempIdxSelect
 */
#define UCSS_X4_tempIdxSelect_LTE__22p9C                   15
#define UCSS_X4_tempIdxSelect_LTE__12p6C                   14
#define UCSS_X4_tempIdxSelect_LTE__3p0C                    13
#define UCSS_X4_tempIdxSelect_LTE_6p7C                     12
#define UCSS_X4_tempIdxSelect_LTE_16p4C                    11
#define UCSS_X4_tempIdxSelect_LTE_26p6C                    10
#define UCSS_X4_tempIdxSelect_LTE_36p3C                    9
#define UCSS_X4_tempIdxSelect_LTE_46p0C                    8
#define UCSS_X4_tempIdxSelect_LTE_56p2C                    7
#define UCSS_X4_tempIdxSelect_LTE_65p9C                    6
#define UCSS_X4_tempIdxSelect_LTE_75p6C                    5
#define UCSS_X4_tempIdxSelect_LTE_85p3C                    4
#define UCSS_X4_tempIdxSelect_LTE_95p5C                    3
#define UCSS_X4_tempIdxSelect_LTE_105p2C                   2
#define UCSS_X4_tempIdxSelect_LTE_114p9C                   1
#define UCSS_X4_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: aer_cl36TxEEEStates_l
 */
#define aer_cl36TxEEEStates_l_TX_REFRESH                   8
#define aer_cl36TxEEEStates_l_TX_QUIET                     4
#define aer_cl36TxEEEStates_l_TX_SLEEP                     2
#define aer_cl36TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl36TxEEEStates_c
 */
#define aer_cl36TxEEEStates_c_TX_REFRESH                   3
#define aer_cl36TxEEEStates_c_TX_QUIET                     2
#define aer_cl36TxEEEStates_c_TX_SLEEP                     1
#define aer_cl36TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_cl49TxEEEStates_l
 */
#define aer_cl49TxEEEStates_l_SCR_RESET_2                  64
#define aer_cl49TxEEEStates_l_SCR_RESET_1                  32
#define aer_cl49TxEEEStates_l_TX_WAKE                      16
#define aer_cl49TxEEEStates_l_TX_REFRESH                   8
#define aer_cl49TxEEEStates_l_TX_QUIET                     4
#define aer_cl49TxEEEStates_l_TX_SLEEP                     2
#define aer_cl49TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl49TxEEEStates_c
 */
#define aer_cl49TxEEEStates_c_SCR_RESET_2                  6
#define aer_cl49TxEEEStates_c_SCR_RESET_1                  5
#define aer_cl49TxEEEStates_c_TX_WAKE                      4
#define aer_cl49TxEEEStates_c_TX_REFRESH                   3
#define aer_cl49TxEEEStates_c_TX_QUIET                     2
#define aer_cl49TxEEEStates_c_TX_SLEEP                     1
#define aer_cl49TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_cl36RxEEEStates_l
 */
#define aer_cl36RxEEEStates_l_RX_LINK_FAIL                 32
#define aer_cl36RxEEEStates_l_RX_WTF                       16
#define aer_cl36RxEEEStates_l_RX_WAKE                      8
#define aer_cl36RxEEEStates_l_RX_QUIET                     4
#define aer_cl36RxEEEStates_l_RX_SLEEP                     2
#define aer_cl36RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl36RxEEEStates_c
 */
#define aer_cl36RxEEEStates_c_RX_LINK_FAIL                 5
#define aer_cl36RxEEEStates_c_RX_WTF                       4
#define aer_cl36RxEEEStates_c_RX_WAKE                      3
#define aer_cl36RxEEEStates_c_RX_QUIET                     2
#define aer_cl36RxEEEStates_c_RX_SLEEP                     1
#define aer_cl36RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_cl49RxEEEStates_l
 */
#define aer_cl49RxEEEStates_l_RX_LINK_FAIL                 32
#define aer_cl49RxEEEStates_l_RX_WTF                       16
#define aer_cl49RxEEEStates_l_RX_WAKE                      8
#define aer_cl49RxEEEStates_l_RX_QUIET                     4
#define aer_cl49RxEEEStates_l_RX_SLEEP                     2
#define aer_cl49RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl49RxEEEStates_c
 */
#define aer_cl49RxEEEStates_c_RX_LINK_FAIL                 5
#define aer_cl49RxEEEStates_c_RX_WTF                       4
#define aer_cl49RxEEEStates_c_RX_WAKE                      3
#define aer_cl49RxEEEStates_c_RX_QUIET                     2
#define aer_cl49RxEEEStates_c_RX_SLEEP                     1
#define aer_cl49RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_cl48TxEEEStates_l
 */
#define aer_cl48TxEEEStates_l_TX_REFRESH                   8
#define aer_cl48TxEEEStates_l_TX_QUIET                     4
#define aer_cl48TxEEEStates_l_TX_SLEEP                     2
#define aer_cl48TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl48TxEEEStates_c
 */
#define aer_cl48TxEEEStates_c_TX_REFRESH                   3
#define aer_cl48TxEEEStates_c_TX_QUIET                     2
#define aer_cl48TxEEEStates_c_TX_SLEEP                     1
#define aer_cl48TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_cl48RxEEEStates_l
 */
#define aer_cl48RxEEEStates_l_RX_LINK_FAIL                 32
#define aer_cl48RxEEEStates_l_RX_WAKE                      16
#define aer_cl48RxEEEStates_l_RX_QUIET                     8
#define aer_cl48RxEEEStates_l_RX_DEACT                     4
#define aer_cl48RxEEEStates_l_RX_SLEEP                     2
#define aer_cl48RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: aer_cl48RxEEEStates_c
 */
#define aer_cl48RxEEEStates_c_RX_LINK_FAIL                 5
#define aer_cl48RxEEEStates_c_RX_WAKE                      4
#define aer_cl48RxEEEStates_c_RX_QUIET                     3
#define aer_cl48RxEEEStates_c_RX_DEACT                     2
#define aer_cl48RxEEEStates_c_RX_SLEEP                     1
#define aer_cl48RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: aer_IQP_Options
 */
#define aer_IQP_Options_i50uA                              0
#define aer_IQP_Options_i100uA                             1
#define aer_IQP_Options_i150uA                             2
#define aer_IQP_Options_i200uA                             3
#define aer_IQP_Options_i250uA                             4
#define aer_IQP_Options_i300uA                             5
#define aer_IQP_Options_i350uA                             6
#define aer_IQP_Options_i400uA                             7
#define aer_IQP_Options_i450uA                             8
#define aer_IQP_Options_i500uA                             9
#define aer_IQP_Options_i550uA                             10
#define aer_IQP_Options_i600uA                             11
#define aer_IQP_Options_i650uA                             12
#define aer_IQP_Options_i700uA                             13
#define aer_IQP_Options_i750uA                             14
#define aer_IQP_Options_i800uA                             15

/****************************************************************************
 * Enums: aer_IDriver_Options
 */
#define aer_IDriver_Options_v680mV                         0
#define aer_IDriver_Options_v730mV                         1
#define aer_IDriver_Options_v780mV                         2
#define aer_IDriver_Options_v830mV                         3
#define aer_IDriver_Options_v880mV                         4
#define aer_IDriver_Options_v930mV                         5
#define aer_IDriver_Options_v980mV                         6
#define aer_IDriver_Options_v1010mV                        7
#define aer_IDriver_Options_v1040mV                        8
#define aer_IDriver_Options_v1060mV                        9
#define aer_IDriver_Options_v1070mV                        10
#define aer_IDriver_Options_v1080mV                        11
#define aer_IDriver_Options_v1085mV                        12
#define aer_IDriver_Options_v1090mV                        13
#define aer_IDriver_Options_v1095mV                        14
#define aer_IDriver_Options_v1100mV                        15

/****************************************************************************
 * Enums: aer_operationModes
 */
#define aer_operationModes_XGXS                            0
#define aer_operationModes_XGXG_nCC                        1
#define aer_operationModes_Indlane_OS8                     4
#define aer_operationModes_IndLane_OS5                     5
#define aer_operationModes_PCI                             7
#define aer_operationModes_XGXS_nLQ                        8
#define aer_operationModes_XGXS_nLQnCC                     9
#define aer_operationModes_PBypass                         10
#define aer_operationModes_PBypass_nDSK                    11
#define aer_operationModes_ComboCoreMode                   12
#define aer_operationModes_Clocks_off                      15

/****************************************************************************
 * Enums: aer_actualSpeeds
 */
#define aer_actualSpeeds_dr_10M                            0
#define aer_actualSpeeds_dr_100M                           1
#define aer_actualSpeeds_dr_1G                             2
#define aer_actualSpeeds_dr_2p5G                           3
#define aer_actualSpeeds_dr_5G_X4                          4
#define aer_actualSpeeds_dr_6G_X4                          5
#define aer_actualSpeeds_dr_10G_HiG                        6
#define aer_actualSpeeds_dr_10G_CX4                        7
#define aer_actualSpeeds_dr_12G_HiG                        8
#define aer_actualSpeeds_dr_12p5G_X4                       9
#define aer_actualSpeeds_dr_13G_X4                         10
#define aer_actualSpeeds_dr_15G_X4                         11
#define aer_actualSpeeds_dr_16G_X4                         12
#define aer_actualSpeeds_dr_1G_KX                          13
#define aer_actualSpeeds_dr_10G_KX4                        14
#define aer_actualSpeeds_dr_10G_KR                         15
#define aer_actualSpeeds_dr_5G                             16
#define aer_actualSpeeds_dr_6p4G                           17
#define aer_actualSpeeds_dr_20G_X4                         18
#define aer_actualSpeeds_dr_21G_X4                         19
#define aer_actualSpeeds_dr_25G_X4                         20
#define aer_actualSpeeds_dr_10G_HiG_DXGXS                  21
#define aer_actualSpeeds_dr_10G_DXGXS                      22
#define aer_actualSpeeds_dr_10p5G_HiG_DXGXS                23
#define aer_actualSpeeds_dr_10p5G_DXGXS                    24
#define aer_actualSpeeds_dr_12p773G_HiG_DXGXS              25
#define aer_actualSpeeds_dr_12p773G_DXGXS                  26
#define aer_actualSpeeds_dr_10G_XFI                        27
#define aer_actualSpeeds_dr_40G                            28
#define aer_actualSpeeds_dr_20G_HiG_DXGXS                  29
#define aer_actualSpeeds_dr_20G_DXGXS                      30
#define aer_actualSpeeds_dr_10G_SFI                        31
#define aer_actualSpeeds_dr_31p5G                          32
#define aer_actualSpeeds_dr_32p7G                          33
#define aer_actualSpeeds_dr_20G_SCR                        34
#define aer_actualSpeeds_dr_10G_HiG_DXGXS_SCR              35
#define aer_actualSpeeds_dr_10G_DXGXS_SCR                  36
#define aer_actualSpeeds_dr_12G_R2                         37
#define aer_actualSpeeds_dr_10G_X2                         38
#define aer_actualSpeeds_dr_40G_KR4                        39
#define aer_actualSpeeds_dr_40G_CR4                        40
#define aer_actualSpeeds_dr_100G_CR10                      41
#define aer_actualSpeeds_dr_15p75G_DXGXS                   44
#define aer_actualSpeeds_dr_20G_KR2                        57
#define aer_actualSpeeds_dr_20G_CR2                        58

/****************************************************************************
 * Enums: aer_actualSpeedsMisc1
 */
#define aer_actualSpeedsMisc1_dr_2500BRCM_X1               16
#define aer_actualSpeedsMisc1_dr_5000BRCM_X4               17
#define aer_actualSpeedsMisc1_dr_6000BRCM_X4               18
#define aer_actualSpeedsMisc1_dr_10GHiGig_X4               19
#define aer_actualSpeedsMisc1_dr_10GBASE_CX4               20
#define aer_actualSpeedsMisc1_dr_12GHiGig_X4               21
#define aer_actualSpeedsMisc1_dr_12p5GHiGig_X4             22
#define aer_actualSpeedsMisc1_dr_13GHiGig_X4               23
#define aer_actualSpeedsMisc1_dr_15GHiGig_X4               24
#define aer_actualSpeedsMisc1_dr_16GHiGig_X4               25
#define aer_actualSpeedsMisc1_dr_5000BRCM_X1               26
#define aer_actualSpeedsMisc1_dr_6363BRCM_X1               27
#define aer_actualSpeedsMisc1_dr_20GHiGig_X4               28
#define aer_actualSpeedsMisc1_dr_21GHiGig_X4               29
#define aer_actualSpeedsMisc1_dr_25p45GHiGig_X4            30
#define aer_actualSpeedsMisc1_dr_10G_HiG_DXGXS             31

/****************************************************************************
 * Enums: aer_IndLaneModes
 */
#define aer_IndLaneModes_SWSDR_div2                        0
#define aer_IndLaneModes_SWSDR_div1                        1
#define aer_IndLaneModes_DWSDR_div2                        2
#define aer_IndLaneModes_DWSDR_div1                        3

/****************************************************************************
 * Enums: aer_prbsSelect
 */
#define aer_prbsSelect_prbs7                               0
#define aer_prbsSelect_prbs15                              1
#define aer_prbsSelect_prbs23                              2
#define aer_prbsSelect_prbs31                              3

/****************************************************************************
 * Enums: aer_vcoDivider
 */
#define aer_vcoDivider_div32                               0
#define aer_vcoDivider_div36                               1
#define aer_vcoDivider_div40                               2
#define aer_vcoDivider_div42                               3
#define aer_vcoDivider_div48                               4
#define aer_vcoDivider_div50                               5
#define aer_vcoDivider_div52                               6
#define aer_vcoDivider_div54                               7
#define aer_vcoDivider_div60                               8
#define aer_vcoDivider_div64                               9
#define aer_vcoDivider_div66                               10
#define aer_vcoDivider_div68                               11
#define aer_vcoDivider_div70                               12
#define aer_vcoDivider_div80                               13
#define aer_vcoDivider_div92                               14
#define aer_vcoDivider_div100                              15

/****************************************************************************
 * Enums: aer_refClkSelect
 */
#define aer_refClkSelect_clk_25MHz                         0
#define aer_refClkSelect_clk_100MHz                        1
#define aer_refClkSelect_clk_125MHz                        2
#define aer_refClkSelect_clk_156p25MHz                     3
#define aer_refClkSelect_clk_187p5MHz                      4
#define aer_refClkSelect_clk_161p25Mhz                     5
#define aer_refClkSelect_clk_50Mhz                         6
#define aer_refClkSelect_clk_106p25Mhz                     7

/****************************************************************************
 * Enums: aer_aerMMDdevTypeSelect
 */
#define aer_aerMMDdevTypeSelect_combo_core                 0
#define aer_aerMMDdevTypeSelect_PMA_PMD                    1
#define aer_aerMMDdevTypeSelect_PCS                        3
#define aer_aerMMDdevTypeSelect_PHY                        4
#define aer_aerMMDdevTypeSelect_DTE                        5
#define aer_aerMMDdevTypeSelect_CL73_AN                    7

/****************************************************************************
 * Enums: aer_aerMMDportSelect
 */
#define aer_aerMMDportSelect_ln0                           0
#define aer_aerMMDportSelect_ln1                           1
#define aer_aerMMDportSelect_ln2                           2
#define aer_aerMMDportSelect_ln3                           3
#define aer_aerMMDportSelect_BCST_ln0_1_2_3                511
#define aer_aerMMDportSelect_BCST_ln0_1                    512
#define aer_aerMMDportSelect_BCST_ln2_3                    513

/****************************************************************************
 * Enums: aer_firmwareModeSelect
 */
#define aer_firmwareModeSelect_DEFAULT                     0
#define aer_firmwareModeSelect_SFP_OPT_LR                  1
#define aer_firmwareModeSelect_SFP_DAC                     2
#define aer_firmwareModeSelect_XLAUI                       3
#define aer_firmwareModeSelect_LONG_CH_6G                  4

/****************************************************************************
 * Enums: aer_tempIdxSelect
 */
#define aer_tempIdxSelect_LTE__22p9C                       15
#define aer_tempIdxSelect_LTE__12p6C                       14
#define aer_tempIdxSelect_LTE__3p0C                        13
#define aer_tempIdxSelect_LTE_6p7C                         12
#define aer_tempIdxSelect_LTE_16p4C                        11
#define aer_tempIdxSelect_LTE_26p6C                        10
#define aer_tempIdxSelect_LTE_36p3C                        9
#define aer_tempIdxSelect_LTE_46p0C                        8
#define aer_tempIdxSelect_LTE_56p2C                        7
#define aer_tempIdxSelect_LTE_65p9C                        6
#define aer_tempIdxSelect_LTE_75p6C                        5
#define aer_tempIdxSelect_LTE_85p3C                        4
#define aer_tempIdxSelect_LTE_95p5C                        3
#define aer_tempIdxSelect_LTE_105p2C                       2
#define aer_tempIdxSelect_LTE_114p9C                       1
#define aer_tempIdxSelect_LTE_125p1C                       0

/****************************************************************************
 * Enums: an_x4_sw_management_tla_ln_seq_status
 */
#define an_x4_sw_management_tla_ln_seq_status_INIT         1
#define an_x4_sw_management_tla_ln_seq_status_RESTART_AN   2
#define an_x4_sw_management_tla_ln_seq_status_WAIT4RES     4
#define an_x4_sw_management_tla_ln_seq_status_RESET_PIPELINE 8
#define an_x4_sw_management_tla_ln_seq_status_CONFIG_PIPELINE 16
#define an_x4_sw_management_tla_ln_seq_status_IGNORE_LINK  32
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD_CHECK 64
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD      128
#define an_x4_sw_management_tla_ln_seq_status_AN_DEAD      256
#define an_x4_sw_management_tla_ln_seq_status_PLL_RESET    512
#define an_x4_sw_management_tla_ln_seq_status_SET_PD_HCD   1024

/****************************************************************************
 * Enums: anapll_cl36TxEEEStates_l
 */
#define anapll_cl36TxEEEStates_l_TX_REFRESH                8
#define anapll_cl36TxEEEStates_l_TX_QUIET                  4
#define anapll_cl36TxEEEStates_l_TX_SLEEP                  2
#define anapll_cl36TxEEEStates_l_TX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl36TxEEEStates_c
 */
#define anapll_cl36TxEEEStates_c_TX_REFRESH                3
#define anapll_cl36TxEEEStates_c_TX_QUIET                  2
#define anapll_cl36TxEEEStates_c_TX_SLEEP                  1
#define anapll_cl36TxEEEStates_c_TX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_cl49TxEEEStates_l
 */
#define anapll_cl49TxEEEStates_l_SCR_RESET_2               64
#define anapll_cl49TxEEEStates_l_SCR_RESET_1               32
#define anapll_cl49TxEEEStates_l_TX_WAKE                   16
#define anapll_cl49TxEEEStates_l_TX_REFRESH                8
#define anapll_cl49TxEEEStates_l_TX_QUIET                  4
#define anapll_cl49TxEEEStates_l_TX_SLEEP                  2
#define anapll_cl49TxEEEStates_l_TX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl49TxEEEStates_c
 */
#define anapll_cl49TxEEEStates_c_SCR_RESET_2               6
#define anapll_cl49TxEEEStates_c_SCR_RESET_1               5
#define anapll_cl49TxEEEStates_c_TX_WAKE                   4
#define anapll_cl49TxEEEStates_c_TX_REFRESH                3
#define anapll_cl49TxEEEStates_c_TX_QUIET                  2
#define anapll_cl49TxEEEStates_c_TX_SLEEP                  1
#define anapll_cl49TxEEEStates_c_TX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_cl36RxEEEStates_l
 */
#define anapll_cl36RxEEEStates_l_RX_LINK_FAIL              32
#define anapll_cl36RxEEEStates_l_RX_WTF                    16
#define anapll_cl36RxEEEStates_l_RX_WAKE                   8
#define anapll_cl36RxEEEStates_l_RX_QUIET                  4
#define anapll_cl36RxEEEStates_l_RX_SLEEP                  2
#define anapll_cl36RxEEEStates_l_RX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl36RxEEEStates_c
 */
#define anapll_cl36RxEEEStates_c_RX_LINK_FAIL              5
#define anapll_cl36RxEEEStates_c_RX_WTF                    4
#define anapll_cl36RxEEEStates_c_RX_WAKE                   3
#define anapll_cl36RxEEEStates_c_RX_QUIET                  2
#define anapll_cl36RxEEEStates_c_RX_SLEEP                  1
#define anapll_cl36RxEEEStates_c_RX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_cl49RxEEEStates_l
 */
#define anapll_cl49RxEEEStates_l_RX_LINK_FAIL              32
#define anapll_cl49RxEEEStates_l_RX_WTF                    16
#define anapll_cl49RxEEEStates_l_RX_WAKE                   8
#define anapll_cl49RxEEEStates_l_RX_QUIET                  4
#define anapll_cl49RxEEEStates_l_RX_SLEEP                  2
#define anapll_cl49RxEEEStates_l_RX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl49RxEEEStates_c
 */
#define anapll_cl49RxEEEStates_c_RX_LINK_FAIL              5
#define anapll_cl49RxEEEStates_c_RX_WTF                    4
#define anapll_cl49RxEEEStates_c_RX_WAKE                   3
#define anapll_cl49RxEEEStates_c_RX_QUIET                  2
#define anapll_cl49RxEEEStates_c_RX_SLEEP                  1
#define anapll_cl49RxEEEStates_c_RX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_cl48TxEEEStates_l
 */
#define anapll_cl48TxEEEStates_l_TX_REFRESH                8
#define anapll_cl48TxEEEStates_l_TX_QUIET                  4
#define anapll_cl48TxEEEStates_l_TX_SLEEP                  2
#define anapll_cl48TxEEEStates_l_TX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl48TxEEEStates_c
 */
#define anapll_cl48TxEEEStates_c_TX_REFRESH                3
#define anapll_cl48TxEEEStates_c_TX_QUIET                  2
#define anapll_cl48TxEEEStates_c_TX_SLEEP                  1
#define anapll_cl48TxEEEStates_c_TX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_cl48RxEEEStates_l
 */
#define anapll_cl48RxEEEStates_l_RX_LINK_FAIL              32
#define anapll_cl48RxEEEStates_l_RX_WAKE                   16
#define anapll_cl48RxEEEStates_l_RX_QUIET                  8
#define anapll_cl48RxEEEStates_l_RX_DEACT                  4
#define anapll_cl48RxEEEStates_l_RX_SLEEP                  2
#define anapll_cl48RxEEEStates_l_RX_ACTIVE                 1

/****************************************************************************
 * Enums: anapll_cl48RxEEEStates_c
 */
#define anapll_cl48RxEEEStates_c_RX_LINK_FAIL              5
#define anapll_cl48RxEEEStates_c_RX_WAKE                   4
#define anapll_cl48RxEEEStates_c_RX_QUIET                  3
#define anapll_cl48RxEEEStates_c_RX_DEACT                  2
#define anapll_cl48RxEEEStates_c_RX_SLEEP                  1
#define anapll_cl48RxEEEStates_c_RX_ACTIVE                 0

/****************************************************************************
 * Enums: anapll_IQP_Options
 */
#define anapll_IQP_Options_i50uA                           0
#define anapll_IQP_Options_i100uA                          1
#define anapll_IQP_Options_i150uA                          2
#define anapll_IQP_Options_i200uA                          3
#define anapll_IQP_Options_i250uA                          4
#define anapll_IQP_Options_i300uA                          5
#define anapll_IQP_Options_i350uA                          6
#define anapll_IQP_Options_i400uA                          7
#define anapll_IQP_Options_i450uA                          8
#define anapll_IQP_Options_i500uA                          9
#define anapll_IQP_Options_i550uA                          10
#define anapll_IQP_Options_i600uA                          11
#define anapll_IQP_Options_i650uA                          12
#define anapll_IQP_Options_i700uA                          13
#define anapll_IQP_Options_i750uA                          14
#define anapll_IQP_Options_i800uA                          15

/****************************************************************************
 * Enums: anapll_IDriver_Options
 */
#define anapll_IDriver_Options_v680mV                      0
#define anapll_IDriver_Options_v730mV                      1
#define anapll_IDriver_Options_v780mV                      2
#define anapll_IDriver_Options_v830mV                      3
#define anapll_IDriver_Options_v880mV                      4
#define anapll_IDriver_Options_v930mV                      5
#define anapll_IDriver_Options_v980mV                      6
#define anapll_IDriver_Options_v1010mV                     7
#define anapll_IDriver_Options_v1040mV                     8
#define anapll_IDriver_Options_v1060mV                     9
#define anapll_IDriver_Options_v1070mV                     10
#define anapll_IDriver_Options_v1080mV                     11
#define anapll_IDriver_Options_v1085mV                     12
#define anapll_IDriver_Options_v1090mV                     13
#define anapll_IDriver_Options_v1095mV                     14
#define anapll_IDriver_Options_v1100mV                     15

/****************************************************************************
 * Enums: anapll_operationModes
 */
#define anapll_operationModes_XGXS                         0
#define anapll_operationModes_XGXG_nCC                     1
#define anapll_operationModes_Indlane_OS8                  4
#define anapll_operationModes_IndLane_OS5                  5
#define anapll_operationModes_PCI                          7
#define anapll_operationModes_XGXS_nLQ                     8
#define anapll_operationModes_XGXS_nLQnCC                  9
#define anapll_operationModes_PBypass                      10
#define anapll_operationModes_PBypass_nDSK                 11
#define anapll_operationModes_ComboCoreMode                12
#define anapll_operationModes_Clocks_off                   15

/****************************************************************************
 * Enums: anapll_actualSpeeds
 */
#define anapll_actualSpeeds_dr_10M                         0
#define anapll_actualSpeeds_dr_100M                        1
#define anapll_actualSpeeds_dr_1G                          2
#define anapll_actualSpeeds_dr_2p5G                        3
#define anapll_actualSpeeds_dr_5G_X4                       4
#define anapll_actualSpeeds_dr_6G_X4                       5
#define anapll_actualSpeeds_dr_10G_HiG                     6
#define anapll_actualSpeeds_dr_10G_CX4                     7
#define anapll_actualSpeeds_dr_12G_HiG                     8
#define anapll_actualSpeeds_dr_12p5G_X4                    9
#define anapll_actualSpeeds_dr_13G_X4                      10
#define anapll_actualSpeeds_dr_15G_X4                      11
#define anapll_actualSpeeds_dr_16G_X4                      12
#define anapll_actualSpeeds_dr_1G_KX                       13
#define anapll_actualSpeeds_dr_10G_KX4                     14
#define anapll_actualSpeeds_dr_10G_KR                      15
#define anapll_actualSpeeds_dr_5G                          16
#define anapll_actualSpeeds_dr_6p4G                        17
#define anapll_actualSpeeds_dr_20G_X4                      18
#define anapll_actualSpeeds_dr_21G_X4                      19
#define anapll_actualSpeeds_dr_25G_X4                      20
#define anapll_actualSpeeds_dr_10G_HiG_DXGXS               21
#define anapll_actualSpeeds_dr_10G_DXGXS                   22
#define anapll_actualSpeeds_dr_10p5G_HiG_DXGXS             23
#define anapll_actualSpeeds_dr_10p5G_DXGXS                 24
#define anapll_actualSpeeds_dr_12p773G_HiG_DXGXS           25
#define anapll_actualSpeeds_dr_12p773G_DXGXS               26
#define anapll_actualSpeeds_dr_10G_XFI                     27
#define anapll_actualSpeeds_dr_40G                         28
#define anapll_actualSpeeds_dr_20G_HiG_DXGXS               29
#define anapll_actualSpeeds_dr_20G_DXGXS                   30
#define anapll_actualSpeeds_dr_10G_SFI                     31
#define anapll_actualSpeeds_dr_31p5G                       32
#define anapll_actualSpeeds_dr_32p7G                       33
#define anapll_actualSpeeds_dr_20G_SCR                     34
#define anapll_actualSpeeds_dr_10G_HiG_DXGXS_SCR           35
#define anapll_actualSpeeds_dr_10G_DXGXS_SCR               36
#define anapll_actualSpeeds_dr_12G_R2                      37
#define anapll_actualSpeeds_dr_10G_X2                      38
#define anapll_actualSpeeds_dr_40G_KR4                     39
#define anapll_actualSpeeds_dr_40G_CR4                     40
#define anapll_actualSpeeds_dr_100G_CR10                   41
#define anapll_actualSpeeds_dr_15p75G_DXGXS                44
#define anapll_actualSpeeds_dr_20G_KR2                     57
#define anapll_actualSpeeds_dr_20G_CR2                     58

/****************************************************************************
 * Enums: anapll_actualSpeedsMisc1
 */
#define anapll_actualSpeedsMisc1_dr_2500BRCM_X1            16
#define anapll_actualSpeedsMisc1_dr_5000BRCM_X4            17
#define anapll_actualSpeedsMisc1_dr_6000BRCM_X4            18
#define anapll_actualSpeedsMisc1_dr_10GHiGig_X4            19
#define anapll_actualSpeedsMisc1_dr_10GBASE_CX4            20
#define anapll_actualSpeedsMisc1_dr_12GHiGig_X4            21
#define anapll_actualSpeedsMisc1_dr_12p5GHiGig_X4          22
#define anapll_actualSpeedsMisc1_dr_13GHiGig_X4            23
#define anapll_actualSpeedsMisc1_dr_15GHiGig_X4            24
#define anapll_actualSpeedsMisc1_dr_16GHiGig_X4            25
#define anapll_actualSpeedsMisc1_dr_5000BRCM_X1            26
#define anapll_actualSpeedsMisc1_dr_6363BRCM_X1            27
#define anapll_actualSpeedsMisc1_dr_20GHiGig_X4            28
#define anapll_actualSpeedsMisc1_dr_21GHiGig_X4            29
#define anapll_actualSpeedsMisc1_dr_25p45GHiGig_X4         30
#define anapll_actualSpeedsMisc1_dr_10G_HiG_DXGXS          31

/****************************************************************************
 * Enums: anapll_IndLaneModes
 */
#define anapll_IndLaneModes_SWSDR_div2                     0
#define anapll_IndLaneModes_SWSDR_div1                     1
#define anapll_IndLaneModes_DWSDR_div2                     2
#define anapll_IndLaneModes_DWSDR_div1                     3

/****************************************************************************
 * Enums: anapll_prbsSelect
 */
#define anapll_prbsSelect_prbs7                            0
#define anapll_prbsSelect_prbs15                           1
#define anapll_prbsSelect_prbs23                           2
#define anapll_prbsSelect_prbs31                           3

/****************************************************************************
 * Enums: anapll_vcoDivider
 */
#define anapll_vcoDivider_div32                            0
#define anapll_vcoDivider_div36                            1
#define anapll_vcoDivider_div40                            2
#define anapll_vcoDivider_div42                            3
#define anapll_vcoDivider_div48                            4
#define anapll_vcoDivider_div50                            5
#define anapll_vcoDivider_div52                            6
#define anapll_vcoDivider_div54                            7
#define anapll_vcoDivider_div60                            8
#define anapll_vcoDivider_div64                            9
#define anapll_vcoDivider_div66                            10
#define anapll_vcoDivider_div68                            11
#define anapll_vcoDivider_div70                            12
#define anapll_vcoDivider_div80                            13
#define anapll_vcoDivider_div92                            14
#define anapll_vcoDivider_div100                           15

/****************************************************************************
 * Enums: anapll_refClkSelect
 */
#define anapll_refClkSelect_clk_25MHz                      0
#define anapll_refClkSelect_clk_100MHz                     1
#define anapll_refClkSelect_clk_125MHz                     2
#define anapll_refClkSelect_clk_156p25MHz                  3
#define anapll_refClkSelect_clk_187p5MHz                   4
#define anapll_refClkSelect_clk_161p25Mhz                  5
#define anapll_refClkSelect_clk_50Mhz                      6
#define anapll_refClkSelect_clk_106p25Mhz                  7

/****************************************************************************
 * Enums: anapll_aerMMDdevTypeSelect
 */
#define anapll_aerMMDdevTypeSelect_combo_core              0
#define anapll_aerMMDdevTypeSelect_PMA_PMD                 1
#define anapll_aerMMDdevTypeSelect_PCS                     3
#define anapll_aerMMDdevTypeSelect_PHY                     4
#define anapll_aerMMDdevTypeSelect_DTE                     5
#define anapll_aerMMDdevTypeSelect_CL73_AN                 7

/****************************************************************************
 * Enums: anapll_aerMMDportSelect
 */
#define anapll_aerMMDportSelect_ln0                        0
#define anapll_aerMMDportSelect_ln1                        1
#define anapll_aerMMDportSelect_ln2                        2
#define anapll_aerMMDportSelect_ln3                        3
#define anapll_aerMMDportSelect_BCST_ln0_1_2_3             511
#define anapll_aerMMDportSelect_BCST_ln0_1                 512
#define anapll_aerMMDportSelect_BCST_ln2_3                 513

/****************************************************************************
 * Enums: anapll_firmwareModeSelect
 */
#define anapll_firmwareModeSelect_DEFAULT                  0
#define anapll_firmwareModeSelect_SFP_OPT_LR               1
#define anapll_firmwareModeSelect_SFP_DAC                  2
#define anapll_firmwareModeSelect_XLAUI                    3
#define anapll_firmwareModeSelect_LONG_CH_6G               4

/****************************************************************************
 * Enums: anapll_tempIdxSelect
 */
#define anapll_tempIdxSelect_LTE__22p9C                    15
#define anapll_tempIdxSelect_LTE__12p6C                    14
#define anapll_tempIdxSelect_LTE__3p0C                     13
#define anapll_tempIdxSelect_LTE_6p7C                      12
#define anapll_tempIdxSelect_LTE_16p4C                     11
#define anapll_tempIdxSelect_LTE_26p6C                     10
#define anapll_tempIdxSelect_LTE_36p3C                     9
#define anapll_tempIdxSelect_LTE_46p0C                     8
#define anapll_tempIdxSelect_LTE_56p2C                     7
#define anapll_tempIdxSelect_LTE_65p9C                     6
#define anapll_tempIdxSelect_LTE_75p6C                     5
#define anapll_tempIdxSelect_LTE_85p3C                     4
#define anapll_tempIdxSelect_LTE_95p5C                     3
#define anapll_tempIdxSelect_LTE_105p2C                    2
#define anapll_tempIdxSelect_LTE_114p9C                    1
#define anapll_tempIdxSelect_LTE_125p1C                    0

/****************************************************************************
 * Enums: anarx_cl36TxEEEStates_l
 */
#define anarx_cl36TxEEEStates_l_TX_REFRESH                 8
#define anarx_cl36TxEEEStates_l_TX_QUIET                   4
#define anarx_cl36TxEEEStates_l_TX_SLEEP                   2
#define anarx_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl36TxEEEStates_c
 */
#define anarx_cl36TxEEEStates_c_TX_REFRESH                 3
#define anarx_cl36TxEEEStates_c_TX_QUIET                   2
#define anarx_cl36TxEEEStates_c_TX_SLEEP                   1
#define anarx_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_cl49TxEEEStates_l
 */
#define anarx_cl49TxEEEStates_l_SCR_RESET_2                64
#define anarx_cl49TxEEEStates_l_SCR_RESET_1                32
#define anarx_cl49TxEEEStates_l_TX_WAKE                    16
#define anarx_cl49TxEEEStates_l_TX_REFRESH                 8
#define anarx_cl49TxEEEStates_l_TX_QUIET                   4
#define anarx_cl49TxEEEStates_l_TX_SLEEP                   2
#define anarx_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl49TxEEEStates_c
 */
#define anarx_cl49TxEEEStates_c_SCR_RESET_2                6
#define anarx_cl49TxEEEStates_c_SCR_RESET_1                5
#define anarx_cl49TxEEEStates_c_TX_WAKE                    4
#define anarx_cl49TxEEEStates_c_TX_REFRESH                 3
#define anarx_cl49TxEEEStates_c_TX_QUIET                   2
#define anarx_cl49TxEEEStates_c_TX_SLEEP                   1
#define anarx_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_cl36RxEEEStates_l
 */
#define anarx_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define anarx_cl36RxEEEStates_l_RX_WTF                     16
#define anarx_cl36RxEEEStates_l_RX_WAKE                    8
#define anarx_cl36RxEEEStates_l_RX_QUIET                   4
#define anarx_cl36RxEEEStates_l_RX_SLEEP                   2
#define anarx_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl36RxEEEStates_c
 */
#define anarx_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define anarx_cl36RxEEEStates_c_RX_WTF                     4
#define anarx_cl36RxEEEStates_c_RX_WAKE                    3
#define anarx_cl36RxEEEStates_c_RX_QUIET                   2
#define anarx_cl36RxEEEStates_c_RX_SLEEP                   1
#define anarx_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_cl49RxEEEStates_l
 */
#define anarx_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define anarx_cl49RxEEEStates_l_RX_WTF                     16
#define anarx_cl49RxEEEStates_l_RX_WAKE                    8
#define anarx_cl49RxEEEStates_l_RX_QUIET                   4
#define anarx_cl49RxEEEStates_l_RX_SLEEP                   2
#define anarx_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl49RxEEEStates_c
 */
#define anarx_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define anarx_cl49RxEEEStates_c_RX_WTF                     4
#define anarx_cl49RxEEEStates_c_RX_WAKE                    3
#define anarx_cl49RxEEEStates_c_RX_QUIET                   2
#define anarx_cl49RxEEEStates_c_RX_SLEEP                   1
#define anarx_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_cl48TxEEEStates_l
 */
#define anarx_cl48TxEEEStates_l_TX_REFRESH                 8
#define anarx_cl48TxEEEStates_l_TX_QUIET                   4
#define anarx_cl48TxEEEStates_l_TX_SLEEP                   2
#define anarx_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl48TxEEEStates_c
 */
#define anarx_cl48TxEEEStates_c_TX_REFRESH                 3
#define anarx_cl48TxEEEStates_c_TX_QUIET                   2
#define anarx_cl48TxEEEStates_c_TX_SLEEP                   1
#define anarx_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_cl48RxEEEStates_l
 */
#define anarx_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define anarx_cl48RxEEEStates_l_RX_WAKE                    16
#define anarx_cl48RxEEEStates_l_RX_QUIET                   8
#define anarx_cl48RxEEEStates_l_RX_DEACT                   4
#define anarx_cl48RxEEEStates_l_RX_SLEEP                   2
#define anarx_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anarx_cl48RxEEEStates_c
 */
#define anarx_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define anarx_cl48RxEEEStates_c_RX_WAKE                    4
#define anarx_cl48RxEEEStates_c_RX_QUIET                   3
#define anarx_cl48RxEEEStates_c_RX_DEACT                   2
#define anarx_cl48RxEEEStates_c_RX_SLEEP                   1
#define anarx_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anarx_IQP_Options
 */
#define anarx_IQP_Options_i50uA                            0
#define anarx_IQP_Options_i100uA                           1
#define anarx_IQP_Options_i150uA                           2
#define anarx_IQP_Options_i200uA                           3
#define anarx_IQP_Options_i250uA                           4
#define anarx_IQP_Options_i300uA                           5
#define anarx_IQP_Options_i350uA                           6
#define anarx_IQP_Options_i400uA                           7
#define anarx_IQP_Options_i450uA                           8
#define anarx_IQP_Options_i500uA                           9
#define anarx_IQP_Options_i550uA                           10
#define anarx_IQP_Options_i600uA                           11
#define anarx_IQP_Options_i650uA                           12
#define anarx_IQP_Options_i700uA                           13
#define anarx_IQP_Options_i750uA                           14
#define anarx_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: anarx_IDriver_Options
 */
#define anarx_IDriver_Options_v680mV                       0
#define anarx_IDriver_Options_v730mV                       1
#define anarx_IDriver_Options_v780mV                       2
#define anarx_IDriver_Options_v830mV                       3
#define anarx_IDriver_Options_v880mV                       4
#define anarx_IDriver_Options_v930mV                       5
#define anarx_IDriver_Options_v980mV                       6
#define anarx_IDriver_Options_v1010mV                      7
#define anarx_IDriver_Options_v1040mV                      8
#define anarx_IDriver_Options_v1060mV                      9
#define anarx_IDriver_Options_v1070mV                      10
#define anarx_IDriver_Options_v1080mV                      11
#define anarx_IDriver_Options_v1085mV                      12
#define anarx_IDriver_Options_v1090mV                      13
#define anarx_IDriver_Options_v1095mV                      14
#define anarx_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: anarx_operationModes
 */
#define anarx_operationModes_XGXS                          0
#define anarx_operationModes_XGXG_nCC                      1
#define anarx_operationModes_Indlane_OS8                   4
#define anarx_operationModes_IndLane_OS5                   5
#define anarx_operationModes_PCI                           7
#define anarx_operationModes_XGXS_nLQ                      8
#define anarx_operationModes_XGXS_nLQnCC                   9
#define anarx_operationModes_PBypass                       10
#define anarx_operationModes_PBypass_nDSK                  11
#define anarx_operationModes_ComboCoreMode                 12
#define anarx_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: anarx_actualSpeeds
 */
#define anarx_actualSpeeds_dr_10M                          0
#define anarx_actualSpeeds_dr_100M                         1
#define anarx_actualSpeeds_dr_1G                           2
#define anarx_actualSpeeds_dr_2p5G                         3
#define anarx_actualSpeeds_dr_5G_X4                        4
#define anarx_actualSpeeds_dr_6G_X4                        5
#define anarx_actualSpeeds_dr_10G_HiG                      6
#define anarx_actualSpeeds_dr_10G_CX4                      7
#define anarx_actualSpeeds_dr_12G_HiG                      8
#define anarx_actualSpeeds_dr_12p5G_X4                     9
#define anarx_actualSpeeds_dr_13G_X4                       10
#define anarx_actualSpeeds_dr_15G_X4                       11
#define anarx_actualSpeeds_dr_16G_X4                       12
#define anarx_actualSpeeds_dr_1G_KX                        13
#define anarx_actualSpeeds_dr_10G_KX4                      14
#define anarx_actualSpeeds_dr_10G_KR                       15
#define anarx_actualSpeeds_dr_5G                           16
#define anarx_actualSpeeds_dr_6p4G                         17
#define anarx_actualSpeeds_dr_20G_X4                       18
#define anarx_actualSpeeds_dr_21G_X4                       19
#define anarx_actualSpeeds_dr_25G_X4                       20
#define anarx_actualSpeeds_dr_10G_HiG_DXGXS                21
#define anarx_actualSpeeds_dr_10G_DXGXS                    22
#define anarx_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define anarx_actualSpeeds_dr_10p5G_DXGXS                  24
#define anarx_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define anarx_actualSpeeds_dr_12p773G_DXGXS                26
#define anarx_actualSpeeds_dr_10G_XFI                      27
#define anarx_actualSpeeds_dr_40G                          28
#define anarx_actualSpeeds_dr_20G_HiG_DXGXS                29
#define anarx_actualSpeeds_dr_20G_DXGXS                    30
#define anarx_actualSpeeds_dr_10G_SFI                      31
#define anarx_actualSpeeds_dr_31p5G                        32
#define anarx_actualSpeeds_dr_32p7G                        33
#define anarx_actualSpeeds_dr_20G_SCR                      34
#define anarx_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define anarx_actualSpeeds_dr_10G_DXGXS_SCR                36
#define anarx_actualSpeeds_dr_12G_R2                       37
#define anarx_actualSpeeds_dr_10G_X2                       38
#define anarx_actualSpeeds_dr_40G_KR4                      39
#define anarx_actualSpeeds_dr_40G_CR4                      40
#define anarx_actualSpeeds_dr_100G_CR10                    41
#define anarx_actualSpeeds_dr_15p75G_DXGXS                 44
#define anarx_actualSpeeds_dr_20G_KR2                      57
#define anarx_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: anarx_actualSpeedsMisc1
 */
#define anarx_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define anarx_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define anarx_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define anarx_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define anarx_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define anarx_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define anarx_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define anarx_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define anarx_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define anarx_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define anarx_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define anarx_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define anarx_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define anarx_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define anarx_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define anarx_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: anarx_IndLaneModes
 */
#define anarx_IndLaneModes_SWSDR_div2                      0
#define anarx_IndLaneModes_SWSDR_div1                      1
#define anarx_IndLaneModes_DWSDR_div2                      2
#define anarx_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: anarx_prbsSelect
 */
#define anarx_prbsSelect_prbs7                             0
#define anarx_prbsSelect_prbs15                            1
#define anarx_prbsSelect_prbs23                            2
#define anarx_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: anarx_vcoDivider
 */
#define anarx_vcoDivider_div32                             0
#define anarx_vcoDivider_div36                             1
#define anarx_vcoDivider_div40                             2
#define anarx_vcoDivider_div42                             3
#define anarx_vcoDivider_div48                             4
#define anarx_vcoDivider_div50                             5
#define anarx_vcoDivider_div52                             6
#define anarx_vcoDivider_div54                             7
#define anarx_vcoDivider_div60                             8
#define anarx_vcoDivider_div64                             9
#define anarx_vcoDivider_div66                             10
#define anarx_vcoDivider_div68                             11
#define anarx_vcoDivider_div70                             12
#define anarx_vcoDivider_div80                             13
#define anarx_vcoDivider_div92                             14
#define anarx_vcoDivider_div100                            15

/****************************************************************************
 * Enums: anarx_refClkSelect
 */
#define anarx_refClkSelect_clk_25MHz                       0
#define anarx_refClkSelect_clk_100MHz                      1
#define anarx_refClkSelect_clk_125MHz                      2
#define anarx_refClkSelect_clk_156p25MHz                   3
#define anarx_refClkSelect_clk_187p5MHz                    4
#define anarx_refClkSelect_clk_161p25Mhz                   5
#define anarx_refClkSelect_clk_50Mhz                       6
#define anarx_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: anarx_aerMMDdevTypeSelect
 */
#define anarx_aerMMDdevTypeSelect_combo_core               0
#define anarx_aerMMDdevTypeSelect_PMA_PMD                  1
#define anarx_aerMMDdevTypeSelect_PCS                      3
#define anarx_aerMMDdevTypeSelect_PHY                      4
#define anarx_aerMMDdevTypeSelect_DTE                      5
#define anarx_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: anarx_aerMMDportSelect
 */
#define anarx_aerMMDportSelect_ln0                         0
#define anarx_aerMMDportSelect_ln1                         1
#define anarx_aerMMDportSelect_ln2                         2
#define anarx_aerMMDportSelect_ln3                         3
#define anarx_aerMMDportSelect_BCST_ln0_1_2_3              511
#define anarx_aerMMDportSelect_BCST_ln0_1                  512
#define anarx_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: anarx_firmwareModeSelect
 */
#define anarx_firmwareModeSelect_DEFAULT                   0
#define anarx_firmwareModeSelect_SFP_OPT_LR                1
#define anarx_firmwareModeSelect_SFP_DAC                   2
#define anarx_firmwareModeSelect_XLAUI                     3
#define anarx_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: anarx_tempIdxSelect
 */
#define anarx_tempIdxSelect_LTE__22p9C                     15
#define anarx_tempIdxSelect_LTE__12p6C                     14
#define anarx_tempIdxSelect_LTE__3p0C                      13
#define anarx_tempIdxSelect_LTE_6p7C                       12
#define anarx_tempIdxSelect_LTE_16p4C                      11
#define anarx_tempIdxSelect_LTE_26p6C                      10
#define anarx_tempIdxSelect_LTE_36p3C                      9
#define anarx_tempIdxSelect_LTE_46p0C                      8
#define anarx_tempIdxSelect_LTE_56p2C                      7
#define anarx_tempIdxSelect_LTE_65p9C                      6
#define anarx_tempIdxSelect_LTE_75p6C                      5
#define anarx_tempIdxSelect_LTE_85p3C                      4
#define anarx_tempIdxSelect_LTE_95p5C                      3
#define anarx_tempIdxSelect_LTE_105p2C                     2
#define anarx_tempIdxSelect_LTE_114p9C                     1
#define anarx_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: anatx_cl36TxEEEStates_l
 */
#define anatx_cl36TxEEEStates_l_TX_REFRESH                 8
#define anatx_cl36TxEEEStates_l_TX_QUIET                   4
#define anatx_cl36TxEEEStates_l_TX_SLEEP                   2
#define anatx_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl36TxEEEStates_c
 */
#define anatx_cl36TxEEEStates_c_TX_REFRESH                 3
#define anatx_cl36TxEEEStates_c_TX_QUIET                   2
#define anatx_cl36TxEEEStates_c_TX_SLEEP                   1
#define anatx_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_cl49TxEEEStates_l
 */
#define anatx_cl49TxEEEStates_l_SCR_RESET_2                64
#define anatx_cl49TxEEEStates_l_SCR_RESET_1                32
#define anatx_cl49TxEEEStates_l_TX_WAKE                    16
#define anatx_cl49TxEEEStates_l_TX_REFRESH                 8
#define anatx_cl49TxEEEStates_l_TX_QUIET                   4
#define anatx_cl49TxEEEStates_l_TX_SLEEP                   2
#define anatx_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl49TxEEEStates_c
 */
#define anatx_cl49TxEEEStates_c_SCR_RESET_2                6
#define anatx_cl49TxEEEStates_c_SCR_RESET_1                5
#define anatx_cl49TxEEEStates_c_TX_WAKE                    4
#define anatx_cl49TxEEEStates_c_TX_REFRESH                 3
#define anatx_cl49TxEEEStates_c_TX_QUIET                   2
#define anatx_cl49TxEEEStates_c_TX_SLEEP                   1
#define anatx_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_cl36RxEEEStates_l
 */
#define anatx_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define anatx_cl36RxEEEStates_l_RX_WTF                     16
#define anatx_cl36RxEEEStates_l_RX_WAKE                    8
#define anatx_cl36RxEEEStates_l_RX_QUIET                   4
#define anatx_cl36RxEEEStates_l_RX_SLEEP                   2
#define anatx_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl36RxEEEStates_c
 */
#define anatx_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define anatx_cl36RxEEEStates_c_RX_WTF                     4
#define anatx_cl36RxEEEStates_c_RX_WAKE                    3
#define anatx_cl36RxEEEStates_c_RX_QUIET                   2
#define anatx_cl36RxEEEStates_c_RX_SLEEP                   1
#define anatx_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_cl49RxEEEStates_l
 */
#define anatx_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define anatx_cl49RxEEEStates_l_RX_WTF                     16
#define anatx_cl49RxEEEStates_l_RX_WAKE                    8
#define anatx_cl49RxEEEStates_l_RX_QUIET                   4
#define anatx_cl49RxEEEStates_l_RX_SLEEP                   2
#define anatx_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl49RxEEEStates_c
 */
#define anatx_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define anatx_cl49RxEEEStates_c_RX_WTF                     4
#define anatx_cl49RxEEEStates_c_RX_WAKE                    3
#define anatx_cl49RxEEEStates_c_RX_QUIET                   2
#define anatx_cl49RxEEEStates_c_RX_SLEEP                   1
#define anatx_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_cl48TxEEEStates_l
 */
#define anatx_cl48TxEEEStates_l_TX_REFRESH                 8
#define anatx_cl48TxEEEStates_l_TX_QUIET                   4
#define anatx_cl48TxEEEStates_l_TX_SLEEP                   2
#define anatx_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl48TxEEEStates_c
 */
#define anatx_cl48TxEEEStates_c_TX_REFRESH                 3
#define anatx_cl48TxEEEStates_c_TX_QUIET                   2
#define anatx_cl48TxEEEStates_c_TX_SLEEP                   1
#define anatx_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_cl48RxEEEStates_l
 */
#define anatx_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define anatx_cl48RxEEEStates_l_RX_WAKE                    16
#define anatx_cl48RxEEEStates_l_RX_QUIET                   8
#define anatx_cl48RxEEEStates_l_RX_DEACT                   4
#define anatx_cl48RxEEEStates_l_RX_SLEEP                   2
#define anatx_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: anatx_cl48RxEEEStates_c
 */
#define anatx_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define anatx_cl48RxEEEStates_c_RX_WAKE                    4
#define anatx_cl48RxEEEStates_c_RX_QUIET                   3
#define anatx_cl48RxEEEStates_c_RX_DEACT                   2
#define anatx_cl48RxEEEStates_c_RX_SLEEP                   1
#define anatx_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: anatx_IQP_Options
 */
#define anatx_IQP_Options_i50uA                            0
#define anatx_IQP_Options_i100uA                           1
#define anatx_IQP_Options_i150uA                           2
#define anatx_IQP_Options_i200uA                           3
#define anatx_IQP_Options_i250uA                           4
#define anatx_IQP_Options_i300uA                           5
#define anatx_IQP_Options_i350uA                           6
#define anatx_IQP_Options_i400uA                           7
#define anatx_IQP_Options_i450uA                           8
#define anatx_IQP_Options_i500uA                           9
#define anatx_IQP_Options_i550uA                           10
#define anatx_IQP_Options_i600uA                           11
#define anatx_IQP_Options_i650uA                           12
#define anatx_IQP_Options_i700uA                           13
#define anatx_IQP_Options_i750uA                           14
#define anatx_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: anatx_IDriver_Options
 */
#define anatx_IDriver_Options_v680mV                       0
#define anatx_IDriver_Options_v730mV                       1
#define anatx_IDriver_Options_v780mV                       2
#define anatx_IDriver_Options_v830mV                       3
#define anatx_IDriver_Options_v880mV                       4
#define anatx_IDriver_Options_v930mV                       5
#define anatx_IDriver_Options_v980mV                       6
#define anatx_IDriver_Options_v1010mV                      7
#define anatx_IDriver_Options_v1040mV                      8
#define anatx_IDriver_Options_v1060mV                      9
#define anatx_IDriver_Options_v1070mV                      10
#define anatx_IDriver_Options_v1080mV                      11
#define anatx_IDriver_Options_v1085mV                      12
#define anatx_IDriver_Options_v1090mV                      13
#define anatx_IDriver_Options_v1095mV                      14
#define anatx_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: anatx_operationModes
 */
#define anatx_operationModes_XGXS                          0
#define anatx_operationModes_XGXG_nCC                      1
#define anatx_operationModes_Indlane_OS8                   4
#define anatx_operationModes_IndLane_OS5                   5
#define anatx_operationModes_PCI                           7
#define anatx_operationModes_XGXS_nLQ                      8
#define anatx_operationModes_XGXS_nLQnCC                   9
#define anatx_operationModes_PBypass                       10
#define anatx_operationModes_PBypass_nDSK                  11
#define anatx_operationModes_ComboCoreMode                 12
#define anatx_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: anatx_actualSpeeds
 */
#define anatx_actualSpeeds_dr_10M                          0
#define anatx_actualSpeeds_dr_100M                         1
#define anatx_actualSpeeds_dr_1G                           2
#define anatx_actualSpeeds_dr_2p5G                         3
#define anatx_actualSpeeds_dr_5G_X4                        4
#define anatx_actualSpeeds_dr_6G_X4                        5
#define anatx_actualSpeeds_dr_10G_HiG                      6
#define anatx_actualSpeeds_dr_10G_CX4                      7
#define anatx_actualSpeeds_dr_12G_HiG                      8
#define anatx_actualSpeeds_dr_12p5G_X4                     9
#define anatx_actualSpeeds_dr_13G_X4                       10
#define anatx_actualSpeeds_dr_15G_X4                       11
#define anatx_actualSpeeds_dr_16G_X4                       12
#define anatx_actualSpeeds_dr_1G_KX                        13
#define anatx_actualSpeeds_dr_10G_KX4                      14
#define anatx_actualSpeeds_dr_10G_KR                       15
#define anatx_actualSpeeds_dr_5G                           16
#define anatx_actualSpeeds_dr_6p4G                         17
#define anatx_actualSpeeds_dr_20G_X4                       18
#define anatx_actualSpeeds_dr_21G_X4                       19
#define anatx_actualSpeeds_dr_25G_X4                       20
#define anatx_actualSpeeds_dr_10G_HiG_DXGXS                21
#define anatx_actualSpeeds_dr_10G_DXGXS                    22
#define anatx_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define anatx_actualSpeeds_dr_10p5G_DXGXS                  24
#define anatx_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define anatx_actualSpeeds_dr_12p773G_DXGXS                26
#define anatx_actualSpeeds_dr_10G_XFI                      27
#define anatx_actualSpeeds_dr_40G                          28
#define anatx_actualSpeeds_dr_20G_HiG_DXGXS                29
#define anatx_actualSpeeds_dr_20G_DXGXS                    30
#define anatx_actualSpeeds_dr_10G_SFI                      31
#define anatx_actualSpeeds_dr_31p5G                        32
#define anatx_actualSpeeds_dr_32p7G                        33
#define anatx_actualSpeeds_dr_20G_SCR                      34
#define anatx_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define anatx_actualSpeeds_dr_10G_DXGXS_SCR                36
#define anatx_actualSpeeds_dr_12G_R2                       37
#define anatx_actualSpeeds_dr_10G_X2                       38
#define anatx_actualSpeeds_dr_40G_KR4                      39
#define anatx_actualSpeeds_dr_40G_CR4                      40
#define anatx_actualSpeeds_dr_100G_CR10                    41
#define anatx_actualSpeeds_dr_15p75G_DXGXS                 44
#define anatx_actualSpeeds_dr_20G_KR2                      57
#define anatx_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: anatx_actualSpeedsMisc1
 */
#define anatx_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define anatx_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define anatx_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define anatx_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define anatx_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define anatx_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define anatx_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define anatx_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define anatx_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define anatx_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define anatx_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define anatx_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define anatx_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define anatx_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define anatx_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define anatx_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: anatx_IndLaneModes
 */
#define anatx_IndLaneModes_SWSDR_div2                      0
#define anatx_IndLaneModes_SWSDR_div1                      1
#define anatx_IndLaneModes_DWSDR_div2                      2
#define anatx_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: anatx_prbsSelect
 */
#define anatx_prbsSelect_prbs7                             0
#define anatx_prbsSelect_prbs15                            1
#define anatx_prbsSelect_prbs23                            2
#define anatx_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: anatx_vcoDivider
 */
#define anatx_vcoDivider_div32                             0
#define anatx_vcoDivider_div36                             1
#define anatx_vcoDivider_div40                             2
#define anatx_vcoDivider_div42                             3
#define anatx_vcoDivider_div48                             4
#define anatx_vcoDivider_div50                             5
#define anatx_vcoDivider_div52                             6
#define anatx_vcoDivider_div54                             7
#define anatx_vcoDivider_div60                             8
#define anatx_vcoDivider_div64                             9
#define anatx_vcoDivider_div66                             10
#define anatx_vcoDivider_div68                             11
#define anatx_vcoDivider_div70                             12
#define anatx_vcoDivider_div80                             13
#define anatx_vcoDivider_div92                             14
#define anatx_vcoDivider_div100                            15

/****************************************************************************
 * Enums: anatx_refClkSelect
 */
#define anatx_refClkSelect_clk_25MHz                       0
#define anatx_refClkSelect_clk_100MHz                      1
#define anatx_refClkSelect_clk_125MHz                      2
#define anatx_refClkSelect_clk_156p25MHz                   3
#define anatx_refClkSelect_clk_187p5MHz                    4
#define anatx_refClkSelect_clk_161p25Mhz                   5
#define anatx_refClkSelect_clk_50Mhz                       6
#define anatx_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: anatx_aerMMDdevTypeSelect
 */
#define anatx_aerMMDdevTypeSelect_combo_core               0
#define anatx_aerMMDdevTypeSelect_PMA_PMD                  1
#define anatx_aerMMDdevTypeSelect_PCS                      3
#define anatx_aerMMDdevTypeSelect_PHY                      4
#define anatx_aerMMDdevTypeSelect_DTE                      5
#define anatx_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: anatx_aerMMDportSelect
 */
#define anatx_aerMMDportSelect_ln0                         0
#define anatx_aerMMDportSelect_ln1                         1
#define anatx_aerMMDportSelect_ln2                         2
#define anatx_aerMMDportSelect_ln3                         3
#define anatx_aerMMDportSelect_BCST_ln0_1_2_3              511
#define anatx_aerMMDportSelect_BCST_ln0_1                  512
#define anatx_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: anatx_firmwareModeSelect
 */
#define anatx_firmwareModeSelect_DEFAULT                   0
#define anatx_firmwareModeSelect_SFP_OPT_LR                1
#define anatx_firmwareModeSelect_SFP_DAC                   2
#define anatx_firmwareModeSelect_XLAUI                     3
#define anatx_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: anatx_tempIdxSelect
 */
#define anatx_tempIdxSelect_LTE__22p9C                     15
#define anatx_tempIdxSelect_LTE__12p6C                     14
#define anatx_tempIdxSelect_LTE__3p0C                      13
#define anatx_tempIdxSelect_LTE_6p7C                       12
#define anatx_tempIdxSelect_LTE_16p4C                      11
#define anatx_tempIdxSelect_LTE_26p6C                      10
#define anatx_tempIdxSelect_LTE_36p3C                      9
#define anatx_tempIdxSelect_LTE_46p0C                      8
#define anatx_tempIdxSelect_LTE_56p2C                      7
#define anatx_tempIdxSelect_LTE_65p9C                      6
#define anatx_tempIdxSelect_LTE_75p6C                      5
#define anatx_tempIdxSelect_LTE_85p3C                      4
#define anatx_tempIdxSelect_LTE_95p5C                      3
#define anatx_tempIdxSelect_LTE_105p2C                     2
#define anatx_tempIdxSelect_LTE_114p9C                     1
#define anatx_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: cl73_cl73_fsm
 */
#define cl73_cl73_fsm_AN_ENABLE                            1
#define cl73_cl73_fsm_TRANSMIT_DISABLE                     2
#define cl73_cl73_fsm_ABILITY_DETECT                       4
#define cl73_cl73_fsm_ACKNOWLEDGE_DETECT                   8
#define cl73_cl73_fsm_COMPLETE_ACKNOWLEDGE                 16
#define cl73_cl73_fsm_NEXT_PAGE_WAIT                       32
#define cl73_cl73_fsm_AN_GOOD_CHECK                        64
#define cl73_cl73_fsm_AN_GOOD                              128
#define cl73_cl73_fsm_LINK_STATUS_CHECK                    256
#define cl73_cl73_fsm_PARALLEL_DETECTION_FAULT             512
#define cl73_cl73_fsm_AN_GOOD_CHECK_BAM37                  1024
#define cl73_cl73_fsm_TRANSMIT_DISABLE_BAM37               2048

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_l
 */
#define digital_cl36TxEEEStates_l_TX_REFRESH               8
#define digital_cl36TxEEEStates_l_TX_QUIET                 4
#define digital_cl36TxEEEStates_l_TX_SLEEP                 2
#define digital_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_c
 */
#define digital_cl36TxEEEStates_c_TX_REFRESH               3
#define digital_cl36TxEEEStates_c_TX_QUIET                 2
#define digital_cl36TxEEEStates_c_TX_SLEEP                 1
#define digital_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_l
 */
#define digital_cl49TxEEEStates_l_SCR_RESET_2              64
#define digital_cl49TxEEEStates_l_SCR_RESET_1              32
#define digital_cl49TxEEEStates_l_TX_WAKE                  16
#define digital_cl49TxEEEStates_l_TX_REFRESH               8
#define digital_cl49TxEEEStates_l_TX_QUIET                 4
#define digital_cl49TxEEEStates_l_TX_SLEEP                 2
#define digital_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_c
 */
#define digital_cl49TxEEEStates_c_SCR_RESET_2              6
#define digital_cl49TxEEEStates_c_SCR_RESET_1              5
#define digital_cl49TxEEEStates_c_TX_WAKE                  4
#define digital_cl49TxEEEStates_c_TX_REFRESH               3
#define digital_cl49TxEEEStates_c_TX_QUIET                 2
#define digital_cl49TxEEEStates_c_TX_SLEEP                 1
#define digital_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_l
 */
#define digital_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl36RxEEEStates_l_RX_WTF                   16
#define digital_cl36RxEEEStates_l_RX_WAKE                  8
#define digital_cl36RxEEEStates_l_RX_QUIET                 4
#define digital_cl36RxEEEStates_l_RX_SLEEP                 2
#define digital_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_c
 */
#define digital_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl36RxEEEStates_c_RX_WTF                   4
#define digital_cl36RxEEEStates_c_RX_WAKE                  3
#define digital_cl36RxEEEStates_c_RX_QUIET                 2
#define digital_cl36RxEEEStates_c_RX_SLEEP                 1
#define digital_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_l
 */
#define digital_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl49RxEEEStates_l_RX_WTF                   16
#define digital_cl49RxEEEStates_l_RX_WAKE                  8
#define digital_cl49RxEEEStates_l_RX_QUIET                 4
#define digital_cl49RxEEEStates_l_RX_SLEEP                 2
#define digital_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_c
 */
#define digital_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl49RxEEEStates_c_RX_WTF                   4
#define digital_cl49RxEEEStates_c_RX_WAKE                  3
#define digital_cl49RxEEEStates_c_RX_QUIET                 2
#define digital_cl49RxEEEStates_c_RX_SLEEP                 1
#define digital_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_l
 */
#define digital_cl48TxEEEStates_l_TX_REFRESH               8
#define digital_cl48TxEEEStates_l_TX_QUIET                 4
#define digital_cl48TxEEEStates_l_TX_SLEEP                 2
#define digital_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_c
 */
#define digital_cl48TxEEEStates_c_TX_REFRESH               3
#define digital_cl48TxEEEStates_c_TX_QUIET                 2
#define digital_cl48TxEEEStates_c_TX_SLEEP                 1
#define digital_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_l
 */
#define digital_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl48RxEEEStates_l_RX_WAKE                  16
#define digital_cl48RxEEEStates_l_RX_QUIET                 8
#define digital_cl48RxEEEStates_l_RX_DEACT                 4
#define digital_cl48RxEEEStates_l_RX_SLEEP                 2
#define digital_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_c
 */
#define digital_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl48RxEEEStates_c_RX_WAKE                  4
#define digital_cl48RxEEEStates_c_RX_QUIET                 3
#define digital_cl48RxEEEStates_c_RX_DEACT                 2
#define digital_cl48RxEEEStates_c_RX_SLEEP                 1
#define digital_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_IQP_Options
 */
#define digital_IQP_Options_i50uA                          0
#define digital_IQP_Options_i100uA                         1
#define digital_IQP_Options_i150uA                         2
#define digital_IQP_Options_i200uA                         3
#define digital_IQP_Options_i250uA                         4
#define digital_IQP_Options_i300uA                         5
#define digital_IQP_Options_i350uA                         6
#define digital_IQP_Options_i400uA                         7
#define digital_IQP_Options_i450uA                         8
#define digital_IQP_Options_i500uA                         9
#define digital_IQP_Options_i550uA                         10
#define digital_IQP_Options_i600uA                         11
#define digital_IQP_Options_i650uA                         12
#define digital_IQP_Options_i700uA                         13
#define digital_IQP_Options_i750uA                         14
#define digital_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: digital_IDriver_Options
 */
#define digital_IDriver_Options_v680mV                     0
#define digital_IDriver_Options_v730mV                     1
#define digital_IDriver_Options_v780mV                     2
#define digital_IDriver_Options_v830mV                     3
#define digital_IDriver_Options_v880mV                     4
#define digital_IDriver_Options_v930mV                     5
#define digital_IDriver_Options_v980mV                     6
#define digital_IDriver_Options_v1010mV                    7
#define digital_IDriver_Options_v1040mV                    8
#define digital_IDriver_Options_v1060mV                    9
#define digital_IDriver_Options_v1070mV                    10
#define digital_IDriver_Options_v1080mV                    11
#define digital_IDriver_Options_v1085mV                    12
#define digital_IDriver_Options_v1090mV                    13
#define digital_IDriver_Options_v1095mV                    14
#define digital_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: digital_operationModes
 */
#define digital_operationModes_XGXS                        0
#define digital_operationModes_XGXG_nCC                    1
#define digital_operationModes_Indlane_OS8                 4
#define digital_operationModes_IndLane_OS5                 5
#define digital_operationModes_PCI                         7
#define digital_operationModes_XGXS_nLQ                    8
#define digital_operationModes_XGXS_nLQnCC                 9
#define digital_operationModes_PBypass                     10
#define digital_operationModes_PBypass_nDSK                11
#define digital_operationModes_ComboCoreMode               12
#define digital_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: digital_actualSpeeds
 */
#define digital_actualSpeeds_dr_10M                        0
#define digital_actualSpeeds_dr_100M                       1
#define digital_actualSpeeds_dr_1G                         2
#define digital_actualSpeeds_dr_2p5G                       3
#define digital_actualSpeeds_dr_5G_X4                      4
#define digital_actualSpeeds_dr_6G_X4                      5
#define digital_actualSpeeds_dr_10G_HiG                    6
#define digital_actualSpeeds_dr_10G_CX4                    7
#define digital_actualSpeeds_dr_12G_HiG                    8
#define digital_actualSpeeds_dr_12p5G_X4                   9
#define digital_actualSpeeds_dr_13G_X4                     10
#define digital_actualSpeeds_dr_15G_X4                     11
#define digital_actualSpeeds_dr_16G_X4                     12
#define digital_actualSpeeds_dr_1G_KX                      13
#define digital_actualSpeeds_dr_10G_KX4                    14
#define digital_actualSpeeds_dr_10G_KR                     15
#define digital_actualSpeeds_dr_5G                         16
#define digital_actualSpeeds_dr_6p4G                       17
#define digital_actualSpeeds_dr_20G_X4                     18
#define digital_actualSpeeds_dr_21G_X4                     19
#define digital_actualSpeeds_dr_25G_X4                     20
#define digital_actualSpeeds_dr_10G_HiG_DXGXS              21
#define digital_actualSpeeds_dr_10G_DXGXS                  22
#define digital_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define digital_actualSpeeds_dr_10p5G_DXGXS                24
#define digital_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define digital_actualSpeeds_dr_12p773G_DXGXS              26
#define digital_actualSpeeds_dr_10G_XFI                    27
#define digital_actualSpeeds_dr_40G                        28
#define digital_actualSpeeds_dr_20G_HiG_DXGXS              29
#define digital_actualSpeeds_dr_20G_DXGXS                  30
#define digital_actualSpeeds_dr_10G_SFI                    31
#define digital_actualSpeeds_dr_31p5G                      32
#define digital_actualSpeeds_dr_32p7G                      33
#define digital_actualSpeeds_dr_20G_SCR                    34
#define digital_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define digital_actualSpeeds_dr_10G_DXGXS_SCR              36
#define digital_actualSpeeds_dr_12G_R2                     37
#define digital_actualSpeeds_dr_10G_X2                     38
#define digital_actualSpeeds_dr_40G_KR4                    39
#define digital_actualSpeeds_dr_40G_CR4                    40
#define digital_actualSpeeds_dr_100G_CR10                  41
#define digital_actualSpeeds_dr_15p75G_DXGXS               44
#define digital_actualSpeeds_dr_20G_KR2                    57
#define digital_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: digital_actualSpeedsMisc1
 */
#define digital_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define digital_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define digital_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define digital_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define digital_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define digital_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define digital_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define digital_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define digital_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define digital_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define digital_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define digital_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define digital_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define digital_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define digital_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define digital_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: digital_IndLaneModes
 */
#define digital_IndLaneModes_SWSDR_div2                    0
#define digital_IndLaneModes_SWSDR_div1                    1
#define digital_IndLaneModes_DWSDR_div2                    2
#define digital_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: digital_prbsSelect
 */
#define digital_prbsSelect_prbs7                           0
#define digital_prbsSelect_prbs15                          1
#define digital_prbsSelect_prbs23                          2
#define digital_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: digital_vcoDivider
 */
#define digital_vcoDivider_div32                           0
#define digital_vcoDivider_div36                           1
#define digital_vcoDivider_div40                           2
#define digital_vcoDivider_div42                           3
#define digital_vcoDivider_div48                           4
#define digital_vcoDivider_div50                           5
#define digital_vcoDivider_div52                           6
#define digital_vcoDivider_div54                           7
#define digital_vcoDivider_div60                           8
#define digital_vcoDivider_div64                           9
#define digital_vcoDivider_div66                           10
#define digital_vcoDivider_div68                           11
#define digital_vcoDivider_div70                           12
#define digital_vcoDivider_div80                           13
#define digital_vcoDivider_div92                           14
#define digital_vcoDivider_div100                          15

/****************************************************************************
 * Enums: digital_refClkSelect
 */
#define digital_refClkSelect_clk_25MHz                     0
#define digital_refClkSelect_clk_100MHz                    1
#define digital_refClkSelect_clk_125MHz                    2
#define digital_refClkSelect_clk_156p25MHz                 3
#define digital_refClkSelect_clk_187p5MHz                  4
#define digital_refClkSelect_clk_161p25Mhz                 5
#define digital_refClkSelect_clk_50Mhz                     6
#define digital_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: digital_aerMMDdevTypeSelect
 */
#define digital_aerMMDdevTypeSelect_combo_core             0
#define digital_aerMMDdevTypeSelect_PMA_PMD                1
#define digital_aerMMDdevTypeSelect_PCS                    3
#define digital_aerMMDdevTypeSelect_PHY                    4
#define digital_aerMMDdevTypeSelect_DTE                    5
#define digital_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: digital_aerMMDportSelect
 */
#define digital_aerMMDportSelect_ln0                       0
#define digital_aerMMDportSelect_ln1                       1
#define digital_aerMMDportSelect_ln2                       2
#define digital_aerMMDportSelect_ln3                       3
#define digital_aerMMDportSelect_BCST_ln0_1_2_3            511
#define digital_aerMMDportSelect_BCST_ln0_1                512
#define digital_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: digital_firmwareModeSelect
 */
#define digital_firmwareModeSelect_DEFAULT                 0
#define digital_firmwareModeSelect_SFP_OPT_LR              1
#define digital_firmwareModeSelect_SFP_DAC                 2
#define digital_firmwareModeSelect_XLAUI                   3
#define digital_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: digital_tempIdxSelect
 */
#define digital_tempIdxSelect_LTE__22p9C                   15
#define digital_tempIdxSelect_LTE__12p6C                   14
#define digital_tempIdxSelect_LTE__3p0C                    13
#define digital_tempIdxSelect_LTE_6p7C                     12
#define digital_tempIdxSelect_LTE_16p4C                    11
#define digital_tempIdxSelect_LTE_26p6C                    10
#define digital_tempIdxSelect_LTE_36p3C                    9
#define digital_tempIdxSelect_LTE_46p0C                    8
#define digital_tempIdxSelect_LTE_56p2C                    7
#define digital_tempIdxSelect_LTE_65p9C                    6
#define digital_tempIdxSelect_LTE_75p6C                    5
#define digital_tempIdxSelect_LTE_85p3C                    4
#define digital_tempIdxSelect_LTE_95p5C                    3
#define digital_tempIdxSelect_LTE_105p2C                   2
#define digital_tempIdxSelect_LTE_114p9C                   1
#define digital_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: digital5_cl36TxEEEStates_l
 */
#define digital5_cl36TxEEEStates_l_TX_REFRESH              8
#define digital5_cl36TxEEEStates_l_TX_QUIET                4
#define digital5_cl36TxEEEStates_l_TX_SLEEP                2
#define digital5_cl36TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl36TxEEEStates_c
 */
#define digital5_cl36TxEEEStates_c_TX_REFRESH              3
#define digital5_cl36TxEEEStates_c_TX_QUIET                2
#define digital5_cl36TxEEEStates_c_TX_SLEEP                1
#define digital5_cl36TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_cl49TxEEEStates_l
 */
#define digital5_cl49TxEEEStates_l_SCR_RESET_2             64
#define digital5_cl49TxEEEStates_l_SCR_RESET_1             32
#define digital5_cl49TxEEEStates_l_TX_WAKE                 16
#define digital5_cl49TxEEEStates_l_TX_REFRESH              8
#define digital5_cl49TxEEEStates_l_TX_QUIET                4
#define digital5_cl49TxEEEStates_l_TX_SLEEP                2
#define digital5_cl49TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl49TxEEEStates_c
 */
#define digital5_cl49TxEEEStates_c_SCR_RESET_2             6
#define digital5_cl49TxEEEStates_c_SCR_RESET_1             5
#define digital5_cl49TxEEEStates_c_TX_WAKE                 4
#define digital5_cl49TxEEEStates_c_TX_REFRESH              3
#define digital5_cl49TxEEEStates_c_TX_QUIET                2
#define digital5_cl49TxEEEStates_c_TX_SLEEP                1
#define digital5_cl49TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_cl36RxEEEStates_l
 */
#define digital5_cl36RxEEEStates_l_RX_LINK_FAIL            32
#define digital5_cl36RxEEEStates_l_RX_WTF                  16
#define digital5_cl36RxEEEStates_l_RX_WAKE                 8
#define digital5_cl36RxEEEStates_l_RX_QUIET                4
#define digital5_cl36RxEEEStates_l_RX_SLEEP                2
#define digital5_cl36RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl36RxEEEStates_c
 */
#define digital5_cl36RxEEEStates_c_RX_LINK_FAIL            5
#define digital5_cl36RxEEEStates_c_RX_WTF                  4
#define digital5_cl36RxEEEStates_c_RX_WAKE                 3
#define digital5_cl36RxEEEStates_c_RX_QUIET                2
#define digital5_cl36RxEEEStates_c_RX_SLEEP                1
#define digital5_cl36RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_cl49RxEEEStates_l
 */
#define digital5_cl49RxEEEStates_l_RX_LINK_FAIL            32
#define digital5_cl49RxEEEStates_l_RX_WTF                  16
#define digital5_cl49RxEEEStates_l_RX_WAKE                 8
#define digital5_cl49RxEEEStates_l_RX_QUIET                4
#define digital5_cl49RxEEEStates_l_RX_SLEEP                2
#define digital5_cl49RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl49RxEEEStates_c
 */
#define digital5_cl49RxEEEStates_c_RX_LINK_FAIL            5
#define digital5_cl49RxEEEStates_c_RX_WTF                  4
#define digital5_cl49RxEEEStates_c_RX_WAKE                 3
#define digital5_cl49RxEEEStates_c_RX_QUIET                2
#define digital5_cl49RxEEEStates_c_RX_SLEEP                1
#define digital5_cl49RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_cl48TxEEEStates_l
 */
#define digital5_cl48TxEEEStates_l_TX_REFRESH              8
#define digital5_cl48TxEEEStates_l_TX_QUIET                4
#define digital5_cl48TxEEEStates_l_TX_SLEEP                2
#define digital5_cl48TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl48TxEEEStates_c
 */
#define digital5_cl48TxEEEStates_c_TX_REFRESH              3
#define digital5_cl48TxEEEStates_c_TX_QUIET                2
#define digital5_cl48TxEEEStates_c_TX_SLEEP                1
#define digital5_cl48TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_cl48RxEEEStates_l
 */
#define digital5_cl48RxEEEStates_l_RX_LINK_FAIL            32
#define digital5_cl48RxEEEStates_l_RX_WAKE                 16
#define digital5_cl48RxEEEStates_l_RX_QUIET                8
#define digital5_cl48RxEEEStates_l_RX_DEACT                4
#define digital5_cl48RxEEEStates_l_RX_SLEEP                2
#define digital5_cl48RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: digital5_cl48RxEEEStates_c
 */
#define digital5_cl48RxEEEStates_c_RX_LINK_FAIL            5
#define digital5_cl48RxEEEStates_c_RX_WAKE                 4
#define digital5_cl48RxEEEStates_c_RX_QUIET                3
#define digital5_cl48RxEEEStates_c_RX_DEACT                2
#define digital5_cl48RxEEEStates_c_RX_SLEEP                1
#define digital5_cl48RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: digital5_IQP_Options
 */
#define digital5_IQP_Options_i50uA                         0
#define digital5_IQP_Options_i100uA                        1
#define digital5_IQP_Options_i150uA                        2
#define digital5_IQP_Options_i200uA                        3
#define digital5_IQP_Options_i250uA                        4
#define digital5_IQP_Options_i300uA                        5
#define digital5_IQP_Options_i350uA                        6
#define digital5_IQP_Options_i400uA                        7
#define digital5_IQP_Options_i450uA                        8
#define digital5_IQP_Options_i500uA                        9
#define digital5_IQP_Options_i550uA                        10
#define digital5_IQP_Options_i600uA                        11
#define digital5_IQP_Options_i650uA                        12
#define digital5_IQP_Options_i700uA                        13
#define digital5_IQP_Options_i750uA                        14
#define digital5_IQP_Options_i800uA                        15

/****************************************************************************
 * Enums: digital5_IDriver_Options
 */
#define digital5_IDriver_Options_v680mV                    0
#define digital5_IDriver_Options_v730mV                    1
#define digital5_IDriver_Options_v780mV                    2
#define digital5_IDriver_Options_v830mV                    3
#define digital5_IDriver_Options_v880mV                    4
#define digital5_IDriver_Options_v930mV                    5
#define digital5_IDriver_Options_v980mV                    6
#define digital5_IDriver_Options_v1010mV                   7
#define digital5_IDriver_Options_v1040mV                   8
#define digital5_IDriver_Options_v1060mV                   9
#define digital5_IDriver_Options_v1070mV                   10
#define digital5_IDriver_Options_v1080mV                   11
#define digital5_IDriver_Options_v1085mV                   12
#define digital5_IDriver_Options_v1090mV                   13
#define digital5_IDriver_Options_v1095mV                   14
#define digital5_IDriver_Options_v1100mV                   15

/****************************************************************************
 * Enums: digital5_operationModes
 */
#define digital5_operationModes_XGXS                       0
#define digital5_operationModes_XGXG_nCC                   1
#define digital5_operationModes_Indlane_OS8                4
#define digital5_operationModes_IndLane_OS5                5
#define digital5_operationModes_PCI                        7
#define digital5_operationModes_XGXS_nLQ                   8
#define digital5_operationModes_XGXS_nLQnCC                9
#define digital5_operationModes_PBypass                    10
#define digital5_operationModes_PBypass_nDSK               11
#define digital5_operationModes_ComboCoreMode              12
#define digital5_operationModes_Clocks_off                 15

/****************************************************************************
 * Enums: digital5_actualSpeeds
 */
#define digital5_actualSpeeds_dr_10M                       0
#define digital5_actualSpeeds_dr_100M                      1
#define digital5_actualSpeeds_dr_1G                        2
#define digital5_actualSpeeds_dr_2p5G                      3
#define digital5_actualSpeeds_dr_5G_X4                     4
#define digital5_actualSpeeds_dr_6G_X4                     5
#define digital5_actualSpeeds_dr_10G_HiG                   6
#define digital5_actualSpeeds_dr_10G_CX4                   7
#define digital5_actualSpeeds_dr_12G_HiG                   8
#define digital5_actualSpeeds_dr_12p5G_X4                  9
#define digital5_actualSpeeds_dr_13G_X4                    10
#define digital5_actualSpeeds_dr_15G_X4                    11
#define digital5_actualSpeeds_dr_16G_X4                    12
#define digital5_actualSpeeds_dr_1G_KX                     13
#define digital5_actualSpeeds_dr_10G_KX4                   14
#define digital5_actualSpeeds_dr_10G_KR                    15
#define digital5_actualSpeeds_dr_5G                        16
#define digital5_actualSpeeds_dr_6p4G                      17
#define digital5_actualSpeeds_dr_20G_X4                    18
#define digital5_actualSpeeds_dr_21G_X4                    19
#define digital5_actualSpeeds_dr_25G_X4                    20
#define digital5_actualSpeeds_dr_10G_HiG_DXGXS             21
#define digital5_actualSpeeds_dr_10G_DXGXS                 22
#define digital5_actualSpeeds_dr_10p5G_HiG_DXGXS           23
#define digital5_actualSpeeds_dr_10p5G_DXGXS               24
#define digital5_actualSpeeds_dr_12p773G_HiG_DXGXS         25
#define digital5_actualSpeeds_dr_12p773G_DXGXS             26
#define digital5_actualSpeeds_dr_10G_XFI                   27
#define digital5_actualSpeeds_dr_40G                       28
#define digital5_actualSpeeds_dr_20G_HiG_DXGXS             29
#define digital5_actualSpeeds_dr_20G_DXGXS                 30
#define digital5_actualSpeeds_dr_10G_SFI                   31
#define digital5_actualSpeeds_dr_31p5G                     32
#define digital5_actualSpeeds_dr_32p7G                     33
#define digital5_actualSpeeds_dr_20G_SCR                   34
#define digital5_actualSpeeds_dr_10G_HiG_DXGXS_SCR         35
#define digital5_actualSpeeds_dr_10G_DXGXS_SCR             36
#define digital5_actualSpeeds_dr_12G_R2                    37
#define digital5_actualSpeeds_dr_10G_X2                    38
#define digital5_actualSpeeds_dr_40G_KR4                   39
#define digital5_actualSpeeds_dr_40G_CR4                   40
#define digital5_actualSpeeds_dr_100G_CR10                 41
#define digital5_actualSpeeds_dr_15p75G_DXGXS              44
#define digital5_actualSpeeds_dr_20G_KR2                   57
#define digital5_actualSpeeds_dr_20G_CR2                   58

/****************************************************************************
 * Enums: digital5_actualSpeedsMisc1
 */
#define digital5_actualSpeedsMisc1_dr_2500BRCM_X1          16
#define digital5_actualSpeedsMisc1_dr_5000BRCM_X4          17
#define digital5_actualSpeedsMisc1_dr_6000BRCM_X4          18
#define digital5_actualSpeedsMisc1_dr_10GHiGig_X4          19
#define digital5_actualSpeedsMisc1_dr_10GBASE_CX4          20
#define digital5_actualSpeedsMisc1_dr_12GHiGig_X4          21
#define digital5_actualSpeedsMisc1_dr_12p5GHiGig_X4        22
#define digital5_actualSpeedsMisc1_dr_13GHiGig_X4          23
#define digital5_actualSpeedsMisc1_dr_15GHiGig_X4          24
#define digital5_actualSpeedsMisc1_dr_16GHiGig_X4          25
#define digital5_actualSpeedsMisc1_dr_5000BRCM_X1          26
#define digital5_actualSpeedsMisc1_dr_6363BRCM_X1          27
#define digital5_actualSpeedsMisc1_dr_20GHiGig_X4          28
#define digital5_actualSpeedsMisc1_dr_21GHiGig_X4          29
#define digital5_actualSpeedsMisc1_dr_25p45GHiGig_X4       30
#define digital5_actualSpeedsMisc1_dr_10G_HiG_DXGXS        31

/****************************************************************************
 * Enums: digital5_IndLaneModes
 */
#define digital5_IndLaneModes_SWSDR_div2                   0
#define digital5_IndLaneModes_SWSDR_div1                   1
#define digital5_IndLaneModes_DWSDR_div2                   2
#define digital5_IndLaneModes_DWSDR_div1                   3

/****************************************************************************
 * Enums: digital5_prbsSelect
 */
#define digital5_prbsSelect_prbs7                          0
#define digital5_prbsSelect_prbs15                         1
#define digital5_prbsSelect_prbs23                         2
#define digital5_prbsSelect_prbs31                         3

/****************************************************************************
 * Enums: digital5_vcoDivider
 */
#define digital5_vcoDivider_div32                          0
#define digital5_vcoDivider_div36                          1
#define digital5_vcoDivider_div40                          2
#define digital5_vcoDivider_div42                          3
#define digital5_vcoDivider_div48                          4
#define digital5_vcoDivider_div50                          5
#define digital5_vcoDivider_div52                          6
#define digital5_vcoDivider_div54                          7
#define digital5_vcoDivider_div60                          8
#define digital5_vcoDivider_div64                          9
#define digital5_vcoDivider_div66                          10
#define digital5_vcoDivider_div68                          11
#define digital5_vcoDivider_div70                          12
#define digital5_vcoDivider_div80                          13
#define digital5_vcoDivider_div92                          14
#define digital5_vcoDivider_div100                         15

/****************************************************************************
 * Enums: digital5_refClkSelect
 */
#define digital5_refClkSelect_clk_25MHz                    0
#define digital5_refClkSelect_clk_100MHz                   1
#define digital5_refClkSelect_clk_125MHz                   2
#define digital5_refClkSelect_clk_156p25MHz                3
#define digital5_refClkSelect_clk_187p5MHz                 4
#define digital5_refClkSelect_clk_161p25Mhz                5
#define digital5_refClkSelect_clk_50Mhz                    6
#define digital5_refClkSelect_clk_106p25Mhz                7

/****************************************************************************
 * Enums: digital5_aerMMDdevTypeSelect
 */
#define digital5_aerMMDdevTypeSelect_combo_core            0
#define digital5_aerMMDdevTypeSelect_PMA_PMD               1
#define digital5_aerMMDdevTypeSelect_PCS                   3
#define digital5_aerMMDdevTypeSelect_PHY                   4
#define digital5_aerMMDdevTypeSelect_DTE                   5
#define digital5_aerMMDdevTypeSelect_CL73_AN               7

/****************************************************************************
 * Enums: digital5_aerMMDportSelect
 */
#define digital5_aerMMDportSelect_ln0                      0
#define digital5_aerMMDportSelect_ln1                      1
#define digital5_aerMMDportSelect_ln2                      2
#define digital5_aerMMDportSelect_ln3                      3
#define digital5_aerMMDportSelect_BCST_ln0_1_2_3           511
#define digital5_aerMMDportSelect_BCST_ln0_1               512
#define digital5_aerMMDportSelect_BCST_ln2_3               513

/****************************************************************************
 * Enums: digital5_firmwareModeSelect
 */
#define digital5_firmwareModeSelect_DEFAULT                0
#define digital5_firmwareModeSelect_SFP_OPT_LR             1
#define digital5_firmwareModeSelect_SFP_DAC                2
#define digital5_firmwareModeSelect_XLAUI                  3
#define digital5_firmwareModeSelect_LONG_CH_6G             4

/****************************************************************************
 * Enums: digital5_tempIdxSelect
 */
#define digital5_tempIdxSelect_LTE__22p9C                  15
#define digital5_tempIdxSelect_LTE__12p6C                  14
#define digital5_tempIdxSelect_LTE__3p0C                   13
#define digital5_tempIdxSelect_LTE_6p7C                    12
#define digital5_tempIdxSelect_LTE_16p4C                   11
#define digital5_tempIdxSelect_LTE_26p6C                   10
#define digital5_tempIdxSelect_LTE_36p3C                   9
#define digital5_tempIdxSelect_LTE_46p0C                   8
#define digital5_tempIdxSelect_LTE_56p2C                   7
#define digital5_tempIdxSelect_LTE_65p9C                   6
#define digital5_tempIdxSelect_LTE_75p6C                   5
#define digital5_tempIdxSelect_LTE_85p3C                   4
#define digital5_tempIdxSelect_LTE_95p5C                   3
#define digital5_tempIdxSelect_LTE_105p2C                  2
#define digital5_tempIdxSelect_LTE_114p9C                  1
#define digital5_tempIdxSelect_LTE_125p1C                  0

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_l
 */
#define generic_cl36TxEEEStates_l_TX_REFRESH               8
#define generic_cl36TxEEEStates_l_TX_QUIET                 4
#define generic_cl36TxEEEStates_l_TX_SLEEP                 2
#define generic_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_c
 */
#define generic_cl36TxEEEStates_c_TX_REFRESH               3
#define generic_cl36TxEEEStates_c_TX_QUIET                 2
#define generic_cl36TxEEEStates_c_TX_SLEEP                 1
#define generic_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_l
 */
#define generic_cl49TxEEEStates_l_SCR_RESET_2              64
#define generic_cl49TxEEEStates_l_SCR_RESET_1              32
#define generic_cl49TxEEEStates_l_TX_WAKE                  16
#define generic_cl49TxEEEStates_l_TX_REFRESH               8
#define generic_cl49TxEEEStates_l_TX_QUIET                 4
#define generic_cl49TxEEEStates_l_TX_SLEEP                 2
#define generic_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_c
 */
#define generic_cl49TxEEEStates_c_SCR_RESET_2              6
#define generic_cl49TxEEEStates_c_SCR_RESET_1              5
#define generic_cl49TxEEEStates_c_TX_WAKE                  4
#define generic_cl49TxEEEStates_c_TX_REFRESH               3
#define generic_cl49TxEEEStates_c_TX_QUIET                 2
#define generic_cl49TxEEEStates_c_TX_SLEEP                 1
#define generic_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_l
 */
#define generic_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl36RxEEEStates_l_RX_WTF                   16
#define generic_cl36RxEEEStates_l_RX_WAKE                  8
#define generic_cl36RxEEEStates_l_RX_QUIET                 4
#define generic_cl36RxEEEStates_l_RX_SLEEP                 2
#define generic_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_c
 */
#define generic_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl36RxEEEStates_c_RX_WTF                   4
#define generic_cl36RxEEEStates_c_RX_WAKE                  3
#define generic_cl36RxEEEStates_c_RX_QUIET                 2
#define generic_cl36RxEEEStates_c_RX_SLEEP                 1
#define generic_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_l
 */
#define generic_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl49RxEEEStates_l_RX_WTF                   16
#define generic_cl49RxEEEStates_l_RX_WAKE                  8
#define generic_cl49RxEEEStates_l_RX_QUIET                 4
#define generic_cl49RxEEEStates_l_RX_SLEEP                 2
#define generic_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_c
 */
#define generic_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl49RxEEEStates_c_RX_WTF                   4
#define generic_cl49RxEEEStates_c_RX_WAKE                  3
#define generic_cl49RxEEEStates_c_RX_QUIET                 2
#define generic_cl49RxEEEStates_c_RX_SLEEP                 1
#define generic_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_l
 */
#define generic_cl48TxEEEStates_l_TX_REFRESH               8
#define generic_cl48TxEEEStates_l_TX_QUIET                 4
#define generic_cl48TxEEEStates_l_TX_SLEEP                 2
#define generic_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_c
 */
#define generic_cl48TxEEEStates_c_TX_REFRESH               3
#define generic_cl48TxEEEStates_c_TX_QUIET                 2
#define generic_cl48TxEEEStates_c_TX_SLEEP                 1
#define generic_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_l
 */
#define generic_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl48RxEEEStates_l_RX_WAKE                  16
#define generic_cl48RxEEEStates_l_RX_QUIET                 8
#define generic_cl48RxEEEStates_l_RX_DEACT                 4
#define generic_cl48RxEEEStates_l_RX_SLEEP                 2
#define generic_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_c
 */
#define generic_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl48RxEEEStates_c_RX_WAKE                  4
#define generic_cl48RxEEEStates_c_RX_QUIET                 3
#define generic_cl48RxEEEStates_c_RX_DEACT                 2
#define generic_cl48RxEEEStates_c_RX_SLEEP                 1
#define generic_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_IQP_Options
 */
#define generic_IQP_Options_i50uA                          0
#define generic_IQP_Options_i100uA                         1
#define generic_IQP_Options_i150uA                         2
#define generic_IQP_Options_i200uA                         3
#define generic_IQP_Options_i250uA                         4
#define generic_IQP_Options_i300uA                         5
#define generic_IQP_Options_i350uA                         6
#define generic_IQP_Options_i400uA                         7
#define generic_IQP_Options_i450uA                         8
#define generic_IQP_Options_i500uA                         9
#define generic_IQP_Options_i550uA                         10
#define generic_IQP_Options_i600uA                         11
#define generic_IQP_Options_i650uA                         12
#define generic_IQP_Options_i700uA                         13
#define generic_IQP_Options_i750uA                         14
#define generic_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: generic_IDriver_Options
 */
#define generic_IDriver_Options_v680mV                     0
#define generic_IDriver_Options_v730mV                     1
#define generic_IDriver_Options_v780mV                     2
#define generic_IDriver_Options_v830mV                     3
#define generic_IDriver_Options_v880mV                     4
#define generic_IDriver_Options_v930mV                     5
#define generic_IDriver_Options_v980mV                     6
#define generic_IDriver_Options_v1010mV                    7
#define generic_IDriver_Options_v1040mV                    8
#define generic_IDriver_Options_v1060mV                    9
#define generic_IDriver_Options_v1070mV                    10
#define generic_IDriver_Options_v1080mV                    11
#define generic_IDriver_Options_v1085mV                    12
#define generic_IDriver_Options_v1090mV                    13
#define generic_IDriver_Options_v1095mV                    14
#define generic_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: generic_operationModes
 */
#define generic_operationModes_XGXS                        0
#define generic_operationModes_XGXG_nCC                    1
#define generic_operationModes_Indlane_OS8                 4
#define generic_operationModes_IndLane_OS5                 5
#define generic_operationModes_PCI                         7
#define generic_operationModes_XGXS_nLQ                    8
#define generic_operationModes_XGXS_nLQnCC                 9
#define generic_operationModes_PBypass                     10
#define generic_operationModes_PBypass_nDSK                11
#define generic_operationModes_ComboCoreMode               12
#define generic_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: generic_actualSpeeds
 */
#define generic_actualSpeeds_dr_10M                        0
#define generic_actualSpeeds_dr_100M                       1
#define generic_actualSpeeds_dr_1G                         2
#define generic_actualSpeeds_dr_2p5G                       3
#define generic_actualSpeeds_dr_5G_X4                      4
#define generic_actualSpeeds_dr_6G_X4                      5
#define generic_actualSpeeds_dr_10G_HiG                    6
#define generic_actualSpeeds_dr_10G_CX4                    7
#define generic_actualSpeeds_dr_12G_HiG                    8
#define generic_actualSpeeds_dr_12p5G_X4                   9
#define generic_actualSpeeds_dr_13G_X4                     10
#define generic_actualSpeeds_dr_15G_X4                     11
#define generic_actualSpeeds_dr_16G_X4                     12
#define generic_actualSpeeds_dr_1G_KX                      13
#define generic_actualSpeeds_dr_10G_KX4                    14
#define generic_actualSpeeds_dr_10G_KR                     15
#define generic_actualSpeeds_dr_5G                         16
#define generic_actualSpeeds_dr_6p4G                       17
#define generic_actualSpeeds_dr_20G_X4                     18
#define generic_actualSpeeds_dr_21G_X4                     19
#define generic_actualSpeeds_dr_25G_X4                     20
#define generic_actualSpeeds_dr_10G_HiG_DXGXS              21
#define generic_actualSpeeds_dr_10G_DXGXS                  22
#define generic_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define generic_actualSpeeds_dr_10p5G_DXGXS                24
#define generic_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define generic_actualSpeeds_dr_12p773G_DXGXS              26
#define generic_actualSpeeds_dr_10G_XFI                    27
#define generic_actualSpeeds_dr_40G                        28
#define generic_actualSpeeds_dr_20G_HiG_DXGXS              29
#define generic_actualSpeeds_dr_20G_DXGXS                  30
#define generic_actualSpeeds_dr_10G_SFI                    31
#define generic_actualSpeeds_dr_31p5G                      32
#define generic_actualSpeeds_dr_32p7G                      33
#define generic_actualSpeeds_dr_20G_SCR                    34
#define generic_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define generic_actualSpeeds_dr_10G_DXGXS_SCR              36
#define generic_actualSpeeds_dr_12G_R2                     37
#define generic_actualSpeeds_dr_10G_X2                     38
#define generic_actualSpeeds_dr_40G_KR4                    39
#define generic_actualSpeeds_dr_40G_CR4                    40
#define generic_actualSpeeds_dr_100G_CR10                  41
#define generic_actualSpeeds_dr_15p75G_DXGXS               44
#define generic_actualSpeeds_dr_20G_KR2                    57
#define generic_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: generic_actualSpeedsMisc1
 */
#define generic_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define generic_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define generic_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define generic_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define generic_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define generic_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define generic_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define generic_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define generic_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define generic_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define generic_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define generic_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define generic_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define generic_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define generic_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define generic_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: generic_IndLaneModes
 */
#define generic_IndLaneModes_SWSDR_div2                    0
#define generic_IndLaneModes_SWSDR_div1                    1
#define generic_IndLaneModes_DWSDR_div2                    2
#define generic_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: generic_prbsSelect
 */
#define generic_prbsSelect_prbs7                           0
#define generic_prbsSelect_prbs15                          1
#define generic_prbsSelect_prbs23                          2
#define generic_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: generic_vcoDivider
 */
#define generic_vcoDivider_div32                           0
#define generic_vcoDivider_div36                           1
#define generic_vcoDivider_div40                           2
#define generic_vcoDivider_div42                           3
#define generic_vcoDivider_div48                           4
#define generic_vcoDivider_div50                           5
#define generic_vcoDivider_div52                           6
#define generic_vcoDivider_div54                           7
#define generic_vcoDivider_div60                           8
#define generic_vcoDivider_div64                           9
#define generic_vcoDivider_div66                           10
#define generic_vcoDivider_div68                           11
#define generic_vcoDivider_div70                           12
#define generic_vcoDivider_div80                           13
#define generic_vcoDivider_div92                           14
#define generic_vcoDivider_div100                          15

/****************************************************************************
 * Enums: generic_refClkSelect
 */
#define generic_refClkSelect_clk_25MHz                     0
#define generic_refClkSelect_clk_100MHz                    1
#define generic_refClkSelect_clk_125MHz                    2
#define generic_refClkSelect_clk_156p25MHz                 3
#define generic_refClkSelect_clk_187p5MHz                  4
#define generic_refClkSelect_clk_161p25Mhz                 5
#define generic_refClkSelect_clk_50Mhz                     6
#define generic_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: generic_aerMMDdevTypeSelect
 */
#define generic_aerMMDdevTypeSelect_combo_core             0
#define generic_aerMMDdevTypeSelect_PMA_PMD                1
#define generic_aerMMDdevTypeSelect_PCS                    3
#define generic_aerMMDdevTypeSelect_PHY                    4
#define generic_aerMMDdevTypeSelect_DTE                    5
#define generic_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: generic_aerMMDportSelect
 */
#define generic_aerMMDportSelect_ln0                       0
#define generic_aerMMDportSelect_ln1                       1
#define generic_aerMMDportSelect_ln2                       2
#define generic_aerMMDportSelect_ln3                       3
#define generic_aerMMDportSelect_BCST_ln0_1_2_3            511
#define generic_aerMMDportSelect_BCST_ln0_1                512
#define generic_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: generic_firmwareModeSelect
 */
#define generic_firmwareModeSelect_DEFAULT                 0
#define generic_firmwareModeSelect_SFP_OPT_LR              1
#define generic_firmwareModeSelect_SFP_DAC                 2
#define generic_firmwareModeSelect_XLAUI                   3
#define generic_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: generic_tempIdxSelect
 */
#define generic_tempIdxSelect_LTE__22p9C                   15
#define generic_tempIdxSelect_LTE__12p6C                   14
#define generic_tempIdxSelect_LTE__3p0C                    13
#define generic_tempIdxSelect_LTE_6p7C                     12
#define generic_tempIdxSelect_LTE_16p4C                    11
#define generic_tempIdxSelect_LTE_26p6C                    10
#define generic_tempIdxSelect_LTE_36p3C                    9
#define generic_tempIdxSelect_LTE_46p0C                    8
#define generic_tempIdxSelect_LTE_56p2C                    7
#define generic_tempIdxSelect_LTE_65p9C                    6
#define generic_tempIdxSelect_LTE_75p6C                    5
#define generic_tempIdxSelect_LTE_85p3C                    4
#define generic_tempIdxSelect_LTE_95p5C                    3
#define generic_tempIdxSelect_LTE_105p2C                   2
#define generic_tempIdxSelect_LTE_114p9C                   1
#define generic_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: gp2_cl36TxEEEStates_l
 */
#define gp2_cl36TxEEEStates_l_TX_REFRESH                   8
#define gp2_cl36TxEEEStates_l_TX_QUIET                     4
#define gp2_cl36TxEEEStates_l_TX_SLEEP                     2
#define gp2_cl36TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl36TxEEEStates_c
 */
#define gp2_cl36TxEEEStates_c_TX_REFRESH                   3
#define gp2_cl36TxEEEStates_c_TX_QUIET                     2
#define gp2_cl36TxEEEStates_c_TX_SLEEP                     1
#define gp2_cl36TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_cl49TxEEEStates_l
 */
#define gp2_cl49TxEEEStates_l_SCR_RESET_2                  64
#define gp2_cl49TxEEEStates_l_SCR_RESET_1                  32
#define gp2_cl49TxEEEStates_l_TX_WAKE                      16
#define gp2_cl49TxEEEStates_l_TX_REFRESH                   8
#define gp2_cl49TxEEEStates_l_TX_QUIET                     4
#define gp2_cl49TxEEEStates_l_TX_SLEEP                     2
#define gp2_cl49TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl49TxEEEStates_c
 */
#define gp2_cl49TxEEEStates_c_SCR_RESET_2                  6
#define gp2_cl49TxEEEStates_c_SCR_RESET_1                  5
#define gp2_cl49TxEEEStates_c_TX_WAKE                      4
#define gp2_cl49TxEEEStates_c_TX_REFRESH                   3
#define gp2_cl49TxEEEStates_c_TX_QUIET                     2
#define gp2_cl49TxEEEStates_c_TX_SLEEP                     1
#define gp2_cl49TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_cl36RxEEEStates_l
 */
#define gp2_cl36RxEEEStates_l_RX_LINK_FAIL                 32
#define gp2_cl36RxEEEStates_l_RX_WTF                       16
#define gp2_cl36RxEEEStates_l_RX_WAKE                      8
#define gp2_cl36RxEEEStates_l_RX_QUIET                     4
#define gp2_cl36RxEEEStates_l_RX_SLEEP                     2
#define gp2_cl36RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl36RxEEEStates_c
 */
#define gp2_cl36RxEEEStates_c_RX_LINK_FAIL                 5
#define gp2_cl36RxEEEStates_c_RX_WTF                       4
#define gp2_cl36RxEEEStates_c_RX_WAKE                      3
#define gp2_cl36RxEEEStates_c_RX_QUIET                     2
#define gp2_cl36RxEEEStates_c_RX_SLEEP                     1
#define gp2_cl36RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_cl49RxEEEStates_l
 */
#define gp2_cl49RxEEEStates_l_RX_LINK_FAIL                 32
#define gp2_cl49RxEEEStates_l_RX_WTF                       16
#define gp2_cl49RxEEEStates_l_RX_WAKE                      8
#define gp2_cl49RxEEEStates_l_RX_QUIET                     4
#define gp2_cl49RxEEEStates_l_RX_SLEEP                     2
#define gp2_cl49RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl49RxEEEStates_c
 */
#define gp2_cl49RxEEEStates_c_RX_LINK_FAIL                 5
#define gp2_cl49RxEEEStates_c_RX_WTF                       4
#define gp2_cl49RxEEEStates_c_RX_WAKE                      3
#define gp2_cl49RxEEEStates_c_RX_QUIET                     2
#define gp2_cl49RxEEEStates_c_RX_SLEEP                     1
#define gp2_cl49RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_cl48TxEEEStates_l
 */
#define gp2_cl48TxEEEStates_l_TX_REFRESH                   8
#define gp2_cl48TxEEEStates_l_TX_QUIET                     4
#define gp2_cl48TxEEEStates_l_TX_SLEEP                     2
#define gp2_cl48TxEEEStates_l_TX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl48TxEEEStates_c
 */
#define gp2_cl48TxEEEStates_c_TX_REFRESH                   3
#define gp2_cl48TxEEEStates_c_TX_QUIET                     2
#define gp2_cl48TxEEEStates_c_TX_SLEEP                     1
#define gp2_cl48TxEEEStates_c_TX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_cl48RxEEEStates_l
 */
#define gp2_cl48RxEEEStates_l_RX_LINK_FAIL                 32
#define gp2_cl48RxEEEStates_l_RX_WAKE                      16
#define gp2_cl48RxEEEStates_l_RX_QUIET                     8
#define gp2_cl48RxEEEStates_l_RX_DEACT                     4
#define gp2_cl48RxEEEStates_l_RX_SLEEP                     2
#define gp2_cl48RxEEEStates_l_RX_ACTIVE                    1

/****************************************************************************
 * Enums: gp2_cl48RxEEEStates_c
 */
#define gp2_cl48RxEEEStates_c_RX_LINK_FAIL                 5
#define gp2_cl48RxEEEStates_c_RX_WAKE                      4
#define gp2_cl48RxEEEStates_c_RX_QUIET                     3
#define gp2_cl48RxEEEStates_c_RX_DEACT                     2
#define gp2_cl48RxEEEStates_c_RX_SLEEP                     1
#define gp2_cl48RxEEEStates_c_RX_ACTIVE                    0

/****************************************************************************
 * Enums: gp2_IQP_Options
 */
#define gp2_IQP_Options_i50uA                              0
#define gp2_IQP_Options_i100uA                             1
#define gp2_IQP_Options_i150uA                             2
#define gp2_IQP_Options_i200uA                             3
#define gp2_IQP_Options_i250uA                             4
#define gp2_IQP_Options_i300uA                             5
#define gp2_IQP_Options_i350uA                             6
#define gp2_IQP_Options_i400uA                             7
#define gp2_IQP_Options_i450uA                             8
#define gp2_IQP_Options_i500uA                             9
#define gp2_IQP_Options_i550uA                             10
#define gp2_IQP_Options_i600uA                             11
#define gp2_IQP_Options_i650uA                             12
#define gp2_IQP_Options_i700uA                             13
#define gp2_IQP_Options_i750uA                             14
#define gp2_IQP_Options_i800uA                             15

/****************************************************************************
 * Enums: gp2_IDriver_Options
 */
#define gp2_IDriver_Options_v680mV                         0
#define gp2_IDriver_Options_v730mV                         1
#define gp2_IDriver_Options_v780mV                         2
#define gp2_IDriver_Options_v830mV                         3
#define gp2_IDriver_Options_v880mV                         4
#define gp2_IDriver_Options_v930mV                         5
#define gp2_IDriver_Options_v980mV                         6
#define gp2_IDriver_Options_v1010mV                        7
#define gp2_IDriver_Options_v1040mV                        8
#define gp2_IDriver_Options_v1060mV                        9
#define gp2_IDriver_Options_v1070mV                        10
#define gp2_IDriver_Options_v1080mV                        11
#define gp2_IDriver_Options_v1085mV                        12
#define gp2_IDriver_Options_v1090mV                        13
#define gp2_IDriver_Options_v1095mV                        14
#define gp2_IDriver_Options_v1100mV                        15

/****************************************************************************
 * Enums: gp2_operationModes
 */
#define gp2_operationModes_XGXS                            0
#define gp2_operationModes_XGXG_nCC                        1
#define gp2_operationModes_Indlane_OS8                     4
#define gp2_operationModes_IndLane_OS5                     5
#define gp2_operationModes_PCI                             7
#define gp2_operationModes_XGXS_nLQ                        8
#define gp2_operationModes_XGXS_nLQnCC                     9
#define gp2_operationModes_PBypass                         10
#define gp2_operationModes_PBypass_nDSK                    11
#define gp2_operationModes_ComboCoreMode                   12
#define gp2_operationModes_Clocks_off                      15

/****************************************************************************
 * Enums: gp2_actualSpeeds
 */
#define gp2_actualSpeeds_dr_10M                            0
#define gp2_actualSpeeds_dr_100M                           1
#define gp2_actualSpeeds_dr_1G                             2
#define gp2_actualSpeeds_dr_2p5G                           3
#define gp2_actualSpeeds_dr_5G_X4                          4
#define gp2_actualSpeeds_dr_6G_X4                          5
#define gp2_actualSpeeds_dr_10G_HiG                        6
#define gp2_actualSpeeds_dr_10G_CX4                        7
#define gp2_actualSpeeds_dr_12G_HiG                        8
#define gp2_actualSpeeds_dr_12p5G_X4                       9
#define gp2_actualSpeeds_dr_13G_X4                         10
#define gp2_actualSpeeds_dr_15G_X4                         11
#define gp2_actualSpeeds_dr_16G_X4                         12
#define gp2_actualSpeeds_dr_1G_KX                          13
#define gp2_actualSpeeds_dr_10G_KX4                        14
#define gp2_actualSpeeds_dr_10G_KR                         15
#define gp2_actualSpeeds_dr_5G                             16
#define gp2_actualSpeeds_dr_6p4G                           17
#define gp2_actualSpeeds_dr_20G_X4                         18
#define gp2_actualSpeeds_dr_21G_X4                         19
#define gp2_actualSpeeds_dr_25G_X4                         20
#define gp2_actualSpeeds_dr_10G_HiG_DXGXS                  21
#define gp2_actualSpeeds_dr_10G_DXGXS                      22
#define gp2_actualSpeeds_dr_10p5G_HiG_DXGXS                23
#define gp2_actualSpeeds_dr_10p5G_DXGXS                    24
#define gp2_actualSpeeds_dr_12p773G_HiG_DXGXS              25
#define gp2_actualSpeeds_dr_12p773G_DXGXS                  26
#define gp2_actualSpeeds_dr_10G_XFI                        27
#define gp2_actualSpeeds_dr_40G                            28
#define gp2_actualSpeeds_dr_20G_HiG_DXGXS                  29
#define gp2_actualSpeeds_dr_20G_DXGXS                      30
#define gp2_actualSpeeds_dr_10G_SFI                        31
#define gp2_actualSpeeds_dr_31p5G                          32
#define gp2_actualSpeeds_dr_32p7G                          33
#define gp2_actualSpeeds_dr_20G_SCR                        34
#define gp2_actualSpeeds_dr_10G_HiG_DXGXS_SCR              35
#define gp2_actualSpeeds_dr_10G_DXGXS_SCR                  36
#define gp2_actualSpeeds_dr_12G_R2                         37
#define gp2_actualSpeeds_dr_10G_X2                         38
#define gp2_actualSpeeds_dr_40G_KR4                        39
#define gp2_actualSpeeds_dr_40G_CR4                        40
#define gp2_actualSpeeds_dr_100G_CR10                      41
#define gp2_actualSpeeds_dr_15p75G_DXGXS                   44
#define gp2_actualSpeeds_dr_20G_KR2                        57
#define gp2_actualSpeeds_dr_20G_CR2                        58

/****************************************************************************
 * Enums: gp2_actualSpeedsMisc1
 */
#define gp2_actualSpeedsMisc1_dr_2500BRCM_X1               16
#define gp2_actualSpeedsMisc1_dr_5000BRCM_X4               17
#define gp2_actualSpeedsMisc1_dr_6000BRCM_X4               18
#define gp2_actualSpeedsMisc1_dr_10GHiGig_X4               19
#define gp2_actualSpeedsMisc1_dr_10GBASE_CX4               20
#define gp2_actualSpeedsMisc1_dr_12GHiGig_X4               21
#define gp2_actualSpeedsMisc1_dr_12p5GHiGig_X4             22
#define gp2_actualSpeedsMisc1_dr_13GHiGig_X4               23
#define gp2_actualSpeedsMisc1_dr_15GHiGig_X4               24
#define gp2_actualSpeedsMisc1_dr_16GHiGig_X4               25
#define gp2_actualSpeedsMisc1_dr_5000BRCM_X1               26
#define gp2_actualSpeedsMisc1_dr_6363BRCM_X1               27
#define gp2_actualSpeedsMisc1_dr_20GHiGig_X4               28
#define gp2_actualSpeedsMisc1_dr_21GHiGig_X4               29
#define gp2_actualSpeedsMisc1_dr_25p45GHiGig_X4            30
#define gp2_actualSpeedsMisc1_dr_10G_HiG_DXGXS             31

/****************************************************************************
 * Enums: gp2_IndLaneModes
 */
#define gp2_IndLaneModes_SWSDR_div2                        0
#define gp2_IndLaneModes_SWSDR_div1                        1
#define gp2_IndLaneModes_DWSDR_div2                        2
#define gp2_IndLaneModes_DWSDR_div1                        3

/****************************************************************************
 * Enums: gp2_prbsSelect
 */
#define gp2_prbsSelect_prbs7                               0
#define gp2_prbsSelect_prbs15                              1
#define gp2_prbsSelect_prbs23                              2
#define gp2_prbsSelect_prbs31                              3

/****************************************************************************
 * Enums: gp2_vcoDivider
 */
#define gp2_vcoDivider_div32                               0
#define gp2_vcoDivider_div36                               1
#define gp2_vcoDivider_div40                               2
#define gp2_vcoDivider_div42                               3
#define gp2_vcoDivider_div48                               4
#define gp2_vcoDivider_div50                               5
#define gp2_vcoDivider_div52                               6
#define gp2_vcoDivider_div54                               7
#define gp2_vcoDivider_div60                               8
#define gp2_vcoDivider_div64                               9
#define gp2_vcoDivider_div66                               10
#define gp2_vcoDivider_div68                               11
#define gp2_vcoDivider_div70                               12
#define gp2_vcoDivider_div80                               13
#define gp2_vcoDivider_div92                               14
#define gp2_vcoDivider_div100                              15

/****************************************************************************
 * Enums: gp2_refClkSelect
 */
#define gp2_refClkSelect_clk_25MHz                         0
#define gp2_refClkSelect_clk_100MHz                        1
#define gp2_refClkSelect_clk_125MHz                        2
#define gp2_refClkSelect_clk_156p25MHz                     3
#define gp2_refClkSelect_clk_187p5MHz                      4
#define gp2_refClkSelect_clk_161p25Mhz                     5
#define gp2_refClkSelect_clk_50Mhz                         6
#define gp2_refClkSelect_clk_106p25Mhz                     7

/****************************************************************************
 * Enums: gp2_aerMMDdevTypeSelect
 */
#define gp2_aerMMDdevTypeSelect_combo_core                 0
#define gp2_aerMMDdevTypeSelect_PMA_PMD                    1
#define gp2_aerMMDdevTypeSelect_PCS                        3
#define gp2_aerMMDdevTypeSelect_PHY                        4
#define gp2_aerMMDdevTypeSelect_DTE                        5
#define gp2_aerMMDdevTypeSelect_CL73_AN                    7

/****************************************************************************
 * Enums: gp2_aerMMDportSelect
 */
#define gp2_aerMMDportSelect_ln0                           0
#define gp2_aerMMDportSelect_ln1                           1
#define gp2_aerMMDportSelect_ln2                           2
#define gp2_aerMMDportSelect_ln3                           3
#define gp2_aerMMDportSelect_BCST_ln0_1_2_3                511
#define gp2_aerMMDportSelect_BCST_ln0_1                    512
#define gp2_aerMMDportSelect_BCST_ln2_3                    513

/****************************************************************************
 * Enums: gp2_firmwareModeSelect
 */
#define gp2_firmwareModeSelect_DEFAULT                     0
#define gp2_firmwareModeSelect_SFP_OPT_LR                  1
#define gp2_firmwareModeSelect_SFP_DAC                     2
#define gp2_firmwareModeSelect_XLAUI                       3
#define gp2_firmwareModeSelect_LONG_CH_6G                  4

/****************************************************************************
 * Enums: gp2_tempIdxSelect
 */
#define gp2_tempIdxSelect_LTE__22p9C                       15
#define gp2_tempIdxSelect_LTE__12p6C                       14
#define gp2_tempIdxSelect_LTE__3p0C                        13
#define gp2_tempIdxSelect_LTE_6p7C                         12
#define gp2_tempIdxSelect_LTE_16p4C                        11
#define gp2_tempIdxSelect_LTE_26p6C                        10
#define gp2_tempIdxSelect_LTE_36p3C                        9
#define gp2_tempIdxSelect_LTE_46p0C                        8
#define gp2_tempIdxSelect_LTE_56p2C                        7
#define gp2_tempIdxSelect_LTE_65p9C                        6
#define gp2_tempIdxSelect_LTE_75p6C                        5
#define gp2_tempIdxSelect_LTE_85p3C                        4
#define gp2_tempIdxSelect_LTE_95p5C                        3
#define gp2_tempIdxSelect_LTE_105p2C                       2
#define gp2_tempIdxSelect_LTE_114p9C                       1
#define gp2_tempIdxSelect_LTE_125p1C                       0

/****************************************************************************
 * Enums: ieee_an0_cl36TxEEEStates_l
 */
#define ieee_an0_cl36TxEEEStates_l_TX_REFRESH              8
#define ieee_an0_cl36TxEEEStates_l_TX_QUIET                4
#define ieee_an0_cl36TxEEEStates_l_TX_SLEEP                2
#define ieee_an0_cl36TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl36TxEEEStates_c
 */
#define ieee_an0_cl36TxEEEStates_c_TX_REFRESH              3
#define ieee_an0_cl36TxEEEStates_c_TX_QUIET                2
#define ieee_an0_cl36TxEEEStates_c_TX_SLEEP                1
#define ieee_an0_cl36TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_cl49TxEEEStates_l
 */
#define ieee_an0_cl49TxEEEStates_l_SCR_RESET_2             64
#define ieee_an0_cl49TxEEEStates_l_SCR_RESET_1             32
#define ieee_an0_cl49TxEEEStates_l_TX_WAKE                 16
#define ieee_an0_cl49TxEEEStates_l_TX_REFRESH              8
#define ieee_an0_cl49TxEEEStates_l_TX_QUIET                4
#define ieee_an0_cl49TxEEEStates_l_TX_SLEEP                2
#define ieee_an0_cl49TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl49TxEEEStates_c
 */
#define ieee_an0_cl49TxEEEStates_c_SCR_RESET_2             6
#define ieee_an0_cl49TxEEEStates_c_SCR_RESET_1             5
#define ieee_an0_cl49TxEEEStates_c_TX_WAKE                 4
#define ieee_an0_cl49TxEEEStates_c_TX_REFRESH              3
#define ieee_an0_cl49TxEEEStates_c_TX_QUIET                2
#define ieee_an0_cl49TxEEEStates_c_TX_SLEEP                1
#define ieee_an0_cl49TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_cl36RxEEEStates_l
 */
#define ieee_an0_cl36RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an0_cl36RxEEEStates_l_RX_WTF                  16
#define ieee_an0_cl36RxEEEStates_l_RX_WAKE                 8
#define ieee_an0_cl36RxEEEStates_l_RX_QUIET                4
#define ieee_an0_cl36RxEEEStates_l_RX_SLEEP                2
#define ieee_an0_cl36RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl36RxEEEStates_c
 */
#define ieee_an0_cl36RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an0_cl36RxEEEStates_c_RX_WTF                  4
#define ieee_an0_cl36RxEEEStates_c_RX_WAKE                 3
#define ieee_an0_cl36RxEEEStates_c_RX_QUIET                2
#define ieee_an0_cl36RxEEEStates_c_RX_SLEEP                1
#define ieee_an0_cl36RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_cl49RxEEEStates_l
 */
#define ieee_an0_cl49RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an0_cl49RxEEEStates_l_RX_WTF                  16
#define ieee_an0_cl49RxEEEStates_l_RX_WAKE                 8
#define ieee_an0_cl49RxEEEStates_l_RX_QUIET                4
#define ieee_an0_cl49RxEEEStates_l_RX_SLEEP                2
#define ieee_an0_cl49RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl49RxEEEStates_c
 */
#define ieee_an0_cl49RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an0_cl49RxEEEStates_c_RX_WTF                  4
#define ieee_an0_cl49RxEEEStates_c_RX_WAKE                 3
#define ieee_an0_cl49RxEEEStates_c_RX_QUIET                2
#define ieee_an0_cl49RxEEEStates_c_RX_SLEEP                1
#define ieee_an0_cl49RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_cl48TxEEEStates_l
 */
#define ieee_an0_cl48TxEEEStates_l_TX_REFRESH              8
#define ieee_an0_cl48TxEEEStates_l_TX_QUIET                4
#define ieee_an0_cl48TxEEEStates_l_TX_SLEEP                2
#define ieee_an0_cl48TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl48TxEEEStates_c
 */
#define ieee_an0_cl48TxEEEStates_c_TX_REFRESH              3
#define ieee_an0_cl48TxEEEStates_c_TX_QUIET                2
#define ieee_an0_cl48TxEEEStates_c_TX_SLEEP                1
#define ieee_an0_cl48TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_cl48RxEEEStates_l
 */
#define ieee_an0_cl48RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an0_cl48RxEEEStates_l_RX_WAKE                 16
#define ieee_an0_cl48RxEEEStates_l_RX_QUIET                8
#define ieee_an0_cl48RxEEEStates_l_RX_DEACT                4
#define ieee_an0_cl48RxEEEStates_l_RX_SLEEP                2
#define ieee_an0_cl48RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an0_cl48RxEEEStates_c
 */
#define ieee_an0_cl48RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an0_cl48RxEEEStates_c_RX_WAKE                 4
#define ieee_an0_cl48RxEEEStates_c_RX_QUIET                3
#define ieee_an0_cl48RxEEEStates_c_RX_DEACT                2
#define ieee_an0_cl48RxEEEStates_c_RX_SLEEP                1
#define ieee_an0_cl48RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an0_IQP_Options
 */
#define ieee_an0_IQP_Options_i50uA                         0
#define ieee_an0_IQP_Options_i100uA                        1
#define ieee_an0_IQP_Options_i150uA                        2
#define ieee_an0_IQP_Options_i200uA                        3
#define ieee_an0_IQP_Options_i250uA                        4
#define ieee_an0_IQP_Options_i300uA                        5
#define ieee_an0_IQP_Options_i350uA                        6
#define ieee_an0_IQP_Options_i400uA                        7
#define ieee_an0_IQP_Options_i450uA                        8
#define ieee_an0_IQP_Options_i500uA                        9
#define ieee_an0_IQP_Options_i550uA                        10
#define ieee_an0_IQP_Options_i600uA                        11
#define ieee_an0_IQP_Options_i650uA                        12
#define ieee_an0_IQP_Options_i700uA                        13
#define ieee_an0_IQP_Options_i750uA                        14
#define ieee_an0_IQP_Options_i800uA                        15

/****************************************************************************
 * Enums: ieee_an0_IDriver_Options
 */
#define ieee_an0_IDriver_Options_v680mV                    0
#define ieee_an0_IDriver_Options_v730mV                    1
#define ieee_an0_IDriver_Options_v780mV                    2
#define ieee_an0_IDriver_Options_v830mV                    3
#define ieee_an0_IDriver_Options_v880mV                    4
#define ieee_an0_IDriver_Options_v930mV                    5
#define ieee_an0_IDriver_Options_v980mV                    6
#define ieee_an0_IDriver_Options_v1010mV                   7
#define ieee_an0_IDriver_Options_v1040mV                   8
#define ieee_an0_IDriver_Options_v1060mV                   9
#define ieee_an0_IDriver_Options_v1070mV                   10
#define ieee_an0_IDriver_Options_v1080mV                   11
#define ieee_an0_IDriver_Options_v1085mV                   12
#define ieee_an0_IDriver_Options_v1090mV                   13
#define ieee_an0_IDriver_Options_v1095mV                   14
#define ieee_an0_IDriver_Options_v1100mV                   15

/****************************************************************************
 * Enums: ieee_an0_operationModes
 */
#define ieee_an0_operationModes_XGXS                       0
#define ieee_an0_operationModes_XGXG_nCC                   1
#define ieee_an0_operationModes_Indlane_OS8                4
#define ieee_an0_operationModes_IndLane_OS5                5
#define ieee_an0_operationModes_PCI                        7
#define ieee_an0_operationModes_XGXS_nLQ                   8
#define ieee_an0_operationModes_XGXS_nLQnCC                9
#define ieee_an0_operationModes_PBypass                    10
#define ieee_an0_operationModes_PBypass_nDSK               11
#define ieee_an0_operationModes_ComboCoreMode              12
#define ieee_an0_operationModes_Clocks_off                 15

/****************************************************************************
 * Enums: ieee_an0_actualSpeeds
 */
#define ieee_an0_actualSpeeds_dr_10M                       0
#define ieee_an0_actualSpeeds_dr_100M                      1
#define ieee_an0_actualSpeeds_dr_1G                        2
#define ieee_an0_actualSpeeds_dr_2p5G                      3
#define ieee_an0_actualSpeeds_dr_5G_X4                     4
#define ieee_an0_actualSpeeds_dr_6G_X4                     5
#define ieee_an0_actualSpeeds_dr_10G_HiG                   6
#define ieee_an0_actualSpeeds_dr_10G_CX4                   7
#define ieee_an0_actualSpeeds_dr_12G_HiG                   8
#define ieee_an0_actualSpeeds_dr_12p5G_X4                  9
#define ieee_an0_actualSpeeds_dr_13G_X4                    10
#define ieee_an0_actualSpeeds_dr_15G_X4                    11
#define ieee_an0_actualSpeeds_dr_16G_X4                    12
#define ieee_an0_actualSpeeds_dr_1G_KX                     13
#define ieee_an0_actualSpeeds_dr_10G_KX4                   14
#define ieee_an0_actualSpeeds_dr_10G_KR                    15
#define ieee_an0_actualSpeeds_dr_5G                        16
#define ieee_an0_actualSpeeds_dr_6p4G                      17
#define ieee_an0_actualSpeeds_dr_20G_X4                    18
#define ieee_an0_actualSpeeds_dr_21G_X4                    19
#define ieee_an0_actualSpeeds_dr_25G_X4                    20
#define ieee_an0_actualSpeeds_dr_10G_HiG_DXGXS             21
#define ieee_an0_actualSpeeds_dr_10G_DXGXS                 22
#define ieee_an0_actualSpeeds_dr_10p5G_HiG_DXGXS           23
#define ieee_an0_actualSpeeds_dr_10p5G_DXGXS               24
#define ieee_an0_actualSpeeds_dr_12p773G_HiG_DXGXS         25
#define ieee_an0_actualSpeeds_dr_12p773G_DXGXS             26
#define ieee_an0_actualSpeeds_dr_10G_XFI                   27
#define ieee_an0_actualSpeeds_dr_40G                       28
#define ieee_an0_actualSpeeds_dr_20G_HiG_DXGXS             29
#define ieee_an0_actualSpeeds_dr_20G_DXGXS                 30
#define ieee_an0_actualSpeeds_dr_10G_SFI                   31
#define ieee_an0_actualSpeeds_dr_31p5G                     32
#define ieee_an0_actualSpeeds_dr_32p7G                     33
#define ieee_an0_actualSpeeds_dr_20G_SCR                   34
#define ieee_an0_actualSpeeds_dr_10G_HiG_DXGXS_SCR         35
#define ieee_an0_actualSpeeds_dr_10G_DXGXS_SCR             36
#define ieee_an0_actualSpeeds_dr_12G_R2                    37
#define ieee_an0_actualSpeeds_dr_10G_X2                    38
#define ieee_an0_actualSpeeds_dr_40G_KR4                   39
#define ieee_an0_actualSpeeds_dr_40G_CR4                   40
#define ieee_an0_actualSpeeds_dr_100G_CR10                 41
#define ieee_an0_actualSpeeds_dr_15p75G_DXGXS              44
#define ieee_an0_actualSpeeds_dr_20G_KR2                   57
#define ieee_an0_actualSpeeds_dr_20G_CR2                   58

/****************************************************************************
 * Enums: ieee_an0_actualSpeedsMisc1
 */
#define ieee_an0_actualSpeedsMisc1_dr_2500BRCM_X1          16
#define ieee_an0_actualSpeedsMisc1_dr_5000BRCM_X4          17
#define ieee_an0_actualSpeedsMisc1_dr_6000BRCM_X4          18
#define ieee_an0_actualSpeedsMisc1_dr_10GHiGig_X4          19
#define ieee_an0_actualSpeedsMisc1_dr_10GBASE_CX4          20
#define ieee_an0_actualSpeedsMisc1_dr_12GHiGig_X4          21
#define ieee_an0_actualSpeedsMisc1_dr_12p5GHiGig_X4        22
#define ieee_an0_actualSpeedsMisc1_dr_13GHiGig_X4          23
#define ieee_an0_actualSpeedsMisc1_dr_15GHiGig_X4          24
#define ieee_an0_actualSpeedsMisc1_dr_16GHiGig_X4          25
#define ieee_an0_actualSpeedsMisc1_dr_5000BRCM_X1          26
#define ieee_an0_actualSpeedsMisc1_dr_6363BRCM_X1          27
#define ieee_an0_actualSpeedsMisc1_dr_20GHiGig_X4          28
#define ieee_an0_actualSpeedsMisc1_dr_21GHiGig_X4          29
#define ieee_an0_actualSpeedsMisc1_dr_25p45GHiGig_X4       30
#define ieee_an0_actualSpeedsMisc1_dr_10G_HiG_DXGXS        31

/****************************************************************************
 * Enums: ieee_an0_IndLaneModes
 */
#define ieee_an0_IndLaneModes_SWSDR_div2                   0
#define ieee_an0_IndLaneModes_SWSDR_div1                   1
#define ieee_an0_IndLaneModes_DWSDR_div2                   2
#define ieee_an0_IndLaneModes_DWSDR_div1                   3

/****************************************************************************
 * Enums: ieee_an0_prbsSelect
 */
#define ieee_an0_prbsSelect_prbs7                          0
#define ieee_an0_prbsSelect_prbs15                         1
#define ieee_an0_prbsSelect_prbs23                         2
#define ieee_an0_prbsSelect_prbs31                         3

/****************************************************************************
 * Enums: ieee_an0_vcoDivider
 */
#define ieee_an0_vcoDivider_div32                          0
#define ieee_an0_vcoDivider_div36                          1
#define ieee_an0_vcoDivider_div40                          2
#define ieee_an0_vcoDivider_div42                          3
#define ieee_an0_vcoDivider_div48                          4
#define ieee_an0_vcoDivider_div50                          5
#define ieee_an0_vcoDivider_div52                          6
#define ieee_an0_vcoDivider_div54                          7
#define ieee_an0_vcoDivider_div60                          8
#define ieee_an0_vcoDivider_div64                          9
#define ieee_an0_vcoDivider_div66                          10
#define ieee_an0_vcoDivider_div68                          11
#define ieee_an0_vcoDivider_div70                          12
#define ieee_an0_vcoDivider_div80                          13
#define ieee_an0_vcoDivider_div92                          14
#define ieee_an0_vcoDivider_div100                         15

/****************************************************************************
 * Enums: ieee_an0_refClkSelect
 */
#define ieee_an0_refClkSelect_clk_25MHz                    0
#define ieee_an0_refClkSelect_clk_100MHz                   1
#define ieee_an0_refClkSelect_clk_125MHz                   2
#define ieee_an0_refClkSelect_clk_156p25MHz                3
#define ieee_an0_refClkSelect_clk_187p5MHz                 4
#define ieee_an0_refClkSelect_clk_161p25Mhz                5
#define ieee_an0_refClkSelect_clk_50Mhz                    6
#define ieee_an0_refClkSelect_clk_106p25Mhz                7

/****************************************************************************
 * Enums: ieee_an0_aerMMDdevTypeSelect
 */
#define ieee_an0_aerMMDdevTypeSelect_combo_core            0
#define ieee_an0_aerMMDdevTypeSelect_PMA_PMD               1
#define ieee_an0_aerMMDdevTypeSelect_PCS                   3
#define ieee_an0_aerMMDdevTypeSelect_PHY                   4
#define ieee_an0_aerMMDdevTypeSelect_DTE                   5
#define ieee_an0_aerMMDdevTypeSelect_CL73_AN               7

/****************************************************************************
 * Enums: ieee_an0_aerMMDportSelect
 */
#define ieee_an0_aerMMDportSelect_ln0                      0
#define ieee_an0_aerMMDportSelect_ln1                      1
#define ieee_an0_aerMMDportSelect_ln2                      2
#define ieee_an0_aerMMDportSelect_ln3                      3
#define ieee_an0_aerMMDportSelect_BCST_ln0_1_2_3           511
#define ieee_an0_aerMMDportSelect_BCST_ln0_1               512
#define ieee_an0_aerMMDportSelect_BCST_ln2_3               513

/****************************************************************************
 * Enums: ieee_an0_firmwareModeSelect
 */
#define ieee_an0_firmwareModeSelect_DEFAULT                0
#define ieee_an0_firmwareModeSelect_SFP_OPT_LR             1
#define ieee_an0_firmwareModeSelect_SFP_DAC                2
#define ieee_an0_firmwareModeSelect_XLAUI                  3
#define ieee_an0_firmwareModeSelect_LONG_CH_6G             4

/****************************************************************************
 * Enums: ieee_an0_tempIdxSelect
 */
#define ieee_an0_tempIdxSelect_LTE__22p9C                  15
#define ieee_an0_tempIdxSelect_LTE__12p6C                  14
#define ieee_an0_tempIdxSelect_LTE__3p0C                   13
#define ieee_an0_tempIdxSelect_LTE_6p7C                    12
#define ieee_an0_tempIdxSelect_LTE_16p4C                   11
#define ieee_an0_tempIdxSelect_LTE_26p6C                   10
#define ieee_an0_tempIdxSelect_LTE_36p3C                   9
#define ieee_an0_tempIdxSelect_LTE_46p0C                   8
#define ieee_an0_tempIdxSelect_LTE_56p2C                   7
#define ieee_an0_tempIdxSelect_LTE_65p9C                   6
#define ieee_an0_tempIdxSelect_LTE_75p6C                   5
#define ieee_an0_tempIdxSelect_LTE_85p3C                   4
#define ieee_an0_tempIdxSelect_LTE_95p5C                   3
#define ieee_an0_tempIdxSelect_LTE_105p2C                  2
#define ieee_an0_tempIdxSelect_LTE_114p9C                  1
#define ieee_an0_tempIdxSelect_LTE_125p1C                  0

/****************************************************************************
 * Enums: ieee_an3_cl36TxEEEStates_l
 */
#define ieee_an3_cl36TxEEEStates_l_TX_REFRESH              8
#define ieee_an3_cl36TxEEEStates_l_TX_QUIET                4
#define ieee_an3_cl36TxEEEStates_l_TX_SLEEP                2
#define ieee_an3_cl36TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl36TxEEEStates_c
 */
#define ieee_an3_cl36TxEEEStates_c_TX_REFRESH              3
#define ieee_an3_cl36TxEEEStates_c_TX_QUIET                2
#define ieee_an3_cl36TxEEEStates_c_TX_SLEEP                1
#define ieee_an3_cl36TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_cl49TxEEEStates_l
 */
#define ieee_an3_cl49TxEEEStates_l_SCR_RESET_2             64
#define ieee_an3_cl49TxEEEStates_l_SCR_RESET_1             32
#define ieee_an3_cl49TxEEEStates_l_TX_WAKE                 16
#define ieee_an3_cl49TxEEEStates_l_TX_REFRESH              8
#define ieee_an3_cl49TxEEEStates_l_TX_QUIET                4
#define ieee_an3_cl49TxEEEStates_l_TX_SLEEP                2
#define ieee_an3_cl49TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl49TxEEEStates_c
 */
#define ieee_an3_cl49TxEEEStates_c_SCR_RESET_2             6
#define ieee_an3_cl49TxEEEStates_c_SCR_RESET_1             5
#define ieee_an3_cl49TxEEEStates_c_TX_WAKE                 4
#define ieee_an3_cl49TxEEEStates_c_TX_REFRESH              3
#define ieee_an3_cl49TxEEEStates_c_TX_QUIET                2
#define ieee_an3_cl49TxEEEStates_c_TX_SLEEP                1
#define ieee_an3_cl49TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_cl36RxEEEStates_l
 */
#define ieee_an3_cl36RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an3_cl36RxEEEStates_l_RX_WTF                  16
#define ieee_an3_cl36RxEEEStates_l_RX_WAKE                 8
#define ieee_an3_cl36RxEEEStates_l_RX_QUIET                4
#define ieee_an3_cl36RxEEEStates_l_RX_SLEEP                2
#define ieee_an3_cl36RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl36RxEEEStates_c
 */
#define ieee_an3_cl36RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an3_cl36RxEEEStates_c_RX_WTF                  4
#define ieee_an3_cl36RxEEEStates_c_RX_WAKE                 3
#define ieee_an3_cl36RxEEEStates_c_RX_QUIET                2
#define ieee_an3_cl36RxEEEStates_c_RX_SLEEP                1
#define ieee_an3_cl36RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_cl49RxEEEStates_l
 */
#define ieee_an3_cl49RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an3_cl49RxEEEStates_l_RX_WTF                  16
#define ieee_an3_cl49RxEEEStates_l_RX_WAKE                 8
#define ieee_an3_cl49RxEEEStates_l_RX_QUIET                4
#define ieee_an3_cl49RxEEEStates_l_RX_SLEEP                2
#define ieee_an3_cl49RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl49RxEEEStates_c
 */
#define ieee_an3_cl49RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an3_cl49RxEEEStates_c_RX_WTF                  4
#define ieee_an3_cl49RxEEEStates_c_RX_WAKE                 3
#define ieee_an3_cl49RxEEEStates_c_RX_QUIET                2
#define ieee_an3_cl49RxEEEStates_c_RX_SLEEP                1
#define ieee_an3_cl49RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_cl48TxEEEStates_l
 */
#define ieee_an3_cl48TxEEEStates_l_TX_REFRESH              8
#define ieee_an3_cl48TxEEEStates_l_TX_QUIET                4
#define ieee_an3_cl48TxEEEStates_l_TX_SLEEP                2
#define ieee_an3_cl48TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl48TxEEEStates_c
 */
#define ieee_an3_cl48TxEEEStates_c_TX_REFRESH              3
#define ieee_an3_cl48TxEEEStates_c_TX_QUIET                2
#define ieee_an3_cl48TxEEEStates_c_TX_SLEEP                1
#define ieee_an3_cl48TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_cl48RxEEEStates_l
 */
#define ieee_an3_cl48RxEEEStates_l_RX_LINK_FAIL            32
#define ieee_an3_cl48RxEEEStates_l_RX_WAKE                 16
#define ieee_an3_cl48RxEEEStates_l_RX_QUIET                8
#define ieee_an3_cl48RxEEEStates_l_RX_DEACT                4
#define ieee_an3_cl48RxEEEStates_l_RX_SLEEP                2
#define ieee_an3_cl48RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: ieee_an3_cl48RxEEEStates_c
 */
#define ieee_an3_cl48RxEEEStates_c_RX_LINK_FAIL            5
#define ieee_an3_cl48RxEEEStates_c_RX_WAKE                 4
#define ieee_an3_cl48RxEEEStates_c_RX_QUIET                3
#define ieee_an3_cl48RxEEEStates_c_RX_DEACT                2
#define ieee_an3_cl48RxEEEStates_c_RX_SLEEP                1
#define ieee_an3_cl48RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: ieee_an3_IQP_Options
 */
#define ieee_an3_IQP_Options_i50uA                         0
#define ieee_an3_IQP_Options_i100uA                        1
#define ieee_an3_IQP_Options_i150uA                        2
#define ieee_an3_IQP_Options_i200uA                        3
#define ieee_an3_IQP_Options_i250uA                        4
#define ieee_an3_IQP_Options_i300uA                        5
#define ieee_an3_IQP_Options_i350uA                        6
#define ieee_an3_IQP_Options_i400uA                        7
#define ieee_an3_IQP_Options_i450uA                        8
#define ieee_an3_IQP_Options_i500uA                        9
#define ieee_an3_IQP_Options_i550uA                        10
#define ieee_an3_IQP_Options_i600uA                        11
#define ieee_an3_IQP_Options_i650uA                        12
#define ieee_an3_IQP_Options_i700uA                        13
#define ieee_an3_IQP_Options_i750uA                        14
#define ieee_an3_IQP_Options_i800uA                        15

/****************************************************************************
 * Enums: ieee_an3_IDriver_Options
 */
#define ieee_an3_IDriver_Options_v680mV                    0
#define ieee_an3_IDriver_Options_v730mV                    1
#define ieee_an3_IDriver_Options_v780mV                    2
#define ieee_an3_IDriver_Options_v830mV                    3
#define ieee_an3_IDriver_Options_v880mV                    4
#define ieee_an3_IDriver_Options_v930mV                    5
#define ieee_an3_IDriver_Options_v980mV                    6
#define ieee_an3_IDriver_Options_v1010mV                   7
#define ieee_an3_IDriver_Options_v1040mV                   8
#define ieee_an3_IDriver_Options_v1060mV                   9
#define ieee_an3_IDriver_Options_v1070mV                   10
#define ieee_an3_IDriver_Options_v1080mV                   11
#define ieee_an3_IDriver_Options_v1085mV                   12
#define ieee_an3_IDriver_Options_v1090mV                   13
#define ieee_an3_IDriver_Options_v1095mV                   14
#define ieee_an3_IDriver_Options_v1100mV                   15

/****************************************************************************
 * Enums: ieee_an3_operationModes
 */
#define ieee_an3_operationModes_XGXS                       0
#define ieee_an3_operationModes_XGXG_nCC                   1
#define ieee_an3_operationModes_Indlane_OS8                4
#define ieee_an3_operationModes_IndLane_OS5                5
#define ieee_an3_operationModes_PCI                        7
#define ieee_an3_operationModes_XGXS_nLQ                   8
#define ieee_an3_operationModes_XGXS_nLQnCC                9
#define ieee_an3_operationModes_PBypass                    10
#define ieee_an3_operationModes_PBypass_nDSK               11
#define ieee_an3_operationModes_ComboCoreMode              12
#define ieee_an3_operationModes_Clocks_off                 15

/****************************************************************************
 * Enums: ieee_an3_actualSpeeds
 */
#define ieee_an3_actualSpeeds_dr_10M                       0
#define ieee_an3_actualSpeeds_dr_100M                      1
#define ieee_an3_actualSpeeds_dr_1G                        2
#define ieee_an3_actualSpeeds_dr_2p5G                      3
#define ieee_an3_actualSpeeds_dr_5G_X4                     4
#define ieee_an3_actualSpeeds_dr_6G_X4                     5
#define ieee_an3_actualSpeeds_dr_10G_HiG                   6
#define ieee_an3_actualSpeeds_dr_10G_CX4                   7
#define ieee_an3_actualSpeeds_dr_12G_HiG                   8
#define ieee_an3_actualSpeeds_dr_12p5G_X4                  9
#define ieee_an3_actualSpeeds_dr_13G_X4                    10
#define ieee_an3_actualSpeeds_dr_15G_X4                    11
#define ieee_an3_actualSpeeds_dr_16G_X4                    12
#define ieee_an3_actualSpeeds_dr_1G_KX                     13
#define ieee_an3_actualSpeeds_dr_10G_KX4                   14
#define ieee_an3_actualSpeeds_dr_10G_KR                    15
#define ieee_an3_actualSpeeds_dr_5G                        16
#define ieee_an3_actualSpeeds_dr_6p4G                      17
#define ieee_an3_actualSpeeds_dr_20G_X4                    18
#define ieee_an3_actualSpeeds_dr_21G_X4                    19
#define ieee_an3_actualSpeeds_dr_25G_X4                    20
#define ieee_an3_actualSpeeds_dr_10G_HiG_DXGXS             21
#define ieee_an3_actualSpeeds_dr_10G_DXGXS                 22
#define ieee_an3_actualSpeeds_dr_10p5G_HiG_DXGXS           23
#define ieee_an3_actualSpeeds_dr_10p5G_DXGXS               24
#define ieee_an3_actualSpeeds_dr_12p773G_HiG_DXGXS         25
#define ieee_an3_actualSpeeds_dr_12p773G_DXGXS             26
#define ieee_an3_actualSpeeds_dr_10G_XFI                   27
#define ieee_an3_actualSpeeds_dr_40G                       28
#define ieee_an3_actualSpeeds_dr_20G_HiG_DXGXS             29
#define ieee_an3_actualSpeeds_dr_20G_DXGXS                 30
#define ieee_an3_actualSpeeds_dr_10G_SFI                   31
#define ieee_an3_actualSpeeds_dr_31p5G                     32
#define ieee_an3_actualSpeeds_dr_32p7G                     33
#define ieee_an3_actualSpeeds_dr_20G_SCR                   34
#define ieee_an3_actualSpeeds_dr_10G_HiG_DXGXS_SCR         35
#define ieee_an3_actualSpeeds_dr_10G_DXGXS_SCR             36
#define ieee_an3_actualSpeeds_dr_12G_R2                    37
#define ieee_an3_actualSpeeds_dr_10G_X2                    38
#define ieee_an3_actualSpeeds_dr_40G_KR4                   39
#define ieee_an3_actualSpeeds_dr_40G_CR4                   40
#define ieee_an3_actualSpeeds_dr_100G_CR10                 41
#define ieee_an3_actualSpeeds_dr_15p75G_DXGXS              44
#define ieee_an3_actualSpeeds_dr_20G_KR2                   57
#define ieee_an3_actualSpeeds_dr_20G_CR2                   58

/****************************************************************************
 * Enums: ieee_an3_actualSpeedsMisc1
 */
#define ieee_an3_actualSpeedsMisc1_dr_2500BRCM_X1          16
#define ieee_an3_actualSpeedsMisc1_dr_5000BRCM_X4          17
#define ieee_an3_actualSpeedsMisc1_dr_6000BRCM_X4          18
#define ieee_an3_actualSpeedsMisc1_dr_10GHiGig_X4          19
#define ieee_an3_actualSpeedsMisc1_dr_10GBASE_CX4          20
#define ieee_an3_actualSpeedsMisc1_dr_12GHiGig_X4          21
#define ieee_an3_actualSpeedsMisc1_dr_12p5GHiGig_X4        22
#define ieee_an3_actualSpeedsMisc1_dr_13GHiGig_X4          23
#define ieee_an3_actualSpeedsMisc1_dr_15GHiGig_X4          24
#define ieee_an3_actualSpeedsMisc1_dr_16GHiGig_X4          25
#define ieee_an3_actualSpeedsMisc1_dr_5000BRCM_X1          26
#define ieee_an3_actualSpeedsMisc1_dr_6363BRCM_X1          27
#define ieee_an3_actualSpeedsMisc1_dr_20GHiGig_X4          28
#define ieee_an3_actualSpeedsMisc1_dr_21GHiGig_X4          29
#define ieee_an3_actualSpeedsMisc1_dr_25p45GHiGig_X4       30
#define ieee_an3_actualSpeedsMisc1_dr_10G_HiG_DXGXS        31

/****************************************************************************
 * Enums: ieee_an3_IndLaneModes
 */
#define ieee_an3_IndLaneModes_SWSDR_div2                   0
#define ieee_an3_IndLaneModes_SWSDR_div1                   1
#define ieee_an3_IndLaneModes_DWSDR_div2                   2
#define ieee_an3_IndLaneModes_DWSDR_div1                   3

/****************************************************************************
 * Enums: ieee_an3_prbsSelect
 */
#define ieee_an3_prbsSelect_prbs7                          0
#define ieee_an3_prbsSelect_prbs15                         1
#define ieee_an3_prbsSelect_prbs23                         2
#define ieee_an3_prbsSelect_prbs31                         3

/****************************************************************************
 * Enums: ieee_an3_vcoDivider
 */
#define ieee_an3_vcoDivider_div32                          0
#define ieee_an3_vcoDivider_div36                          1
#define ieee_an3_vcoDivider_div40                          2
#define ieee_an3_vcoDivider_div42                          3
#define ieee_an3_vcoDivider_div48                          4
#define ieee_an3_vcoDivider_div50                          5
#define ieee_an3_vcoDivider_div52                          6
#define ieee_an3_vcoDivider_div54                          7
#define ieee_an3_vcoDivider_div60                          8
#define ieee_an3_vcoDivider_div64                          9
#define ieee_an3_vcoDivider_div66                          10
#define ieee_an3_vcoDivider_div68                          11
#define ieee_an3_vcoDivider_div70                          12
#define ieee_an3_vcoDivider_div80                          13
#define ieee_an3_vcoDivider_div92                          14
#define ieee_an3_vcoDivider_div100                         15

/****************************************************************************
 * Enums: ieee_an3_refClkSelect
 */
#define ieee_an3_refClkSelect_clk_25MHz                    0
#define ieee_an3_refClkSelect_clk_100MHz                   1
#define ieee_an3_refClkSelect_clk_125MHz                   2
#define ieee_an3_refClkSelect_clk_156p25MHz                3
#define ieee_an3_refClkSelect_clk_187p5MHz                 4
#define ieee_an3_refClkSelect_clk_161p25Mhz                5
#define ieee_an3_refClkSelect_clk_50Mhz                    6
#define ieee_an3_refClkSelect_clk_106p25Mhz                7

/****************************************************************************
 * Enums: ieee_an3_aerMMDdevTypeSelect
 */
#define ieee_an3_aerMMDdevTypeSelect_combo_core            0
#define ieee_an3_aerMMDdevTypeSelect_PMA_PMD               1
#define ieee_an3_aerMMDdevTypeSelect_PCS                   3
#define ieee_an3_aerMMDdevTypeSelect_PHY                   4
#define ieee_an3_aerMMDdevTypeSelect_DTE                   5
#define ieee_an3_aerMMDdevTypeSelect_CL73_AN               7

/****************************************************************************
 * Enums: ieee_an3_aerMMDportSelect
 */
#define ieee_an3_aerMMDportSelect_ln0                      0
#define ieee_an3_aerMMDportSelect_ln1                      1
#define ieee_an3_aerMMDportSelect_ln2                      2
#define ieee_an3_aerMMDportSelect_ln3                      3
#define ieee_an3_aerMMDportSelect_BCST_ln0_1_2_3           511
#define ieee_an3_aerMMDportSelect_BCST_ln0_1               512
#define ieee_an3_aerMMDportSelect_BCST_ln2_3               513

/****************************************************************************
 * Enums: ieee_an3_firmwareModeSelect
 */
#define ieee_an3_firmwareModeSelect_DEFAULT                0
#define ieee_an3_firmwareModeSelect_SFP_OPT_LR             1
#define ieee_an3_firmwareModeSelect_SFP_DAC                2
#define ieee_an3_firmwareModeSelect_XLAUI                  3
#define ieee_an3_firmwareModeSelect_LONG_CH_6G             4

/****************************************************************************
 * Enums: ieee_an3_tempIdxSelect
 */
#define ieee_an3_tempIdxSelect_LTE__22p9C                  15
#define ieee_an3_tempIdxSelect_LTE__12p6C                  14
#define ieee_an3_tempIdxSelect_LTE__3p0C                   13
#define ieee_an3_tempIdxSelect_LTE_6p7C                    12
#define ieee_an3_tempIdxSelect_LTE_16p4C                   11
#define ieee_an3_tempIdxSelect_LTE_26p6C                   10
#define ieee_an3_tempIdxSelect_LTE_36p3C                   9
#define ieee_an3_tempIdxSelect_LTE_46p0C                   8
#define ieee_an3_tempIdxSelect_LTE_56p2C                   7
#define ieee_an3_tempIdxSelect_LTE_65p9C                   6
#define ieee_an3_tempIdxSelect_LTE_75p6C                   5
#define ieee_an3_tempIdxSelect_LTE_85p3C                   4
#define ieee_an3_tempIdxSelect_LTE_95p5C                   3
#define ieee_an3_tempIdxSelect_LTE_105p2C                  2
#define ieee_an3_tempIdxSelect_LTE_114p9C                  1
#define ieee_an3_tempIdxSelect_LTE_125p1C                  0

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_l
 */
#define main0_cl36TxEEEStates_l_TX_REFRESH                 8
#define main0_cl36TxEEEStates_l_TX_QUIET                   4
#define main0_cl36TxEEEStates_l_TX_SLEEP                   2
#define main0_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_c
 */
#define main0_cl36TxEEEStates_c_TX_REFRESH                 3
#define main0_cl36TxEEEStates_c_TX_QUIET                   2
#define main0_cl36TxEEEStates_c_TX_SLEEP                   1
#define main0_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_l
 */
#define main0_cl49TxEEEStates_l_SCR_RESET_2                64
#define main0_cl49TxEEEStates_l_SCR_RESET_1                32
#define main0_cl49TxEEEStates_l_TX_WAKE                    16
#define main0_cl49TxEEEStates_l_TX_REFRESH                 8
#define main0_cl49TxEEEStates_l_TX_QUIET                   4
#define main0_cl49TxEEEStates_l_TX_SLEEP                   2
#define main0_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_c
 */
#define main0_cl49TxEEEStates_c_SCR_RESET_2                6
#define main0_cl49TxEEEStates_c_SCR_RESET_1                5
#define main0_cl49TxEEEStates_c_TX_WAKE                    4
#define main0_cl49TxEEEStates_c_TX_REFRESH                 3
#define main0_cl49TxEEEStates_c_TX_QUIET                   2
#define main0_cl49TxEEEStates_c_TX_SLEEP                   1
#define main0_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_l
 */
#define main0_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl36RxEEEStates_l_RX_WTF                     16
#define main0_cl36RxEEEStates_l_RX_WAKE                    8
#define main0_cl36RxEEEStates_l_RX_QUIET                   4
#define main0_cl36RxEEEStates_l_RX_SLEEP                   2
#define main0_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_c
 */
#define main0_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl36RxEEEStates_c_RX_WTF                     4
#define main0_cl36RxEEEStates_c_RX_WAKE                    3
#define main0_cl36RxEEEStates_c_RX_QUIET                   2
#define main0_cl36RxEEEStates_c_RX_SLEEP                   1
#define main0_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_l
 */
#define main0_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl49RxEEEStates_l_RX_WTF                     16
#define main0_cl49RxEEEStates_l_RX_WAKE                    8
#define main0_cl49RxEEEStates_l_RX_QUIET                   4
#define main0_cl49RxEEEStates_l_RX_SLEEP                   2
#define main0_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_c
 */
#define main0_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl49RxEEEStates_c_RX_WTF                     4
#define main0_cl49RxEEEStates_c_RX_WAKE                    3
#define main0_cl49RxEEEStates_c_RX_QUIET                   2
#define main0_cl49RxEEEStates_c_RX_SLEEP                   1
#define main0_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_l
 */
#define main0_cl48TxEEEStates_l_TX_REFRESH                 8
#define main0_cl48TxEEEStates_l_TX_QUIET                   4
#define main0_cl48TxEEEStates_l_TX_SLEEP                   2
#define main0_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_c
 */
#define main0_cl48TxEEEStates_c_TX_REFRESH                 3
#define main0_cl48TxEEEStates_c_TX_QUIET                   2
#define main0_cl48TxEEEStates_c_TX_SLEEP                   1
#define main0_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_l
 */
#define main0_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl48RxEEEStates_l_RX_WAKE                    16
#define main0_cl48RxEEEStates_l_RX_QUIET                   8
#define main0_cl48RxEEEStates_l_RX_DEACT                   4
#define main0_cl48RxEEEStates_l_RX_SLEEP                   2
#define main0_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_c
 */
#define main0_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl48RxEEEStates_c_RX_WAKE                    4
#define main0_cl48RxEEEStates_c_RX_QUIET                   3
#define main0_cl48RxEEEStates_c_RX_DEACT                   2
#define main0_cl48RxEEEStates_c_RX_SLEEP                   1
#define main0_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_IQP_Options
 */
#define main0_IQP_Options_i50uA                            0
#define main0_IQP_Options_i100uA                           1
#define main0_IQP_Options_i150uA                           2
#define main0_IQP_Options_i200uA                           3
#define main0_IQP_Options_i250uA                           4
#define main0_IQP_Options_i300uA                           5
#define main0_IQP_Options_i350uA                           6
#define main0_IQP_Options_i400uA                           7
#define main0_IQP_Options_i450uA                           8
#define main0_IQP_Options_i500uA                           9
#define main0_IQP_Options_i550uA                           10
#define main0_IQP_Options_i600uA                           11
#define main0_IQP_Options_i650uA                           12
#define main0_IQP_Options_i700uA                           13
#define main0_IQP_Options_i750uA                           14
#define main0_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: main0_IDriver_Options
 */
#define main0_IDriver_Options_v680mV                       0
#define main0_IDriver_Options_v730mV                       1
#define main0_IDriver_Options_v780mV                       2
#define main0_IDriver_Options_v830mV                       3
#define main0_IDriver_Options_v880mV                       4
#define main0_IDriver_Options_v930mV                       5
#define main0_IDriver_Options_v980mV                       6
#define main0_IDriver_Options_v1010mV                      7
#define main0_IDriver_Options_v1040mV                      8
#define main0_IDriver_Options_v1060mV                      9
#define main0_IDriver_Options_v1070mV                      10
#define main0_IDriver_Options_v1080mV                      11
#define main0_IDriver_Options_v1085mV                      12
#define main0_IDriver_Options_v1090mV                      13
#define main0_IDriver_Options_v1095mV                      14
#define main0_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: main0_operationModes
 */
#define main0_operationModes_XGXS                          0
#define main0_operationModes_XGXG_nCC                      1
#define main0_operationModes_Indlane_OS8                   4
#define main0_operationModes_IndLane_OS5                   5
#define main0_operationModes_PCI                           7
#define main0_operationModes_XGXS_nLQ                      8
#define main0_operationModes_XGXS_nLQnCC                   9
#define main0_operationModes_PBypass                       10
#define main0_operationModes_PBypass_nDSK                  11
#define main0_operationModes_ComboCoreMode                 12
#define main0_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: main0_actualSpeeds
 */
#define main0_actualSpeeds_dr_10M                          0
#define main0_actualSpeeds_dr_100M                         1
#define main0_actualSpeeds_dr_1G                           2
#define main0_actualSpeeds_dr_2p5G                         3
#define main0_actualSpeeds_dr_5G_X4                        4
#define main0_actualSpeeds_dr_6G_X4                        5
#define main0_actualSpeeds_dr_10G_HiG                      6
#define main0_actualSpeeds_dr_10G_CX4                      7
#define main0_actualSpeeds_dr_12G_HiG                      8
#define main0_actualSpeeds_dr_12p5G_X4                     9
#define main0_actualSpeeds_dr_13G_X4                       10
#define main0_actualSpeeds_dr_15G_X4                       11
#define main0_actualSpeeds_dr_16G_X4                       12
#define main0_actualSpeeds_dr_1G_KX                        13
#define main0_actualSpeeds_dr_10G_KX4                      14
#define main0_actualSpeeds_dr_10G_KR                       15
#define main0_actualSpeeds_dr_5G                           16
#define main0_actualSpeeds_dr_6p4G                         17
#define main0_actualSpeeds_dr_20G_X4                       18
#define main0_actualSpeeds_dr_21G_X4                       19
#define main0_actualSpeeds_dr_25G_X4                       20
#define main0_actualSpeeds_dr_10G_HiG_DXGXS                21
#define main0_actualSpeeds_dr_10G_DXGXS                    22
#define main0_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define main0_actualSpeeds_dr_10p5G_DXGXS                  24
#define main0_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define main0_actualSpeeds_dr_12p773G_DXGXS                26
#define main0_actualSpeeds_dr_10G_XFI                      27
#define main0_actualSpeeds_dr_40G                          28
#define main0_actualSpeeds_dr_20G_HiG_DXGXS                29
#define main0_actualSpeeds_dr_20G_DXGXS                    30
#define main0_actualSpeeds_dr_10G_SFI                      31
#define main0_actualSpeeds_dr_31p5G                        32
#define main0_actualSpeeds_dr_32p7G                        33
#define main0_actualSpeeds_dr_20G_SCR                      34
#define main0_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define main0_actualSpeeds_dr_10G_DXGXS_SCR                36
#define main0_actualSpeeds_dr_12G_R2                       37
#define main0_actualSpeeds_dr_10G_X2                       38
#define main0_actualSpeeds_dr_40G_KR4                      39
#define main0_actualSpeeds_dr_40G_CR4                      40
#define main0_actualSpeeds_dr_100G_CR10                    41
#define main0_actualSpeeds_dr_15p75G_DXGXS                 44
#define main0_actualSpeeds_dr_20G_KR2                      57
#define main0_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: main0_actualSpeedsMisc1
 */
#define main0_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define main0_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define main0_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define main0_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define main0_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define main0_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define main0_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define main0_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define main0_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define main0_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define main0_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define main0_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define main0_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define main0_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define main0_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define main0_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: main0_IndLaneModes
 */
#define main0_IndLaneModes_SWSDR_div2                      0
#define main0_IndLaneModes_SWSDR_div1                      1
#define main0_IndLaneModes_DWSDR_div2                      2
#define main0_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: main0_prbsSelect
 */
#define main0_prbsSelect_prbs7                             0
#define main0_prbsSelect_prbs15                            1
#define main0_prbsSelect_prbs23                            2
#define main0_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: main0_vcoDivider
 */
#define main0_vcoDivider_div32                             0
#define main0_vcoDivider_div36                             1
#define main0_vcoDivider_div40                             2
#define main0_vcoDivider_div42                             3
#define main0_vcoDivider_div48                             4
#define main0_vcoDivider_div50                             5
#define main0_vcoDivider_div52                             6
#define main0_vcoDivider_div54                             7
#define main0_vcoDivider_div60                             8
#define main0_vcoDivider_div64                             9
#define main0_vcoDivider_div66                             10
#define main0_vcoDivider_div68                             11
#define main0_vcoDivider_div70                             12
#define main0_vcoDivider_div80                             13
#define main0_vcoDivider_div92                             14
#define main0_vcoDivider_div100                            15

/****************************************************************************
 * Enums: main0_refClkSelect
 */
#define main0_refClkSelect_clk_25MHz                       0
#define main0_refClkSelect_clk_100MHz                      1
#define main0_refClkSelect_clk_125MHz                      2
#define main0_refClkSelect_clk_156p25MHz                   3
#define main0_refClkSelect_clk_187p5MHz                    4
#define main0_refClkSelect_clk_161p25Mhz                   5
#define main0_refClkSelect_clk_50Mhz                       6
#define main0_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: main0_aerMMDdevTypeSelect
 */
#define main0_aerMMDdevTypeSelect_combo_core               0
#define main0_aerMMDdevTypeSelect_PMA_PMD                  1
#define main0_aerMMDdevTypeSelect_PCS                      3
#define main0_aerMMDdevTypeSelect_PHY                      4
#define main0_aerMMDdevTypeSelect_DTE                      5
#define main0_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: main0_aerMMDportSelect
 */
#define main0_aerMMDportSelect_ln0                         0
#define main0_aerMMDportSelect_ln1                         1
#define main0_aerMMDportSelect_ln2                         2
#define main0_aerMMDportSelect_ln3                         3
#define main0_aerMMDportSelect_BCST_ln0_1_2_3              511
#define main0_aerMMDportSelect_BCST_ln0_1                  512
#define main0_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: main0_firmwareModeSelect
 */
#define main0_firmwareModeSelect_DEFAULT                   0
#define main0_firmwareModeSelect_SFP_OPT_LR                1
#define main0_firmwareModeSelect_SFP_DAC                   2
#define main0_firmwareModeSelect_XLAUI                     3
#define main0_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: main0_tempIdxSelect
 */
#define main0_tempIdxSelect_LTE__22p9C                     15
#define main0_tempIdxSelect_LTE__12p6C                     14
#define main0_tempIdxSelect_LTE__3p0C                      13
#define main0_tempIdxSelect_LTE_6p7C                       12
#define main0_tempIdxSelect_LTE_16p4C                      11
#define main0_tempIdxSelect_LTE_26p6C                      10
#define main0_tempIdxSelect_LTE_36p3C                      9
#define main0_tempIdxSelect_LTE_46p0C                      8
#define main0_tempIdxSelect_LTE_56p2C                      7
#define main0_tempIdxSelect_LTE_65p9C                      6
#define main0_tempIdxSelect_LTE_75p6C                      5
#define main0_tempIdxSelect_LTE_85p3C                      4
#define main0_tempIdxSelect_LTE_95p5C                      3
#define main0_tempIdxSelect_LTE_105p2C                     2
#define main0_tempIdxSelect_LTE_114p9C                     1
#define main0_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: microtmp2_cl36TxEEEStates_l
 */
#define microtmp2_cl36TxEEEStates_l_TX_REFRESH             8
#define microtmp2_cl36TxEEEStates_l_TX_QUIET               4
#define microtmp2_cl36TxEEEStates_l_TX_SLEEP               2
#define microtmp2_cl36TxEEEStates_l_TX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl36TxEEEStates_c
 */
#define microtmp2_cl36TxEEEStates_c_TX_REFRESH             3
#define microtmp2_cl36TxEEEStates_c_TX_QUIET               2
#define microtmp2_cl36TxEEEStates_c_TX_SLEEP               1
#define microtmp2_cl36TxEEEStates_c_TX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_cl49TxEEEStates_l
 */
#define microtmp2_cl49TxEEEStates_l_SCR_RESET_2            64
#define microtmp2_cl49TxEEEStates_l_SCR_RESET_1            32
#define microtmp2_cl49TxEEEStates_l_TX_WAKE                16
#define microtmp2_cl49TxEEEStates_l_TX_REFRESH             8
#define microtmp2_cl49TxEEEStates_l_TX_QUIET               4
#define microtmp2_cl49TxEEEStates_l_TX_SLEEP               2
#define microtmp2_cl49TxEEEStates_l_TX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl49TxEEEStates_c
 */
#define microtmp2_cl49TxEEEStates_c_SCR_RESET_2            6
#define microtmp2_cl49TxEEEStates_c_SCR_RESET_1            5
#define microtmp2_cl49TxEEEStates_c_TX_WAKE                4
#define microtmp2_cl49TxEEEStates_c_TX_REFRESH             3
#define microtmp2_cl49TxEEEStates_c_TX_QUIET               2
#define microtmp2_cl49TxEEEStates_c_TX_SLEEP               1
#define microtmp2_cl49TxEEEStates_c_TX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_cl36RxEEEStates_l
 */
#define microtmp2_cl36RxEEEStates_l_RX_LINK_FAIL           32
#define microtmp2_cl36RxEEEStates_l_RX_WTF                 16
#define microtmp2_cl36RxEEEStates_l_RX_WAKE                8
#define microtmp2_cl36RxEEEStates_l_RX_QUIET               4
#define microtmp2_cl36RxEEEStates_l_RX_SLEEP               2
#define microtmp2_cl36RxEEEStates_l_RX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl36RxEEEStates_c
 */
#define microtmp2_cl36RxEEEStates_c_RX_LINK_FAIL           5
#define microtmp2_cl36RxEEEStates_c_RX_WTF                 4
#define microtmp2_cl36RxEEEStates_c_RX_WAKE                3
#define microtmp2_cl36RxEEEStates_c_RX_QUIET               2
#define microtmp2_cl36RxEEEStates_c_RX_SLEEP               1
#define microtmp2_cl36RxEEEStates_c_RX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_cl49RxEEEStates_l
 */
#define microtmp2_cl49RxEEEStates_l_RX_LINK_FAIL           32
#define microtmp2_cl49RxEEEStates_l_RX_WTF                 16
#define microtmp2_cl49RxEEEStates_l_RX_WAKE                8
#define microtmp2_cl49RxEEEStates_l_RX_QUIET               4
#define microtmp2_cl49RxEEEStates_l_RX_SLEEP               2
#define microtmp2_cl49RxEEEStates_l_RX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl49RxEEEStates_c
 */
#define microtmp2_cl49RxEEEStates_c_RX_LINK_FAIL           5
#define microtmp2_cl49RxEEEStates_c_RX_WTF                 4
#define microtmp2_cl49RxEEEStates_c_RX_WAKE                3
#define microtmp2_cl49RxEEEStates_c_RX_QUIET               2
#define microtmp2_cl49RxEEEStates_c_RX_SLEEP               1
#define microtmp2_cl49RxEEEStates_c_RX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_cl48TxEEEStates_l
 */
#define microtmp2_cl48TxEEEStates_l_TX_REFRESH             8
#define microtmp2_cl48TxEEEStates_l_TX_QUIET               4
#define microtmp2_cl48TxEEEStates_l_TX_SLEEP               2
#define microtmp2_cl48TxEEEStates_l_TX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl48TxEEEStates_c
 */
#define microtmp2_cl48TxEEEStates_c_TX_REFRESH             3
#define microtmp2_cl48TxEEEStates_c_TX_QUIET               2
#define microtmp2_cl48TxEEEStates_c_TX_SLEEP               1
#define microtmp2_cl48TxEEEStates_c_TX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_cl48RxEEEStates_l
 */
#define microtmp2_cl48RxEEEStates_l_RX_LINK_FAIL           32
#define microtmp2_cl48RxEEEStates_l_RX_WAKE                16
#define microtmp2_cl48RxEEEStates_l_RX_QUIET               8
#define microtmp2_cl48RxEEEStates_l_RX_DEACT               4
#define microtmp2_cl48RxEEEStates_l_RX_SLEEP               2
#define microtmp2_cl48RxEEEStates_l_RX_ACTIVE              1

/****************************************************************************
 * Enums: microtmp2_cl48RxEEEStates_c
 */
#define microtmp2_cl48RxEEEStates_c_RX_LINK_FAIL           5
#define microtmp2_cl48RxEEEStates_c_RX_WAKE                4
#define microtmp2_cl48RxEEEStates_c_RX_QUIET               3
#define microtmp2_cl48RxEEEStates_c_RX_DEACT               2
#define microtmp2_cl48RxEEEStates_c_RX_SLEEP               1
#define microtmp2_cl48RxEEEStates_c_RX_ACTIVE              0

/****************************************************************************
 * Enums: microtmp2_IQP_Options
 */
#define microtmp2_IQP_Options_i50uA                        0
#define microtmp2_IQP_Options_i100uA                       1
#define microtmp2_IQP_Options_i150uA                       2
#define microtmp2_IQP_Options_i200uA                       3
#define microtmp2_IQP_Options_i250uA                       4
#define microtmp2_IQP_Options_i300uA                       5
#define microtmp2_IQP_Options_i350uA                       6
#define microtmp2_IQP_Options_i400uA                       7
#define microtmp2_IQP_Options_i450uA                       8
#define microtmp2_IQP_Options_i500uA                       9
#define microtmp2_IQP_Options_i550uA                       10
#define microtmp2_IQP_Options_i600uA                       11
#define microtmp2_IQP_Options_i650uA                       12
#define microtmp2_IQP_Options_i700uA                       13
#define microtmp2_IQP_Options_i750uA                       14
#define microtmp2_IQP_Options_i800uA                       15

/****************************************************************************
 * Enums: microtmp2_IDriver_Options
 */
#define microtmp2_IDriver_Options_v680mV                   0
#define microtmp2_IDriver_Options_v730mV                   1
#define microtmp2_IDriver_Options_v780mV                   2
#define microtmp2_IDriver_Options_v830mV                   3
#define microtmp2_IDriver_Options_v880mV                   4
#define microtmp2_IDriver_Options_v930mV                   5
#define microtmp2_IDriver_Options_v980mV                   6
#define microtmp2_IDriver_Options_v1010mV                  7
#define microtmp2_IDriver_Options_v1040mV                  8
#define microtmp2_IDriver_Options_v1060mV                  9
#define microtmp2_IDriver_Options_v1070mV                  10
#define microtmp2_IDriver_Options_v1080mV                  11
#define microtmp2_IDriver_Options_v1085mV                  12
#define microtmp2_IDriver_Options_v1090mV                  13
#define microtmp2_IDriver_Options_v1095mV                  14
#define microtmp2_IDriver_Options_v1100mV                  15

/****************************************************************************
 * Enums: microtmp2_operationModes
 */
#define microtmp2_operationModes_XGXS                      0
#define microtmp2_operationModes_XGXG_nCC                  1
#define microtmp2_operationModes_Indlane_OS8               4
#define microtmp2_operationModes_IndLane_OS5               5
#define microtmp2_operationModes_PCI                       7
#define microtmp2_operationModes_XGXS_nLQ                  8
#define microtmp2_operationModes_XGXS_nLQnCC               9
#define microtmp2_operationModes_PBypass                   10
#define microtmp2_operationModes_PBypass_nDSK              11
#define microtmp2_operationModes_ComboCoreMode             12
#define microtmp2_operationModes_Clocks_off                15

/****************************************************************************
 * Enums: microtmp2_actualSpeeds
 */
#define microtmp2_actualSpeeds_dr_10M                      0
#define microtmp2_actualSpeeds_dr_100M                     1
#define microtmp2_actualSpeeds_dr_1G                       2
#define microtmp2_actualSpeeds_dr_2p5G                     3
#define microtmp2_actualSpeeds_dr_5G_X4                    4
#define microtmp2_actualSpeeds_dr_6G_X4                    5
#define microtmp2_actualSpeeds_dr_10G_HiG                  6
#define microtmp2_actualSpeeds_dr_10G_CX4                  7
#define microtmp2_actualSpeeds_dr_12G_HiG                  8
#define microtmp2_actualSpeeds_dr_12p5G_X4                 9
#define microtmp2_actualSpeeds_dr_13G_X4                   10
#define microtmp2_actualSpeeds_dr_15G_X4                   11
#define microtmp2_actualSpeeds_dr_16G_X4                   12
#define microtmp2_actualSpeeds_dr_1G_KX                    13
#define microtmp2_actualSpeeds_dr_10G_KX4                  14
#define microtmp2_actualSpeeds_dr_10G_KR                   15
#define microtmp2_actualSpeeds_dr_5G                       16
#define microtmp2_actualSpeeds_dr_6p4G                     17
#define microtmp2_actualSpeeds_dr_20G_X4                   18
#define microtmp2_actualSpeeds_dr_21G_X4                   19
#define microtmp2_actualSpeeds_dr_25G_X4                   20
#define microtmp2_actualSpeeds_dr_10G_HiG_DXGXS            21
#define microtmp2_actualSpeeds_dr_10G_DXGXS                22
#define microtmp2_actualSpeeds_dr_10p5G_HiG_DXGXS          23
#define microtmp2_actualSpeeds_dr_10p5G_DXGXS              24
#define microtmp2_actualSpeeds_dr_12p773G_HiG_DXGXS        25
#define microtmp2_actualSpeeds_dr_12p773G_DXGXS            26
#define microtmp2_actualSpeeds_dr_10G_XFI                  27
#define microtmp2_actualSpeeds_dr_40G                      28
#define microtmp2_actualSpeeds_dr_20G_HiG_DXGXS            29
#define microtmp2_actualSpeeds_dr_20G_DXGXS                30
#define microtmp2_actualSpeeds_dr_10G_SFI                  31
#define microtmp2_actualSpeeds_dr_31p5G                    32
#define microtmp2_actualSpeeds_dr_32p7G                    33
#define microtmp2_actualSpeeds_dr_20G_SCR                  34
#define microtmp2_actualSpeeds_dr_10G_HiG_DXGXS_SCR        35
#define microtmp2_actualSpeeds_dr_10G_DXGXS_SCR            36
#define microtmp2_actualSpeeds_dr_12G_R2                   37
#define microtmp2_actualSpeeds_dr_10G_X2                   38
#define microtmp2_actualSpeeds_dr_40G_KR4                  39
#define microtmp2_actualSpeeds_dr_40G_CR4                  40
#define microtmp2_actualSpeeds_dr_100G_CR10                41
#define microtmp2_actualSpeeds_dr_15p75G_DXGXS             44
#define microtmp2_actualSpeeds_dr_20G_KR2                  57
#define microtmp2_actualSpeeds_dr_20G_CR2                  58

/****************************************************************************
 * Enums: microtmp2_actualSpeedsMisc1
 */
#define microtmp2_actualSpeedsMisc1_dr_2500BRCM_X1         16
#define microtmp2_actualSpeedsMisc1_dr_5000BRCM_X4         17
#define microtmp2_actualSpeedsMisc1_dr_6000BRCM_X4         18
#define microtmp2_actualSpeedsMisc1_dr_10GHiGig_X4         19
#define microtmp2_actualSpeedsMisc1_dr_10GBASE_CX4         20
#define microtmp2_actualSpeedsMisc1_dr_12GHiGig_X4         21
#define microtmp2_actualSpeedsMisc1_dr_12p5GHiGig_X4       22
#define microtmp2_actualSpeedsMisc1_dr_13GHiGig_X4         23
#define microtmp2_actualSpeedsMisc1_dr_15GHiGig_X4         24
#define microtmp2_actualSpeedsMisc1_dr_16GHiGig_X4         25
#define microtmp2_actualSpeedsMisc1_dr_5000BRCM_X1         26
#define microtmp2_actualSpeedsMisc1_dr_6363BRCM_X1         27
#define microtmp2_actualSpeedsMisc1_dr_20GHiGig_X4         28
#define microtmp2_actualSpeedsMisc1_dr_21GHiGig_X4         29
#define microtmp2_actualSpeedsMisc1_dr_25p45GHiGig_X4      30
#define microtmp2_actualSpeedsMisc1_dr_10G_HiG_DXGXS       31

/****************************************************************************
 * Enums: microtmp2_IndLaneModes
 */
#define microtmp2_IndLaneModes_SWSDR_div2                  0
#define microtmp2_IndLaneModes_SWSDR_div1                  1
#define microtmp2_IndLaneModes_DWSDR_div2                  2
#define microtmp2_IndLaneModes_DWSDR_div1                  3

/****************************************************************************
 * Enums: microtmp2_prbsSelect
 */
#define microtmp2_prbsSelect_prbs7                         0
#define microtmp2_prbsSelect_prbs15                        1
#define microtmp2_prbsSelect_prbs23                        2
#define microtmp2_prbsSelect_prbs31                        3

/****************************************************************************
 * Enums: microtmp2_vcoDivider
 */
#define microtmp2_vcoDivider_div32                         0
#define microtmp2_vcoDivider_div36                         1
#define microtmp2_vcoDivider_div40                         2
#define microtmp2_vcoDivider_div42                         3
#define microtmp2_vcoDivider_div48                         4
#define microtmp2_vcoDivider_div50                         5
#define microtmp2_vcoDivider_div52                         6
#define microtmp2_vcoDivider_div54                         7
#define microtmp2_vcoDivider_div60                         8
#define microtmp2_vcoDivider_div64                         9
#define microtmp2_vcoDivider_div66                         10
#define microtmp2_vcoDivider_div68                         11
#define microtmp2_vcoDivider_div70                         12
#define microtmp2_vcoDivider_div80                         13
#define microtmp2_vcoDivider_div92                         14
#define microtmp2_vcoDivider_div100                        15

/****************************************************************************
 * Enums: microtmp2_refClkSelect
 */
#define microtmp2_refClkSelect_clk_25MHz                   0
#define microtmp2_refClkSelect_clk_100MHz                  1
#define microtmp2_refClkSelect_clk_125MHz                  2
#define microtmp2_refClkSelect_clk_156p25MHz               3
#define microtmp2_refClkSelect_clk_187p5MHz                4
#define microtmp2_refClkSelect_clk_161p25Mhz               5
#define microtmp2_refClkSelect_clk_50Mhz                   6
#define microtmp2_refClkSelect_clk_106p25Mhz               7

/****************************************************************************
 * Enums: microtmp2_aerMMDdevTypeSelect
 */
#define microtmp2_aerMMDdevTypeSelect_combo_core           0
#define microtmp2_aerMMDdevTypeSelect_PMA_PMD              1
#define microtmp2_aerMMDdevTypeSelect_PCS                  3
#define microtmp2_aerMMDdevTypeSelect_PHY                  4
#define microtmp2_aerMMDdevTypeSelect_DTE                  5
#define microtmp2_aerMMDdevTypeSelect_CL73_AN              7

/****************************************************************************
 * Enums: microtmp2_aerMMDportSelect
 */
#define microtmp2_aerMMDportSelect_ln0                     0
#define microtmp2_aerMMDportSelect_ln1                     1
#define microtmp2_aerMMDportSelect_ln2                     2
#define microtmp2_aerMMDportSelect_ln3                     3
#define microtmp2_aerMMDportSelect_BCST_ln0_1_2_3          511
#define microtmp2_aerMMDportSelect_BCST_ln0_1              512
#define microtmp2_aerMMDportSelect_BCST_ln2_3              513

/****************************************************************************
 * Enums: microtmp2_firmwareModeSelect
 */
#define microtmp2_firmwareModeSelect_DEFAULT               0
#define microtmp2_firmwareModeSelect_SFP_OPT_LR            1
#define microtmp2_firmwareModeSelect_SFP_DAC               2
#define microtmp2_firmwareModeSelect_XLAUI                 3
#define microtmp2_firmwareModeSelect_LONG_CH_6G            4

/****************************************************************************
 * Enums: microtmp2_tempIdxSelect
 */
#define microtmp2_tempIdxSelect_LTE__22p9C                 15
#define microtmp2_tempIdxSelect_LTE__12p6C                 14
#define microtmp2_tempIdxSelect_LTE__3p0C                  13
#define microtmp2_tempIdxSelect_LTE_6p7C                   12
#define microtmp2_tempIdxSelect_LTE_16p4C                  11
#define microtmp2_tempIdxSelect_LTE_26p6C                  10
#define microtmp2_tempIdxSelect_LTE_36p3C                  9
#define microtmp2_tempIdxSelect_LTE_46p0C                  8
#define microtmp2_tempIdxSelect_LTE_56p2C                  7
#define microtmp2_tempIdxSelect_LTE_65p9C                  6
#define microtmp2_tempIdxSelect_LTE_75p6C                  5
#define microtmp2_tempIdxSelect_LTE_85p3C                  4
#define microtmp2_tempIdxSelect_LTE_95p5C                  3
#define microtmp2_tempIdxSelect_LTE_105p2C                 2
#define microtmp2_tempIdxSelect_LTE_114p9C                 1
#define microtmp2_tempIdxSelect_LTE_125p1C                 0

/****************************************************************************
 * Enums: tx_x1_status0_tla_pll_status
 */
#define tx_x1_status0_tla_pll_status_INIT                  1
#define tx_x1_status0_tla_pll_status_PLL_LOCKED            2
#define tx_x1_status0_tla_pll_status_RESET_PLL             4
#define tx_x1_status0_tla_pll_status_CHANGE_PLL_MODE       8
#define tx_x1_status0_tla_pll_status_PLL_SWITCH            16

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_2    64
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_1    32
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_WAKE        16
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_2    6
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_1    5
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_WAKE        4
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_WAKE        16
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_QUIET       8
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_DEACT       4
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_WAKE        4
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_QUIET       3
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_DEACT       2
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IQP_Options
 */
#define tx_x4_credit_gen0_IQP_Options_i50uA                0
#define tx_x4_credit_gen0_IQP_Options_i100uA               1
#define tx_x4_credit_gen0_IQP_Options_i150uA               2
#define tx_x4_credit_gen0_IQP_Options_i200uA               3
#define tx_x4_credit_gen0_IQP_Options_i250uA               4
#define tx_x4_credit_gen0_IQP_Options_i300uA               5
#define tx_x4_credit_gen0_IQP_Options_i350uA               6
#define tx_x4_credit_gen0_IQP_Options_i400uA               7
#define tx_x4_credit_gen0_IQP_Options_i450uA               8
#define tx_x4_credit_gen0_IQP_Options_i500uA               9
#define tx_x4_credit_gen0_IQP_Options_i550uA               10
#define tx_x4_credit_gen0_IQP_Options_i600uA               11
#define tx_x4_credit_gen0_IQP_Options_i650uA               12
#define tx_x4_credit_gen0_IQP_Options_i700uA               13
#define tx_x4_credit_gen0_IQP_Options_i750uA               14
#define tx_x4_credit_gen0_IQP_Options_i800uA               15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IDriver_Options
 */
#define tx_x4_credit_gen0_IDriver_Options_v680mV           0
#define tx_x4_credit_gen0_IDriver_Options_v730mV           1
#define tx_x4_credit_gen0_IDriver_Options_v780mV           2
#define tx_x4_credit_gen0_IDriver_Options_v830mV           3
#define tx_x4_credit_gen0_IDriver_Options_v880mV           4
#define tx_x4_credit_gen0_IDriver_Options_v930mV           5
#define tx_x4_credit_gen0_IDriver_Options_v980mV           6
#define tx_x4_credit_gen0_IDriver_Options_v1010mV          7
#define tx_x4_credit_gen0_IDriver_Options_v1040mV          8
#define tx_x4_credit_gen0_IDriver_Options_v1060mV          9
#define tx_x4_credit_gen0_IDriver_Options_v1070mV          10
#define tx_x4_credit_gen0_IDriver_Options_v1080mV          11
#define tx_x4_credit_gen0_IDriver_Options_v1085mV          12
#define tx_x4_credit_gen0_IDriver_Options_v1090mV          13
#define tx_x4_credit_gen0_IDriver_Options_v1095mV          14
#define tx_x4_credit_gen0_IDriver_Options_v1100mV          15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationModes
 */
#define tx_x4_credit_gen0_operationModes_XGXS              0
#define tx_x4_credit_gen0_operationModes_XGXG_nCC          1
#define tx_x4_credit_gen0_operationModes_Indlane_OS8       4
#define tx_x4_credit_gen0_operationModes_IndLane_OS5       5
#define tx_x4_credit_gen0_operationModes_PCI               7
#define tx_x4_credit_gen0_operationModes_XGXS_nLQ          8
#define tx_x4_credit_gen0_operationModes_XGXS_nLQnCC       9
#define tx_x4_credit_gen0_operationModes_PBypass           10
#define tx_x4_credit_gen0_operationModes_PBypass_nDSK      11
#define tx_x4_credit_gen0_operationModes_ComboCoreMode     12
#define tx_x4_credit_gen0_operationModes_Clocks_off        15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeeds
 */
#define tx_x4_credit_gen0_actualSpeeds_dr_10M              0
#define tx_x4_credit_gen0_actualSpeeds_dr_100M             1
#define tx_x4_credit_gen0_actualSpeeds_dr_1G               2
#define tx_x4_credit_gen0_actualSpeeds_dr_2p5G             3
#define tx_x4_credit_gen0_actualSpeeds_dr_5G_X4            4
#define tx_x4_credit_gen0_actualSpeeds_dr_6G_X4            5
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG          6
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_CX4          7
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_HiG          8
#define tx_x4_credit_gen0_actualSpeeds_dr_12p5G_X4         9
#define tx_x4_credit_gen0_actualSpeeds_dr_13G_X4           10
#define tx_x4_credit_gen0_actualSpeeds_dr_15G_X4           11
#define tx_x4_credit_gen0_actualSpeeds_dr_16G_X4           12
#define tx_x4_credit_gen0_actualSpeeds_dr_1G_KX            13
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KX4          14
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KR           15
#define tx_x4_credit_gen0_actualSpeeds_dr_5G               16
#define tx_x4_credit_gen0_actualSpeeds_dr_6p4G             17
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_X4           18
#define tx_x4_credit_gen0_actualSpeeds_dr_21G_X4           19
#define tx_x4_credit_gen0_actualSpeeds_dr_25G_X4           20
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS    21
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS        22
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_HiG_DXGXS  23
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_DXGXS      24
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_DXGXS    26
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_XFI          27
#define tx_x4_credit_gen0_actualSpeeds_dr_40G              28
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_HiG_DXGXS    29
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_DXGXS        30
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_SFI          31
#define tx_x4_credit_gen0_actualSpeeds_dr_31p5G            32
#define tx_x4_credit_gen0_actualSpeeds_dr_32p7G            33
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_SCR          34
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS_SCR    36
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_R2           37
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_X2           38
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_KR4          39
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_CR4          40
#define tx_x4_credit_gen0_actualSpeeds_dr_100G_CR10        41
#define tx_x4_credit_gen0_actualSpeeds_dr_15p75G_DXGXS     44
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_KR2          57
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_CR2          58

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeedsMisc1
 */
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IndLaneModes
 */
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div2          0
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div1          1
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div2          2
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div1          3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_prbsSelect
 */
#define tx_x4_credit_gen0_prbsSelect_prbs7                 0
#define tx_x4_credit_gen0_prbsSelect_prbs15                1
#define tx_x4_credit_gen0_prbsSelect_prbs23                2
#define tx_x4_credit_gen0_prbsSelect_prbs31                3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_vcoDivider
 */
#define tx_x4_credit_gen0_vcoDivider_div32                 0
#define tx_x4_credit_gen0_vcoDivider_div36                 1
#define tx_x4_credit_gen0_vcoDivider_div40                 2
#define tx_x4_credit_gen0_vcoDivider_div42                 3
#define tx_x4_credit_gen0_vcoDivider_div48                 4
#define tx_x4_credit_gen0_vcoDivider_div50                 5
#define tx_x4_credit_gen0_vcoDivider_div52                 6
#define tx_x4_credit_gen0_vcoDivider_div54                 7
#define tx_x4_credit_gen0_vcoDivider_div60                 8
#define tx_x4_credit_gen0_vcoDivider_div64                 9
#define tx_x4_credit_gen0_vcoDivider_div66                 10
#define tx_x4_credit_gen0_vcoDivider_div68                 11
#define tx_x4_credit_gen0_vcoDivider_div70                 12
#define tx_x4_credit_gen0_vcoDivider_div80                 13
#define tx_x4_credit_gen0_vcoDivider_div92                 14
#define tx_x4_credit_gen0_vcoDivider_div100                15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_refClkSelect
 */
#define tx_x4_credit_gen0_refClkSelect_clk_25MHz           0
#define tx_x4_credit_gen0_refClkSelect_clk_100MHz          1
#define tx_x4_credit_gen0_refClkSelect_clk_125MHz          2
#define tx_x4_credit_gen0_refClkSelect_clk_156p25MHz       3
#define tx_x4_credit_gen0_refClkSelect_clk_187p5MHz        4
#define tx_x4_credit_gen0_refClkSelect_clk_161p25Mhz       5
#define tx_x4_credit_gen0_refClkSelect_clk_50Mhz           6
#define tx_x4_credit_gen0_refClkSelect_clk_106p25Mhz       7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDdevTypeSelect
 */
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_combo_core   0
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PMA_PMD      1
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PCS          3
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PHY          4
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_DTE          5
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_CL73_AN      7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDportSelect
 */
#define tx_x4_credit_gen0_aerMMDportSelect_ln0             0
#define tx_x4_credit_gen0_aerMMDportSelect_ln1             1
#define tx_x4_credit_gen0_aerMMDportSelect_ln2             2
#define tx_x4_credit_gen0_aerMMDportSelect_ln3             3
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1_2_3  511
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1      512
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln2_3      513

/****************************************************************************
 * Enums: tx_x4_credit_gen0_firmwareModeSelect
 */
#define tx_x4_credit_gen0_firmwareModeSelect_DEFAULT       0
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_OPT_LR    1
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_DAC       2
#define tx_x4_credit_gen0_firmwareModeSelect_XLAUI         3
#define tx_x4_credit_gen0_firmwareModeSelect_LONG_CH_6G    4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_tempIdxSelect
 */
#define tx_x4_credit_gen0_tempIdxSelect_LTE__22p9C         15
#define tx_x4_credit_gen0_tempIdxSelect_LTE__12p6C         14
#define tx_x4_credit_gen0_tempIdxSelect_LTE__3p0C          13
#define tx_x4_credit_gen0_tempIdxSelect_LTE_6p7C           12
#define tx_x4_credit_gen0_tempIdxSelect_LTE_16p4C          11
#define tx_x4_credit_gen0_tempIdxSelect_LTE_26p6C          10
#define tx_x4_credit_gen0_tempIdxSelect_LTE_36p3C          9
#define tx_x4_credit_gen0_tempIdxSelect_LTE_46p0C          8
#define tx_x4_credit_gen0_tempIdxSelect_LTE_56p2C          7
#define tx_x4_credit_gen0_tempIdxSelect_LTE_65p9C          6
#define tx_x4_credit_gen0_tempIdxSelect_LTE_75p6C          5
#define tx_x4_credit_gen0_tempIdxSelect_LTE_85p3C          4
#define tx_x4_credit_gen0_tempIdxSelect_LTE_95p5C          3
#define tx_x4_credit_gen0_tempIdxSelect_LTE_105p2C         2
#define tx_x4_credit_gen0_tempIdxSelect_LTE_114p9C         1
#define tx_x4_credit_gen0_tempIdxSelect_LTE_125p1C         0

/****************************************************************************
 * Enums: xgxsblk4_cl36TxEEEStates_l
 */
#define xgxsblk4_cl36TxEEEStates_l_TX_REFRESH              8
#define xgxsblk4_cl36TxEEEStates_l_TX_QUIET                4
#define xgxsblk4_cl36TxEEEStates_l_TX_SLEEP                2
#define xgxsblk4_cl36TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl36TxEEEStates_c
 */
#define xgxsblk4_cl36TxEEEStates_c_TX_REFRESH              3
#define xgxsblk4_cl36TxEEEStates_c_TX_QUIET                2
#define xgxsblk4_cl36TxEEEStates_c_TX_SLEEP                1
#define xgxsblk4_cl36TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_cl49TxEEEStates_l
 */
#define xgxsblk4_cl49TxEEEStates_l_SCR_RESET_2             64
#define xgxsblk4_cl49TxEEEStates_l_SCR_RESET_1             32
#define xgxsblk4_cl49TxEEEStates_l_TX_WAKE                 16
#define xgxsblk4_cl49TxEEEStates_l_TX_REFRESH              8
#define xgxsblk4_cl49TxEEEStates_l_TX_QUIET                4
#define xgxsblk4_cl49TxEEEStates_l_TX_SLEEP                2
#define xgxsblk4_cl49TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl49TxEEEStates_c
 */
#define xgxsblk4_cl49TxEEEStates_c_SCR_RESET_2             6
#define xgxsblk4_cl49TxEEEStates_c_SCR_RESET_1             5
#define xgxsblk4_cl49TxEEEStates_c_TX_WAKE                 4
#define xgxsblk4_cl49TxEEEStates_c_TX_REFRESH              3
#define xgxsblk4_cl49TxEEEStates_c_TX_QUIET                2
#define xgxsblk4_cl49TxEEEStates_c_TX_SLEEP                1
#define xgxsblk4_cl49TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_cl36RxEEEStates_l
 */
#define xgxsblk4_cl36RxEEEStates_l_RX_LINK_FAIL            32
#define xgxsblk4_cl36RxEEEStates_l_RX_WTF                  16
#define xgxsblk4_cl36RxEEEStates_l_RX_WAKE                 8
#define xgxsblk4_cl36RxEEEStates_l_RX_QUIET                4
#define xgxsblk4_cl36RxEEEStates_l_RX_SLEEP                2
#define xgxsblk4_cl36RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl36RxEEEStates_c
 */
#define xgxsblk4_cl36RxEEEStates_c_RX_LINK_FAIL            5
#define xgxsblk4_cl36RxEEEStates_c_RX_WTF                  4
#define xgxsblk4_cl36RxEEEStates_c_RX_WAKE                 3
#define xgxsblk4_cl36RxEEEStates_c_RX_QUIET                2
#define xgxsblk4_cl36RxEEEStates_c_RX_SLEEP                1
#define xgxsblk4_cl36RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_cl49RxEEEStates_l
 */
#define xgxsblk4_cl49RxEEEStates_l_RX_LINK_FAIL            32
#define xgxsblk4_cl49RxEEEStates_l_RX_WTF                  16
#define xgxsblk4_cl49RxEEEStates_l_RX_WAKE                 8
#define xgxsblk4_cl49RxEEEStates_l_RX_QUIET                4
#define xgxsblk4_cl49RxEEEStates_l_RX_SLEEP                2
#define xgxsblk4_cl49RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl49RxEEEStates_c
 */
#define xgxsblk4_cl49RxEEEStates_c_RX_LINK_FAIL            5
#define xgxsblk4_cl49RxEEEStates_c_RX_WTF                  4
#define xgxsblk4_cl49RxEEEStates_c_RX_WAKE                 3
#define xgxsblk4_cl49RxEEEStates_c_RX_QUIET                2
#define xgxsblk4_cl49RxEEEStates_c_RX_SLEEP                1
#define xgxsblk4_cl49RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_cl48TxEEEStates_l
 */
#define xgxsblk4_cl48TxEEEStates_l_TX_REFRESH              8
#define xgxsblk4_cl48TxEEEStates_l_TX_QUIET                4
#define xgxsblk4_cl48TxEEEStates_l_TX_SLEEP                2
#define xgxsblk4_cl48TxEEEStates_l_TX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl48TxEEEStates_c
 */
#define xgxsblk4_cl48TxEEEStates_c_TX_REFRESH              3
#define xgxsblk4_cl48TxEEEStates_c_TX_QUIET                2
#define xgxsblk4_cl48TxEEEStates_c_TX_SLEEP                1
#define xgxsblk4_cl48TxEEEStates_c_TX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_cl48RxEEEStates_l
 */
#define xgxsblk4_cl48RxEEEStates_l_RX_LINK_FAIL            32
#define xgxsblk4_cl48RxEEEStates_l_RX_WAKE                 16
#define xgxsblk4_cl48RxEEEStates_l_RX_QUIET                8
#define xgxsblk4_cl48RxEEEStates_l_RX_DEACT                4
#define xgxsblk4_cl48RxEEEStates_l_RX_SLEEP                2
#define xgxsblk4_cl48RxEEEStates_l_RX_ACTIVE               1

/****************************************************************************
 * Enums: xgxsblk4_cl48RxEEEStates_c
 */
#define xgxsblk4_cl48RxEEEStates_c_RX_LINK_FAIL            5
#define xgxsblk4_cl48RxEEEStates_c_RX_WAKE                 4
#define xgxsblk4_cl48RxEEEStates_c_RX_QUIET                3
#define xgxsblk4_cl48RxEEEStates_c_RX_DEACT                2
#define xgxsblk4_cl48RxEEEStates_c_RX_SLEEP                1
#define xgxsblk4_cl48RxEEEStates_c_RX_ACTIVE               0

/****************************************************************************
 * Enums: xgxsblk4_IQP_Options
 */
#define xgxsblk4_IQP_Options_i50uA                         0
#define xgxsblk4_IQP_Options_i100uA                        1
#define xgxsblk4_IQP_Options_i150uA                        2
#define xgxsblk4_IQP_Options_i200uA                        3
#define xgxsblk4_IQP_Options_i250uA                        4
#define xgxsblk4_IQP_Options_i300uA                        5
#define xgxsblk4_IQP_Options_i350uA                        6
#define xgxsblk4_IQP_Options_i400uA                        7
#define xgxsblk4_IQP_Options_i450uA                        8
#define xgxsblk4_IQP_Options_i500uA                        9
#define xgxsblk4_IQP_Options_i550uA                        10
#define xgxsblk4_IQP_Options_i600uA                        11
#define xgxsblk4_IQP_Options_i650uA                        12
#define xgxsblk4_IQP_Options_i700uA                        13
#define xgxsblk4_IQP_Options_i750uA                        14
#define xgxsblk4_IQP_Options_i800uA                        15

/****************************************************************************
 * Enums: xgxsblk4_IDriver_Options
 */
#define xgxsblk4_IDriver_Options_v680mV                    0
#define xgxsblk4_IDriver_Options_v730mV                    1
#define xgxsblk4_IDriver_Options_v780mV                    2
#define xgxsblk4_IDriver_Options_v830mV                    3
#define xgxsblk4_IDriver_Options_v880mV                    4
#define xgxsblk4_IDriver_Options_v930mV                    5
#define xgxsblk4_IDriver_Options_v980mV                    6
#define xgxsblk4_IDriver_Options_v1010mV                   7
#define xgxsblk4_IDriver_Options_v1040mV                   8
#define xgxsblk4_IDriver_Options_v1060mV                   9
#define xgxsblk4_IDriver_Options_v1070mV                   10
#define xgxsblk4_IDriver_Options_v1080mV                   11
#define xgxsblk4_IDriver_Options_v1085mV                   12
#define xgxsblk4_IDriver_Options_v1090mV                   13
#define xgxsblk4_IDriver_Options_v1095mV                   14
#define xgxsblk4_IDriver_Options_v1100mV                   15

/****************************************************************************
 * Enums: xgxsblk4_operationModes
 */
#define xgxsblk4_operationModes_XGXS                       0
#define xgxsblk4_operationModes_XGXG_nCC                   1
#define xgxsblk4_operationModes_Indlane_OS8                4
#define xgxsblk4_operationModes_IndLane_OS5                5
#define xgxsblk4_operationModes_PCI                        7
#define xgxsblk4_operationModes_XGXS_nLQ                   8
#define xgxsblk4_operationModes_XGXS_nLQnCC                9
#define xgxsblk4_operationModes_PBypass                    10
#define xgxsblk4_operationModes_PBypass_nDSK               11
#define xgxsblk4_operationModes_ComboCoreMode              12
#define xgxsblk4_operationModes_Clocks_off                 15

/****************************************************************************
 * Enums: xgxsblk4_actualSpeeds
 */
#define xgxsblk4_actualSpeeds_dr_10M                       0
#define xgxsblk4_actualSpeeds_dr_100M                      1
#define xgxsblk4_actualSpeeds_dr_1G                        2
#define xgxsblk4_actualSpeeds_dr_2p5G                      3
#define xgxsblk4_actualSpeeds_dr_5G_X4                     4
#define xgxsblk4_actualSpeeds_dr_6G_X4                     5
#define xgxsblk4_actualSpeeds_dr_10G_HiG                   6
#define xgxsblk4_actualSpeeds_dr_10G_CX4                   7
#define xgxsblk4_actualSpeeds_dr_12G_HiG                   8
#define xgxsblk4_actualSpeeds_dr_12p5G_X4                  9
#define xgxsblk4_actualSpeeds_dr_13G_X4                    10
#define xgxsblk4_actualSpeeds_dr_15G_X4                    11
#define xgxsblk4_actualSpeeds_dr_16G_X4                    12
#define xgxsblk4_actualSpeeds_dr_1G_KX                     13
#define xgxsblk4_actualSpeeds_dr_10G_KX4                   14
#define xgxsblk4_actualSpeeds_dr_10G_KR                    15
#define xgxsblk4_actualSpeeds_dr_5G                        16
#define xgxsblk4_actualSpeeds_dr_6p4G                      17
#define xgxsblk4_actualSpeeds_dr_20G_X4                    18
#define xgxsblk4_actualSpeeds_dr_21G_X4                    19
#define xgxsblk4_actualSpeeds_dr_25G_X4                    20
#define xgxsblk4_actualSpeeds_dr_10G_HiG_DXGXS             21
#define xgxsblk4_actualSpeeds_dr_10G_DXGXS                 22
#define xgxsblk4_actualSpeeds_dr_10p5G_HiG_DXGXS           23
#define xgxsblk4_actualSpeeds_dr_10p5G_DXGXS               24
#define xgxsblk4_actualSpeeds_dr_12p773G_HiG_DXGXS         25
#define xgxsblk4_actualSpeeds_dr_12p773G_DXGXS             26
#define xgxsblk4_actualSpeeds_dr_10G_XFI                   27
#define xgxsblk4_actualSpeeds_dr_40G                       28
#define xgxsblk4_actualSpeeds_dr_20G_HiG_DXGXS             29
#define xgxsblk4_actualSpeeds_dr_20G_DXGXS                 30
#define xgxsblk4_actualSpeeds_dr_10G_SFI                   31
#define xgxsblk4_actualSpeeds_dr_31p5G                     32
#define xgxsblk4_actualSpeeds_dr_32p7G                     33
#define xgxsblk4_actualSpeeds_dr_20G_SCR                   34
#define xgxsblk4_actualSpeeds_dr_10G_HiG_DXGXS_SCR         35
#define xgxsblk4_actualSpeeds_dr_10G_DXGXS_SCR             36
#define xgxsblk4_actualSpeeds_dr_12G_R2                    37
#define xgxsblk4_actualSpeeds_dr_10G_X2                    38
#define xgxsblk4_actualSpeeds_dr_40G_KR4                   39
#define xgxsblk4_actualSpeeds_dr_40G_CR4                   40
#define xgxsblk4_actualSpeeds_dr_100G_CR10                 41
#define xgxsblk4_actualSpeeds_dr_15p75G_DXGXS              44
#define xgxsblk4_actualSpeeds_dr_20G_KR2                   57
#define xgxsblk4_actualSpeeds_dr_20G_CR2                   58

/****************************************************************************
 * Enums: xgxsblk4_actualSpeedsMisc1
 */
#define xgxsblk4_actualSpeedsMisc1_dr_2500BRCM_X1          16
#define xgxsblk4_actualSpeedsMisc1_dr_5000BRCM_X4          17
#define xgxsblk4_actualSpeedsMisc1_dr_6000BRCM_X4          18
#define xgxsblk4_actualSpeedsMisc1_dr_10GHiGig_X4          19
#define xgxsblk4_actualSpeedsMisc1_dr_10GBASE_CX4          20
#define xgxsblk4_actualSpeedsMisc1_dr_12GHiGig_X4          21
#define xgxsblk4_actualSpeedsMisc1_dr_12p5GHiGig_X4        22
#define xgxsblk4_actualSpeedsMisc1_dr_13GHiGig_X4          23
#define xgxsblk4_actualSpeedsMisc1_dr_15GHiGig_X4          24
#define xgxsblk4_actualSpeedsMisc1_dr_16GHiGig_X4          25
#define xgxsblk4_actualSpeedsMisc1_dr_5000BRCM_X1          26
#define xgxsblk4_actualSpeedsMisc1_dr_6363BRCM_X1          27
#define xgxsblk4_actualSpeedsMisc1_dr_20GHiGig_X4          28
#define xgxsblk4_actualSpeedsMisc1_dr_21GHiGig_X4          29
#define xgxsblk4_actualSpeedsMisc1_dr_25p45GHiGig_X4       30
#define xgxsblk4_actualSpeedsMisc1_dr_10G_HiG_DXGXS        31

/****************************************************************************
 * Enums: xgxsblk4_IndLaneModes
 */
#define xgxsblk4_IndLaneModes_SWSDR_div2                   0
#define xgxsblk4_IndLaneModes_SWSDR_div1                   1
#define xgxsblk4_IndLaneModes_DWSDR_div2                   2
#define xgxsblk4_IndLaneModes_DWSDR_div1                   3

/****************************************************************************
 * Enums: xgxsblk4_prbsSelect
 */
#define xgxsblk4_prbsSelect_prbs7                          0
#define xgxsblk4_prbsSelect_prbs15                         1
#define xgxsblk4_prbsSelect_prbs23                         2
#define xgxsblk4_prbsSelect_prbs31                         3

/****************************************************************************
 * Enums: xgxsblk4_vcoDivider
 */
#define xgxsblk4_vcoDivider_div32                          0
#define xgxsblk4_vcoDivider_div36                          1
#define xgxsblk4_vcoDivider_div40                          2
#define xgxsblk4_vcoDivider_div42                          3
#define xgxsblk4_vcoDivider_div48                          4
#define xgxsblk4_vcoDivider_div50                          5
#define xgxsblk4_vcoDivider_div52                          6
#define xgxsblk4_vcoDivider_div54                          7
#define xgxsblk4_vcoDivider_div60                          8
#define xgxsblk4_vcoDivider_div64                          9
#define xgxsblk4_vcoDivider_div66                          10
#define xgxsblk4_vcoDivider_div68                          11
#define xgxsblk4_vcoDivider_div70                          12
#define xgxsblk4_vcoDivider_div80                          13
#define xgxsblk4_vcoDivider_div92                          14
#define xgxsblk4_vcoDivider_div100                         15

/****************************************************************************
 * Enums: xgxsblk4_refClkSelect
 */
#define xgxsblk4_refClkSelect_clk_25MHz                    0
#define xgxsblk4_refClkSelect_clk_100MHz                   1
#define xgxsblk4_refClkSelect_clk_125MHz                   2
#define xgxsblk4_refClkSelect_clk_156p25MHz                3
#define xgxsblk4_refClkSelect_clk_187p5MHz                 4
#define xgxsblk4_refClkSelect_clk_161p25Mhz                5
#define xgxsblk4_refClkSelect_clk_50Mhz                    6
#define xgxsblk4_refClkSelect_clk_106p25Mhz                7

/****************************************************************************
 * Enums: xgxsblk4_aerMMDdevTypeSelect
 */
#define xgxsblk4_aerMMDdevTypeSelect_combo_core            0
#define xgxsblk4_aerMMDdevTypeSelect_PMA_PMD               1
#define xgxsblk4_aerMMDdevTypeSelect_PCS                   3
#define xgxsblk4_aerMMDdevTypeSelect_PHY                   4
#define xgxsblk4_aerMMDdevTypeSelect_DTE                   5
#define xgxsblk4_aerMMDdevTypeSelect_CL73_AN               7

/****************************************************************************
 * Enums: xgxsblk4_aerMMDportSelect
 */
#define xgxsblk4_aerMMDportSelect_ln0                      0
#define xgxsblk4_aerMMDportSelect_ln1                      1
#define xgxsblk4_aerMMDportSelect_ln2                      2
#define xgxsblk4_aerMMDportSelect_ln3                      3
#define xgxsblk4_aerMMDportSelect_BCST_ln0_1_2_3           511
#define xgxsblk4_aerMMDportSelect_BCST_ln0_1               512
#define xgxsblk4_aerMMDportSelect_BCST_ln2_3               513

/****************************************************************************
 * Enums: xgxsblk4_firmwareModeSelect
 */
#define xgxsblk4_firmwareModeSelect_DEFAULT                0
#define xgxsblk4_firmwareModeSelect_SFP_OPT_LR             1
#define xgxsblk4_firmwareModeSelect_SFP_DAC                2
#define xgxsblk4_firmwareModeSelect_XLAUI                  3
#define xgxsblk4_firmwareModeSelect_LONG_CH_6G             4

/****************************************************************************
 * Enums: xgxsblk4_tempIdxSelect
 */
#define xgxsblk4_tempIdxSelect_LTE__22p9C                  15
#define xgxsblk4_tempIdxSelect_LTE__12p6C                  14
#define xgxsblk4_tempIdxSelect_LTE__3p0C                   13
#define xgxsblk4_tempIdxSelect_LTE_6p7C                    12
#define xgxsblk4_tempIdxSelect_LTE_16p4C                   11
#define xgxsblk4_tempIdxSelect_LTE_26p6C                   10
#define xgxsblk4_tempIdxSelect_LTE_36p3C                   9
#define xgxsblk4_tempIdxSelect_LTE_46p0C                   8
#define xgxsblk4_tempIdxSelect_LTE_56p2C                   7
#define xgxsblk4_tempIdxSelect_LTE_65p9C                   6
#define xgxsblk4_tempIdxSelect_LTE_75p6C                   5
#define xgxsblk4_tempIdxSelect_LTE_85p3C                   4
#define xgxsblk4_tempIdxSelect_LTE_95p5C                   3
#define xgxsblk4_tempIdxSelect_LTE_105p2C                  2
#define xgxsblk4_tempIdxSelect_LTE_114p9C                  1
#define xgxsblk4_tempIdxSelect_LTE_125p1C                  0

/****************************************************************************
 * TSC_IEEE_CL22_CL22_B0
 */
/* IEEE phyID2 Register: 00000000*/
#define READ_WC40_CL22_B0_PHYID2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00000002, (_val))
#define WRITE_WC40_CL22_B0_PHYID2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00000002, (_val))
#define MODIFY_WC40_CL22_B0_PHYID2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00000002, (_val), (_mask))

/* IEEE phyID3 Register: 00000000*/
#define READ_WC40_CL22_B0_PHYID3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00000003, (_val))
#define WRITE_WC40_CL22_B0_PHYID3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00000003, (_val))
#define MODIFY_WC40_CL22_B0_PHYID3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00000003, (_val), (_mask))

/* IEEE MMD Access Control Register: 00000000*/
#define READ_WC40_CL22_B0_MMDACCESSCONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000000d, (_val))
#define WRITE_WC40_CL22_B0_MMDACCESSCONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000000d, (_val))
#define MODIFY_WC40_CL22_B0_MMDACCESSCONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000000d, (_val), (_mask))

/* IEEE MMD Address Data Register: 00000000*/
#define READ_WC40_CL22_B0_MMDACCESSADDRESSDATAr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000000e, (_val))
#define WRITE_WC40_CL22_B0_MMDACCESSADDRESSDATAr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000000e, (_val))
#define MODIFY_WC40_CL22_B0_MMDACCESSADDRESSDATAr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000000e, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_CL22_CL22_B1
 */
/* Block Address Register: 00000000*/
#define READ_WC40_CL22_B1_BLKADRr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000001f, (_val))
#define WRITE_WC40_CL22_B1_BLKADRr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000001f, (_val))
#define MODIFY_WC40_CL22_B1_BLKADRr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000001f, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_Main0
 */
/* main control register: 00000000*/
#define READ_WC40_MAIN0_SETUPr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009000, (_val))
#define WRITE_WC40_MAIN0_SETUPr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009000, (_val))
#define MODIFY_WC40_MAIN0_SETUPr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009000, (_val), (_mask))

/* reset control register: 00000000*/
#define READ_WC40_MAIN0_RESETr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009001, (_val))
#define WRITE_WC40_MAIN0_RESETr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009001, (_val))
#define MODIFY_WC40_MAIN0_RESETr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009001, (_val), (_mask))

/* power control register: 00000000*/
#define READ_WC40_MAIN0_POWERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009002, (_val))
#define WRITE_WC40_MAIN0_POWERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009002, (_val))
#define MODIFY_WC40_MAIN0_POWERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009002, (_val), (_mask))

/* Lane Swap Control Register: 00000000*/
#define READ_WC40_MAIN0_LANE_SWAPr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009003, (_val))
#define WRITE_WC40_MAIN0_LANE_SWAPr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009003, (_val))
#define MODIFY_WC40_MAIN0_LANE_SWAPr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009003, (_val), (_mask))

/* Devices in Package5: 00000000*/
#define READ_WC40_MAIN0_DEVICEINPKG5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009004, (_val))
#define WRITE_WC40_MAIN0_DEVICEINPKG5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009004, (_val))
#define MODIFY_WC40_MAIN0_DEVICEINPKG5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009004, (_val), (_mask))

/* Miscellaneous Controls: 00000000*/
#define READ_WC40_MAIN0_MISCr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009005, (_val))
#define WRITE_WC40_MAIN0_MISCr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009005, (_val))
#define MODIFY_WC40_MAIN0_MISCr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009005, (_val), (_mask))

/* Temp Sensor Control Register: 00000000*/
#define READ_WC40_MAIN0_TEMP_SENSORr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009006, (_val))
#define WRITE_WC40_MAIN0_TEMP_SENSORr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009006, (_val))
#define MODIFY_WC40_MAIN0_TEMP_SENSORr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009006, (_val), (_mask))

/* TICK GENERATION CONTROL REGISTER 1: 00000000*/
#define READ_WC40_MAIN0_TICK_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009007, (_val))
#define WRITE_WC40_MAIN0_TICK_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009007, (_val))
#define MODIFY_WC40_MAIN0_TICK_CONTROL_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009007, (_val), (_mask))

/* TICK GENERATION CONTROL REGISTER 1: 00000000*/
#define READ_WC40_MAIN0_TICK_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009008, (_val))
#define WRITE_WC40_MAIN0_TICK_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009008, (_val))
#define MODIFY_WC40_MAIN0_TICK_CONTROL_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009008, (_val), (_mask))

/* LOOPBACK CONTROL REGISTER: 00000000*/
#define READ_WC40_MAIN0_LOOPBACK_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009009, (_val))
#define WRITE_WC40_MAIN0_LOOPBACK_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009009, (_val))
#define MODIFY_WC40_MAIN0_LOOPBACK_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009009, (_val), (_mask))

/* PRTAD Broadcast Values: 00000000*/
#define READ_WC40_MAIN0_MDIO_BROADCASTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000900a, (_val))
#define WRITE_WC40_MAIN0_MDIO_BROADCASTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000900a, (_val))
#define MODIFY_WC40_MAIN0_MDIO_BROADCASTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000900a, (_val), (_mask))

/* Serdes ID Register: 00000000*/
#define READ_WC40_MAIN0_SERDESIDr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000900e, (_val))
#define WRITE_WC40_MAIN0_SERDESIDr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000900e, (_val))
#define MODIFY_WC40_MAIN0_SERDESIDr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000900e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_anaPLL
 */
/* PLL status register: 00000000*/
#define READ_WC40_ANAPLL_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009010, (_val))
#define WRITE_WC40_ANAPLL_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009010, (_val))
#define MODIFY_WC40_ANAPLL_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009010, (_val), (_mask))

/* PLL control register: 00000000*/
#define READ_WC40_ANAPLL_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009011, (_val))
#define WRITE_WC40_ANAPLL_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009011, (_val))
#define MODIFY_WC40_ANAPLL_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009011, (_val), (_mask))

/* PLL start up state machine vco timers: 00000000*/
#define READ_WC40_ANAPLL_TIMER1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009012, (_val))
#define WRITE_WC40_ANAPLL_TIMER1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009012, (_val))
#define MODIFY_WC40_ANAPLL_TIMER1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009012, (_val), (_mask))

/* PLL start up state machine retry timer: 00000000*/
#define READ_WC40_ANAPLL_TIMER2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009013, (_val))
#define WRITE_WC40_ANAPLL_TIMER2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009013, (_val))
#define MODIFY_WC40_ANAPLL_TIMER2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009013, (_val), (_mask))

/* PLL start up state machine freq. detect timer: 00000000*/
#define READ_WC40_ANAPLL_TIMER3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009014, (_val))
#define WRITE_WC40_ANAPLL_TIMER3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009014, (_val))
#define MODIFY_WC40_ANAPLL_TIMER3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009014, (_val), (_mask))

/* PLL vco range control state machine: 00000000*/
#define READ_WC40_ANAPLL_CAPCONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009015, (_val))
#define WRITE_WC40_ANAPLL_CAPCONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009015, (_val))
#define MODIFY_WC40_ANAPLL_CAPCONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009015, (_val), (_mask))

/* Debug status testmux bus: 00000000*/
#define READ_WC40_ANAPLL_ANAPLL_DEBUG_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009016, (_val))
#define WRITE_WC40_ANAPLL_ANAPLL_DEBUG_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009016, (_val))
#define MODIFY_WC40_ANAPLL_ANAPLL_DEBUG_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009016, (_val), (_mask))

/* Frequency detector control: 00000000*/
#define READ_WC40_ANAPLL_FREQDETCNTRr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009017, (_val))
#define WRITE_WC40_ANAPLL_FREQDETCNTRr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009017, (_val))
#define MODIFY_WC40_ANAPLL_FREQDETCNTRr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009017, (_val), (_mask))

/* PLL analog status (AFE pll_sts[15:0], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009018, (_val))
#define WRITE_WC40_ANAPLL_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009018, (_val))
#define MODIFY_WC40_ANAPLL_ASTATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009018, (_val), (_mask))

/* PLL analog controls (AFE pll_clrl[15:00], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000901a, (_val))
#define WRITE_WC40_ANAPLL_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000901a, (_val))
#define MODIFY_WC40_ANAPLL_ACONTROL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000901a, (_val), (_mask))

/* PLL analog controls (AFE pll_ctrl[31:16], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ACONTROL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000901b, (_val))
#define WRITE_WC40_ANAPLL_ACONTROL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000901b, (_val))
#define MODIFY_WC40_ANAPLL_ACONTROL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000901b, (_val), (_mask))

/* PLL analog controls (AFE pll_ctrl[47:32], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ACONTROL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000901c, (_val))
#define WRITE_WC40_ANAPLL_ACONTROL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000901c, (_val))
#define MODIFY_WC40_ANAPLL_ACONTROL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000901c, (_val), (_mask))

/* PLL analog controls (AFE pll_ctrl[63:48], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ACONTROL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000901d, (_val))
#define WRITE_WC40_ANAPLL_ACONTROL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000901d, (_val))
#define MODIFY_WC40_ANAPLL_ACONTROL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000901d, (_val), (_mask))

/* PLL analog controls (AFE pll_ctrl[79:64], not applicable to XFICore): 00000000*/
#define READ_WC40_ANAPLL_ACONTROL4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000901e, (_val))
#define WRITE_WC40_ANAPLL_ACONTROL4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000901e, (_val))
#define MODIFY_WC40_ANAPLL_ACONTROL4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000901e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen0
 */
/* Number of Packets: 00000000*/
#define READ_WC40_PKTGEN0_PKTGENCTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009030, (_val))
#define WRITE_WC40_PKTGEN0_PKTGENCTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009030, (_val))
#define MODIFY_WC40_PKTGEN0_PKTGENCTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009030, (_val), (_mask))

/* Packet and IPG Size: 00000000*/
#define READ_WC40_PKTGEN0_PKTGENCTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009031, (_val))
#define WRITE_WC40_PKTGEN0_PKTGENCTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009031, (_val))
#define MODIFY_WC40_PKTGEN0_PKTGENCTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009031, (_val), (_mask))

/* PRTP CONTROLS: 00000000*/
#define READ_WC40_PKTGEN0_PRTPCONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009032, (_val))
#define WRITE_WC40_PKTGEN0_PRTPCONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009032, (_val))
#define MODIFY_WC40_PKTGEN0_PRTPCONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009032, (_val), (_mask))

/* CRC Error Count Register: 00000000*/
#define READ_WC40_PKTGEN0_CRCERRORCOUNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009033, (_val))
#define WRITE_WC40_PKTGEN0_CRCERRORCOUNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009033, (_val))
#define MODIFY_WC40_PKTGEN0_CRCERRORCOUNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009033, (_val), (_mask))

/* PRTP Error Count Register: 00000000*/
#define READ_WC40_PKTGEN0_PRTPERRORCOUNTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009034, (_val))
#define WRITE_WC40_PKTGEN0_PRTPERRORCOUNTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009034, (_val))
#define MODIFY_WC40_PKTGEN0_PRTPERRORCOUNTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009034, (_val), (_mask))

/* 10GBASE-R PCS 0022 test pattern seed A word bits 15:00: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDA0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009037, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDA0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009037, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDA0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009037, (_val), (_mask))

/* 10GBASE-R PCS 0023 test pattern seed A word bits 31:16: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDA1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009038, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDA1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009038, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDA1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009038, (_val), (_mask))

/* 10GBASE-R PCS 0024 test pattern seed A word bits 47:32: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDA2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009039, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDA2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009039, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDA2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009039, (_val), (_mask))

/* 10GBASE-R PCS 0025 test pattern seed A word bits 57:48: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDA3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000903a, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDA3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000903a, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDA3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000903a, (_val), (_mask))

/* 10GBASE-R PCS 0026 test pattern seed B word bits 15:00: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDB0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000903b, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDB0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000903b, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDB0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000903b, (_val), (_mask))

/* 10GBASE-R PCS 0027 test pattern seed B word bits 31:16: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDB1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000903c, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDB1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000903c, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDB1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000903c, (_val), (_mask))

/* 10GBASE-R PCS 0028 test pattern seed B word bits 47:32: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDB2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000903d, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDB2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000903d, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDB2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000903d, (_val), (_mask))

/* 10GBASE-R PCS 0029 test pattern seed B word bits 57:48: 00000000*/
#define READ_WC40_PKTGEN0_PCS_SEEDB3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000903e, (_val))
#define WRITE_WC40_PKTGEN0_PCS_SEEDB3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000903e, (_val))
#define MODIFY_WC40_PKTGEN0_PCS_SEEDB3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000903e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen1
 */
/* Repeated Payload Bytes: 00000000*/
#define READ_WC40_PKTGEN1_PAYLOADBYTESr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009040, (_val))
#define WRITE_WC40_PKTGEN1_PAYLOADBYTESr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009040, (_val))
#define MODIFY_WC40_PKTGEN1_PAYLOADBYTESr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009040, (_val), (_mask))

/* Error mask bits 79:64: 00000000*/
#define READ_WC40_PKTGEN1_ERRORMASK4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009041, (_val))
#define WRITE_WC40_PKTGEN1_ERRORMASK4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009041, (_val))
#define MODIFY_WC40_PKTGEN1_ERRORMASK4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009041, (_val), (_mask))

/* Error mask bits 63:48: 00000000*/
#define READ_WC40_PKTGEN1_ERRORMASK3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009042, (_val))
#define WRITE_WC40_PKTGEN1_ERRORMASK3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009042, (_val))
#define MODIFY_WC40_PKTGEN1_ERRORMASK3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009042, (_val), (_mask))

/* Error mask bits 47:32: 00000000*/
#define READ_WC40_PKTGEN1_ERRORMASK2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009043, (_val))
#define WRITE_WC40_PKTGEN1_ERRORMASK2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009043, (_val))
#define MODIFY_WC40_PKTGEN1_ERRORMASK2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009043, (_val), (_mask))

/* Error mask bits 31:16: 00000000*/
#define READ_WC40_PKTGEN1_ERRORMASK1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009044, (_val))
#define WRITE_WC40_PKTGEN1_ERRORMASK1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009044, (_val))
#define MODIFY_WC40_PKTGEN1_ERRORMASK1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009044, (_val), (_mask))

/* Error mask bits 15:0: 00000000*/
#define READ_WC40_PKTGEN1_ERRORMASK0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009045, (_val))
#define WRITE_WC40_PKTGEN1_ERRORMASK0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009045, (_val))
#define MODIFY_WC40_PKTGEN1_ERRORMASK0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009045, (_val), (_mask))

/* test control register: 00000000*/
#define READ_WC40_PKTGEN1_PRTP_TEST_COUNTSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009046, (_val))
#define WRITE_WC40_PKTGEN1_PRTP_TEST_COUNTSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009046, (_val))
#define MODIFY_WC40_PKTGEN1_PRTP_TEST_COUNTSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009046, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_PATGEN_256_0
 */
/* Pattern Genertor 0 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009050, (_val))
#define WRITE_WC40_PATGEN_256_0_REG0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009050, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009050, (_val), (_mask))

/* Pattern Genertor 1 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009051, (_val))
#define WRITE_WC40_PATGEN_256_0_REG1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009051, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009051, (_val), (_mask))

/* Pattern Genertor 2 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009052, (_val))
#define WRITE_WC40_PATGEN_256_0_REG2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009052, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009052, (_val), (_mask))

/* Pattern Genertor 3 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009053, (_val))
#define WRITE_WC40_PATGEN_256_0_REG3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009053, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009053, (_val), (_mask))

/* Pattern Genertor 4 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009054, (_val))
#define WRITE_WC40_PATGEN_256_0_REG4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009054, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009054, (_val), (_mask))

/* Pattern Genertor 5 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009055, (_val))
#define WRITE_WC40_PATGEN_256_0_REG5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009055, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009055, (_val), (_mask))

/* Pattern Genertor 6 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009056, (_val))
#define WRITE_WC40_PATGEN_256_0_REG6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009056, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009056, (_val), (_mask))

/* Pattern Genertor 7 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG7r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009057, (_val))
#define WRITE_WC40_PATGEN_256_0_REG7r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009057, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG7r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009057, (_val), (_mask))

/* Pattern Genertor 8 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG8r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009058, (_val))
#define WRITE_WC40_PATGEN_256_0_REG8r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009058, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG8r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009058, (_val), (_mask))

/* Pattern Genertor 9 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG9r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009059, (_val))
#define WRITE_WC40_PATGEN_256_0_REG9r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009059, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG9r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009059, (_val), (_mask))

/* Pattern Genertor 10 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000905a, (_val))
#define WRITE_WC40_PATGEN_256_0_REG10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000905a, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000905a, (_val), (_mask))

/* Pattern Genertor 11 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG11r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000905b, (_val))
#define WRITE_WC40_PATGEN_256_0_REG11r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000905b, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG11r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000905b, (_val), (_mask))

/* Pattern Genertor 12 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG12r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000905c, (_val))
#define WRITE_WC40_PATGEN_256_0_REG12r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000905c, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG12r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000905c, (_val), (_mask))

/* Pattern Genertor 13 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG13r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000905d, (_val))
#define WRITE_WC40_PATGEN_256_0_REG13r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000905d, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG13r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000905d, (_val), (_mask))

/* Pattern Genertor 14 Register: 00000000*/
#define READ_WC40_PATGEN_256_0_REG14r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000905e, (_val))
#define WRITE_WC40_PATGEN_256_0_REG14r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000905e, (_val))
#define MODIFY_WC40_PATGEN_256_0_REG14r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000905e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER1_PATGEN_256_1
 */
/* Pattern Genertor F Register: 00000000*/
#define READ_WC40_PATGEN_256_1_REGFr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009060, (_val))
#define WRITE_WC40_PATGEN_256_1_REGFr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009060, (_val))
#define MODIFY_WC40_PATGEN_256_1_REGFr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009060, (_val), (_mask))

/* Prbs Error Check Config: 00000000*/
#define READ_WC40_PATGEN_256_1_PRBSERRCHKCFGr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009061, (_val))
#define WRITE_WC40_PATGEN_256_1_PRBSERRCHKCFGr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009061, (_val))
#define MODIFY_WC40_PATGEN_256_1_PRBSERRCHKCFGr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009061, (_val), (_mask))



/****************************************************************************
 * TSC_XgxsBlk1
 */
/* Lane test control register: 00000000*/
#define READ_WC40_XGXSBLK1_LANETESTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000909a, (_val))
#define WRITE_WC40_XGXSBLK1_LANETESTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000909a, (_val))
#define MODIFY_WC40_XGXSBLK1_LANETESTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000909a, (_val), (_mask))



/****************************************************************************
 * TSC_XgxsBlk4
 */
/* XGXS status register: 00000000*/
#define READ_WC40_XGXSBLK4_XGXSSTATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x000090b1, (_val))
#define WRITE_WC40_XGXSBLK4_XGXSSTATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x000090b1, (_val))
#define MODIFY_WC40_XGXSBLK4_XGXSSTATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x000090b1, (_val), (_mask))



/****************************************************************************
 * TSC_GP2
 */
/* GP2 status 8 register: 00000000*/
#define READ_WC40_GP2_REG_8r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009108, (_val))
#define WRITE_WC40_GP2_REG_8r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009108, (_val))
#define MODIFY_WC40_GP2_REG_8r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009108, (_val), (_mask))



/****************************************************************************
 * TSC_CL72_Shared
 */
/* AN OS Default Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_AN_OS_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009111, (_val))
#define WRITE_WC40_CL72_SHARED_AN_OS_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009111, (_val))
#define MODIFY_WC40_CL72_SHARED_AN_OS_DEFAULT_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009111, (_val), (_mask))

/* AN BR Default Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_AN_BR_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009112, (_val))
#define WRITE_WC40_CL72_SHARED_AN_BR_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009112, (_val))
#define MODIFY_WC40_CL72_SHARED_AN_BR_DEFAULT_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009112, (_val), (_mask))

/* AN 2p5 Default Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_AN_TWOP5_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009113, (_val))
#define WRITE_WC40_CL72_SHARED_AN_TWOP5_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009113, (_val))
#define MODIFY_WC40_CL72_SHARED_AN_TWOP5_DEFAULT_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009113, (_val), (_mask))

/* CL72 Tap Limit Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_CL72_TAP_LIMIT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009114, (_val))
#define WRITE_WC40_CL72_SHARED_CL72_TAP_LIMIT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009114, (_val))
#define MODIFY_WC40_CL72_SHARED_CL72_TAP_LIMIT_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009114, (_val), (_mask))

/* CL72 Miscellaneous_3 Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_CL72_MISC3_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009115, (_val))
#define WRITE_WC40_CL72_SHARED_CL72_MISC3_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009115, (_val))
#define MODIFY_WC40_CL72_SHARED_CL72_MISC3_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009115, (_val), (_mask))

/* CL72 Tap Present Control Register: 00000000*/
#define READ_WC40_CL72_SHARED_CL72_TAP_PRESET_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009116, (_val))
#define WRITE_WC40_CL72_SHARED_CL72_TAP_PRESET_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009116, (_val))
#define MODIFY_WC40_CL72_SHARED_CL72_TAP_PRESET_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009116, (_val), (_mask))

/* CL72 Debug 1 Register: 00000000*/
#define READ_WC40_CL72_SHARED_CL72_DEBUG_1_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009117, (_val))
#define WRITE_WC40_CL72_SHARED_CL72_DEBUG_1_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009117, (_val))
#define MODIFY_WC40_CL72_SHARED_CL72_DEBUG_1_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009117, (_val), (_mask))

/* CL72 PRBS CONTROL REGISTER: 00000000*/
#define READ_WC40_CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009118, (_val))
#define WRITE_WC40_CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009118, (_val))
#define MODIFY_WC40_CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009118, (_val), (_mask))



/****************************************************************************
 * TSC_CL82_Shared
 */
/* cl82 rx AM timer register: 00000000*/
#define READ_WC40_CL82_SHARED_CL82_RX_AM_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009123, (_val))
#define WRITE_WC40_CL82_SHARED_CL82_RX_AM_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009123, (_val))
#define MODIFY_WC40_CL82_SHARED_CL82_RX_AM_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009123, (_val), (_mask))



/****************************************************************************
 * TSC_CL82_AM_regs
 */
/* cl82 LANE 0 AM BYTES 1 AND 0 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_LANE_0_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009130, (_val))
#define WRITE_WC40_CL82_AM_REGS_LANE_0_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009130, (_val))
#define MODIFY_WC40_CL82_AM_REGS_LANE_0_AM_BYTE10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009130, (_val), (_mask))

/* cl82 LANE 1 AM BYTES 1 AND 0 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_LANE_1_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009131, (_val))
#define WRITE_WC40_CL82_AM_REGS_LANE_1_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009131, (_val))
#define MODIFY_WC40_CL82_AM_REGS_LANE_1_AM_BYTE10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009131, (_val), (_mask))

/* cl82 LANES 1 and 0 AM BYTE 2 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_LANES_1_0_AM_BYTE2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009132, (_val))
#define WRITE_WC40_CL82_AM_REGS_LANES_1_0_AM_BYTE2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009132, (_val))
#define MODIFY_WC40_CL82_AM_REGS_LANES_1_0_AM_BYTE2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009132, (_val), (_mask))



/****************************************************************************
 * TSC_CL82_AM_regs_tsc_12
 */
/* cl82 LANE 2 AM BYTES 1 AND 0 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009140, (_val))
#define WRITE_WC40_CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009140, (_val))
#define MODIFY_WC40_CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009140, (_val), (_mask))

/* cl82 LANE 3 AM BYTES 1 AND 0 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009141, (_val))
#define WRITE_WC40_CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009141, (_val))
#define MODIFY_WC40_CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009141, (_val), (_mask))

/* cl82 LANES 3 and 2 AM BYTE 2 register: 00000000*/
#define READ_WC40_CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009142, (_val))
#define WRITE_WC40_CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009142, (_val))
#define MODIFY_WC40_CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009142, (_val), (_mask))



/****************************************************************************
 * TSC_TX_X1_Control0
 */
/* TX Phase interpolator Control 1 Register: 00000000*/
#define READ_WC40_TX_X1_CONTROL0_TX_PI_CONTROL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009200, (_val))
#define WRITE_WC40_TX_X1_CONTROL0_TX_PI_CONTROL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009200, (_val))
#define MODIFY_WC40_TX_X1_CONTROL0_TX_PI_CONTROL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009200, (_val), (_mask))

/* TX Phase interpolator Control 2 Register: 00000000*/
#define READ_WC40_TX_X1_CONTROL0_TX_PI_CONTROL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009201, (_val))
#define WRITE_WC40_TX_X1_CONTROL0_TX_PI_CONTROL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009201, (_val))
#define MODIFY_WC40_TX_X1_CONTROL0_TX_PI_CONTROL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009201, (_val), (_mask))

/* TX Phase interpolator Control 3 Register: 00000000*/
#define READ_WC40_TX_X1_CONTROL0_TX_PI_CONTROL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009202, (_val))
#define WRITE_WC40_TX_X1_CONTROL0_TX_PI_CONTROL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009202, (_val))
#define MODIFY_WC40_TX_X1_CONTROL0_TX_PI_CONTROL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009202, (_val), (_mask))



/****************************************************************************
 * TSC_TX_X1_status0
 */
/* TX Phase interpolator Status 1 Register: 00000000*/
#define READ_WC40_TX_X1_STATUS0_TX_PI_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009210, (_val))
#define WRITE_WC40_TX_X1_STATUS0_TX_PI_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009210, (_val))
#define MODIFY_WC40_TX_X1_STATUS0_TX_PI_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009210, (_val), (_mask))

/* TX Phase interpolator Status 2 Register: 00000000*/
#define READ_WC40_TX_X1_STATUS0_TX_PI_STATUS2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009211, (_val))
#define WRITE_WC40_TX_X1_STATUS0_TX_PI_STATUS2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009211, (_val))
#define MODIFY_WC40_TX_X1_STATUS0_TX_PI_STATUS2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009211, (_val), (_mask))

/* TLA STATUS REGISTER: 00000000*/
#define READ_WC40_TX_X1_STATUS0_TLA_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009212, (_val))
#define WRITE_WC40_TX_X1_STATUS0_TLA_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009212, (_val))
#define MODIFY_WC40_TX_X1_STATUS0_TLA_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009212, (_val), (_mask))



/****************************************************************************
 * TSC_RX_X1_Control0
 */
/* Sync code word statemachine control register: 00000000*/
#define READ_WC40_RX_X1_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009220, (_val))
#define WRITE_WC40_RX_X1_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009220, (_val))
#define MODIFY_WC40_RX_X1_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009220, (_val), (_mask))

/* decode_control_1 register: 00000000*/
#define READ_WC40_RX_X1_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009221, (_val))
#define WRITE_WC40_RX_X1_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009221, (_val))
#define MODIFY_WC40_RX_X1_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009221, (_val), (_mask))

/* deskew_windows register: 00000000*/
#define READ_WC40_RX_X1_CONTROL0_DESKEW_WINDOWSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009222, (_val))
#define WRITE_WC40_RX_X1_CONTROL0_DESKEW_WINDOWSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009222, (_val))
#define MODIFY_WC40_RX_X1_CONTROL0_DESKEW_WINDOWSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009222, (_val), (_mask))

/* CX4 signal detect filter: 00000000*/
#define READ_WC40_RX_X1_CONTROL0_CX4_SIGDET_FILTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009224, (_val))
#define WRITE_WC40_RX_X1_CONTROL0_CX4_SIGDET_FILTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009224, (_val))
#define MODIFY_WC40_RX_X1_CONTROL0_CX4_SIGDET_FILTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009224, (_val), (_mask))



/****************************************************************************
 * TSC_RX_X1_Control1
 */
/* CL49 sync header valid/invalid counters: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SHCNT_CL49r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009230, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SHCNT_CL49r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009230, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SHCNT_CL49r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009230, (_val), (_mask))

/* CL49 sync header valid counter: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_VALID_SHCNT_CL82r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009231, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_VALID_SHCNT_CL82r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009231, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_VALID_SHCNT_CL82r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009231, (_val), (_mask))

/* CL49 sync header invalid counter: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_INVALID_SHCNT_CL82r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009232, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_INVALID_SHCNT_CL82r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009232, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_INVALID_SHCNT_CL82r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009232, (_val), (_mask))

/* Sync code word bits 65:50: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009233, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009233, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009233, (_val), (_mask))

/* Sync code word bits 49;34: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009234, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009234, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009234, (_val), (_mask))

/* Sync code word bits 33:18: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009235, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009235, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009235, (_val), (_mask))

/* Sync code word bits 17:2: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009236, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009236, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009236, (_val), (_mask))

/* Sync code word bits 1:0: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009237, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009237, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009237, (_val), (_mask))

/* Sync code word mask bits 65:50: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW0_MASKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009238, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW0_MASKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009238, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW0_MASKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009238, (_val), (_mask))

/* Sync code word mask bits 49:34: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW1_MASKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009239, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW1_MASKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009239, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW1_MASKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009239, (_val), (_mask))

/* Sync code word mask bits 33:18: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW2_MASKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000923a, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW2_MASKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000923a, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW2_MASKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000923a, (_val), (_mask))

/* Sync code word mask bits 17:2: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW3_MASKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000923b, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW3_MASKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000923b, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW3_MASKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000923b, (_val), (_mask))

/* Sync code word mask bits 1:0: 00000000*/
#define READ_WC40_RX_X1_CONTROL1_SCW4_MASKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000923c, (_val))
#define WRITE_WC40_RX_X1_CONTROL1_SCW4_MASKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000923c, (_val))
#define MODIFY_WC40_RX_X1_CONTROL1_SCW4_MASKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000923c, (_val), (_mask))



/****************************************************************************
 * TSC_AN_X1_CONTROL
 */
/* OUI UPPER BITS REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_OUI_UPPERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009240, (_val))
#define WRITE_WC40_AN_X1_CONTROL_OUI_UPPERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009240, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_OUI_UPPERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009240, (_val), (_mask))

/* OUI LOWEr BITS REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_OUI_LOWERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009241, (_val))
#define WRITE_WC40_AN_X1_CONTROL_OUI_LOWERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009241, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_OUI_LOWERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009241, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_5_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009242, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_5_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009242, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_5_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009242, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_11_6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009243, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_11_6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009243, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_11_6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009243, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_17_12r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009244, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_17_12r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009244, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_17_12r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009244, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_23_18r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009245, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_23_18r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009245, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_23_18r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009245, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_29_24r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009246, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_29_24r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009246, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_29_24r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009246, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_35_30r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009247, (_val))
#define WRITE_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_35_30r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009247, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_BAM_SPEED_PRI_35_30r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009247, (_val), (_mask))

/* REMAP PRIORITY REGISTER: 00000000*/
#define READ_WC40_AN_X1_CONTROL_CONFIG_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009248, (_val))
#define WRITE_WC40_AN_X1_CONTROL_CONFIG_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009248, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_CONFIG_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009248, (_val), (_mask))

/* PLL RESET TIMER PERIOD: 00000000*/
#define READ_WC40_AN_X1_CONTROL_PLL_RESET_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009249, (_val))
#define WRITE_WC40_AN_X1_CONTROL_PLL_RESET_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009249, (_val))
#define MODIFY_WC40_AN_X1_CONTROL_PLL_RESET_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009249, (_val), (_mask))



/****************************************************************************
 * TSC_AN_X1_TIMERS
 */
/* CL37 AUTO-NEG RESTART TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL37_RESTARTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009250, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL37_RESTARTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009250, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL37_RESTARTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009250, (_val), (_mask))

/* CL37 AUTO-NEG COMPLETE-ACKNOWLEDGE TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL37_ACKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009251, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL37_ACKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009251, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL37_ACKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009251, (_val), (_mask))

/* CL37 AUTO-NEG TIMEOUT-ERROR TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL37_ERRORr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009252, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL37_ERRORr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009252, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL37_ERRORr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009252, (_val), (_mask))

/* CL73 AUTO-NEG BREAK-LINK TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL73_BREAK_LINKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009253, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL73_BREAK_LINKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009253, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL73_BREAK_LINKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009253, (_val), (_mask))

/* CL73 AUTO-NEG TIMEOUT-ERROR TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL73_ERRORr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009254, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL73_ERRORr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009254, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL73_ERRORr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009254, (_val), (_mask))

/* CL73 PARALLEL-DETECT DME-CLOCK TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL73_DME_LOCKr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009255, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL73_DME_LOCKr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009255, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL73_DME_LOCKr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009255, (_val), (_mask))

/* CL73 LINK-UP TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_LINK_UPr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009256, (_val))
#define WRITE_WC40_AN_X1_TIMERS_LINK_UPr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009256, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_LINK_UPr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009256, (_val), (_mask))

/* TIMER FOR QUALIFYING A LINK_STATUS: 00000000*/
#define READ_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009257, (_val))
#define WRITE_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009257, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009257, (_val), (_mask))

/* Timer FOR QUALIFYING A LINK_STATUS: 00000000*/
#define READ_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009258, (_val))
#define WRITE_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009258, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009258, (_val), (_mask))

/* PARALLEL-DETECT SIGNAL DETECT TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_PD_SD_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x00009259, (_val))
#define WRITE_WC40_AN_X1_TIMERS_PD_SD_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x00009259, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_PD_SD_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x00009259, (_val), (_mask))

/* MAXIMUM TRAINING TIME: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL72_MAX_WAIT_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000925a, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL72_MAX_WAIT_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000925a, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL72_MAX_WAIT_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000925a, (_val), (_mask))

/* PERIOD TO KEEP TRANSIMING FRAMES: 00000000*/
#define READ_WC40_AN_X1_TIMERS_CL72_WAIT_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000925b, (_val))
#define WRITE_WC40_AN_X1_TIMERS_CL72_WAIT_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000925b, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_CL72_WAIT_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000925b, (_val), (_mask))

/* PERIOD TO IGNORE THE LINK: 00000000*/
#define READ_WC40_AN_X1_TIMERS_IGNORE_LINK_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000925c, (_val))
#define WRITE_WC40_AN_X1_TIMERS_IGNORE_LINK_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000925c, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_IGNORE_LINK_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000925c, (_val), (_mask))

/* DME PAGE TIMERS: 00000000*/
#define READ_WC40_AN_X1_TIMERS_DME_PAGE_TIMERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000925d, (_val))
#define WRITE_WC40_AN_X1_TIMERS_DME_PAGE_TIMERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000925d, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_DME_PAGE_TIMERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000925d, (_val), (_mask))

/* CL73 SGMII TIMER: 00000000*/
#define READ_WC40_AN_X1_TIMERS_SGMII_CL73_TIMER_TYPEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000925e, (_val))
#define WRITE_WC40_AN_X1_TIMERS_SGMII_CL73_TIMER_TYPEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000925e, (_val))
#define MODIFY_WC40_AN_X1_TIMERS_SGMII_CL73_TIMER_TYPEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000925e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Control0
 */
/* Swap Count register: 00000000*/
#define READ_WC40_TX_X2_CONTROL0_MLD_SWAP_COUNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a000, (_val))
#define WRITE_WC40_TX_X2_CONTROL0_MLD_SWAP_COUNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a000, (_val))
#define MODIFY_WC40_TX_X2_CONTROL0_MLD_SWAP_COUNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a000, (_val), (_mask))

/* CL48 register: 00000000*/
#define READ_WC40_TX_X2_CONTROL0_CL48_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a001, (_val))
#define WRITE_WC40_TX_X2_CONTROL0_CL48_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a001, (_val))
#define MODIFY_WC40_TX_X2_CONTROL0_CL48_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a001, (_val), (_mask))

/* CL82 register: 00000000*/
#define READ_WC40_TX_X2_CONTROL0_CL82_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a002, (_val))
#define WRITE_WC40_TX_X2_CONTROL0_CL82_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a002, (_val))
#define MODIFY_WC40_TX_X2_CONTROL0_CL82_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a002, (_val), (_mask))

/* BROADCOM 64/66 ACOL INSERTION COUNT: 00000000*/
#define READ_WC40_TX_X2_CONTROL0_BRCM_MODEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a003, (_val))
#define WRITE_WC40_TX_X2_CONTROL0_BRCM_MODEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a003, (_val))
#define MODIFY_WC40_TX_X2_CONTROL0_BRCM_MODEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a003, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Status0
 */
/* CL82 Status 0 register: 00000000*/
#define READ_WC40_TX_X2_STATUS0_CL82_TX_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a011, (_val))
#define WRITE_WC40_TX_X2_STATUS0_CL82_TX_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a011, (_val))
#define MODIFY_WC40_TX_X2_STATUS0_CL82_TX_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a011, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER2_RX_X2_Control0
 */
/* qrsvd 0 register: 00000000*/
#define READ_WC40_RX_X2_CONTROL0_QRSVD_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a020, (_val))
#define WRITE_WC40_RX_X2_CONTROL0_QRSVD_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a020, (_val))
#define MODIFY_WC40_RX_X2_CONTROL0_QRSVD_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a020, (_val), (_mask))

/* qrsvd 1 register: 00000000*/
#define READ_WC40_RX_X2_CONTROL0_QRSVD_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a021, (_val))
#define WRITE_WC40_RX_X2_CONTROL0_QRSVD_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a021, (_val))
#define MODIFY_WC40_RX_X2_CONTROL0_QRSVD_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a021, (_val), (_mask))

/* qrsvd 2 register: 00000000*/
#define READ_WC40_RX_X2_CONTROL0_QRSVD_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a022, (_val))
#define WRITE_WC40_RX_X2_CONTROL0_QRSVD_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a022, (_val))
#define MODIFY_WC40_RX_X2_CONTROL0_QRSVD_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a022, (_val), (_mask))

/* misc 0 register: 00000000*/
#define READ_WC40_RX_X2_CONTROL0_MISC_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a023, (_val))
#define WRITE_WC40_RX_X2_CONTROL0_MISC_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a023, (_val))
#define MODIFY_WC40_RX_X2_CONTROL0_MISC_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a023, (_val), (_mask))

/* misc 1 register: 00000000*/
#define READ_WC40_RX_X2_CONTROL0_MISC_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a024, (_val))
#define WRITE_WC40_RX_X2_CONTROL0_MISC_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a024, (_val))
#define MODIFY_WC40_RX_X2_CONTROL0_MISC_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a024, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER2_RX_X2_Status0
 */
/* skew_status_0 register: 00000000*/
#define READ_WC40_RX_X2_STATUS0_SKEW_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a031, (_val))
#define WRITE_WC40_RX_X2_STATUS0_SKEW_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a031, (_val))
#define MODIFY_WC40_RX_X2_STATUS0_SKEW_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a031, (_val), (_mask))

/* skew_status_1 register: 00000000*/
#define READ_WC40_RX_X2_STATUS0_SKEW_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a032, (_val))
#define WRITE_WC40_RX_X2_STATUS0_SKEW_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a032, (_val))
#define MODIFY_WC40_RX_X2_STATUS0_SKEW_STATUS_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a032, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER2_CL82
 */
/* cl82 rx decoder status register: 00000000*/
#define READ_WC40_CL82_RX_DECODER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a080, (_val))
#define WRITE_WC40_CL82_RX_DECODER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a080, (_val))
#define MODIFY_WC40_CL82_RX_DECODER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a080, (_val), (_mask))

/* cl82 rx deskew status register: 00000000*/
#define READ_WC40_CL82_RX_DESKEW_BER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a081, (_val))
#define WRITE_WC40_CL82_RX_DESKEW_BER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a081, (_val))
#define MODIFY_WC40_CL82_RX_DESKEW_BER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a081, (_val), (_mask))

/* CL82 BER HIGH ORDER bits register: 00000000*/
#define READ_WC40_CL82_CL82_BER_HOr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000a085, (_val))
#define WRITE_WC40_CL82_CL82_BER_HOr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000a085, (_val))
#define MODIFY_WC40_CL82_CL82_BER_HOr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000a085, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_anaTx
 */
/* Tx analog status 0 register: 00000000*/
#define READ_WC40_ANATX_ASTATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c010, (_val))
#define WRITE_WC40_ANATX_ASTATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c010, (_val))
#define MODIFY_WC40_ANATX_ASTATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c010, (_val), (_mask))

/* Tx analog control 0 register: 00000000*/
#define READ_WC40_ANATX_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c011, (_val))
#define WRITE_WC40_ANATX_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c011, (_val))
#define MODIFY_WC40_ANATX_ACONTROL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c011, (_val), (_mask))

/* Tx analog status 1 register (AFE tx_sts[15:0]): 00000000*/
#define READ_WC40_ANATX_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c014, (_val))
#define WRITE_WC40_ANATX_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c014, (_val))
#define MODIFY_WC40_ANATX_ASTATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c014, (_val), (_mask))

/* Tx reserved analog control register (AFE tx_ctrl[15:00], not applicable to XFICore): 00000000*/
#define READ_WC40_ANATX_TXACONTROL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c015, (_val))
#define WRITE_WC40_ANATX_TXACONTROL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c015, (_val))
#define MODIFY_WC40_ANATX_TXACONTROL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c015, (_val), (_mask))

/* Tx reserved analog control register (AFE tx_ctrl[31:16], not applicable to XFICore): 00000000*/
#define READ_WC40_ANATX_TXACONTROL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c016, (_val))
#define WRITE_WC40_ANATX_TXACONTROL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c016, (_val))
#define MODIFY_WC40_ANATX_TXACONTROL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c016, (_val), (_mask))

/* Tx reserved analog control register (AFE tx_ctrl[47:32], not applicable to XFICore): 00000000*/
#define READ_WC40_ANATX_TX_DRIVERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c017, (_val))
#define WRITE_WC40_ANATX_TX_DRIVERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c017, (_val))
#define MODIFY_WC40_ANATX_TX_DRIVERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c017, (_val), (_mask))

/* Tx analog control 5 register: 00000000*/
#define READ_WC40_ANATX_ACONTROL5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c019, (_val))
#define WRITE_WC40_ANATX_ACONTROL5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c019, (_val))
#define MODIFY_WC40_ANATX_ACONTROL5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c019, (_val), (_mask))

/* Tx analog control 6 register: 00000000*/
#define READ_WC40_ANATX_ACONTROL6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c01a, (_val))
#define WRITE_WC40_ANATX_ACONTROL6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c01a, (_val))
#define MODIFY_WC40_ANATX_ACONTROL6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c01a, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_anaRx
 */
/* Rx lane control register: 00000000*/
#define READ_WC40_ANARX_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c021, (_val))
#define WRITE_WC40_ANARX_ACONTROL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c021, (_val))
#define MODIFY_WC40_ANARX_ACONTROL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c021, (_val), (_mask))

/* Rx analog status register (AFE rx_sts[15:0]): 00000000*/
#define READ_WC40_ANARX_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c02b, (_val))
#define WRITE_WC40_ANARX_ASTATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c02b, (_val))
#define MODIFY_WC40_ANARX_ASTATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c02b, (_val), (_mask))

/* Rx reserved analog control register (AFE rx_ctrl[15:00], not applicable to XFICore): 00000000*/
#define READ_WC40_ANARX_RXACONTROL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c02c, (_val))
#define WRITE_WC40_ANARX_RXACONTROL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c02c, (_val))
#define MODIFY_WC40_ANARX_RXACONTROL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c02c, (_val), (_mask))

/* Rx reserved analog control register (AFE rx_ctrl[31:16], not applicable to XFICore): 00000000*/
#define READ_WC40_ANARX_RXACONTROL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c02d, (_val))
#define WRITE_WC40_ANARX_RXACONTROL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c02d, (_val))
#define MODIFY_WC40_ANARX_RXACONTROL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c02d, (_val), (_mask))

/* Rx reserved analog control register (AFE rx_ctrl[47:32], not applicable to XFICore): 00000000*/
#define READ_WC40_ANARX_RXACONTROL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c02e, (_val))
#define WRITE_WC40_ANARX_RXACONTROL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c02e, (_val))
#define MODIFY_WC40_ANARX_RXACONTROL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c02e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_PatGen0
 */
/* Pattern Generator Control: 00000000*/
#define READ_WC40_PATGEN0_PATGENCTRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c030, (_val))
#define WRITE_WC40_PATGEN0_PATGENCTRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c030, (_val))
#define MODIFY_WC40_PATGEN0_PATGENCTRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c030, (_val), (_mask))

/* PRBS Control: 00000000*/
#define READ_WC40_PATGEN0_PRBSCTRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c031, (_val))
#define WRITE_WC40_PATGEN0_PRBSCTRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c031, (_val))
#define MODIFY_WC40_PATGEN0_PRBSCTRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c031, (_val), (_mask))

/* PRBS Status: 00000000*/
#define READ_WC40_PATGEN0_PRBSSTAT0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c032, (_val))
#define WRITE_WC40_PATGEN0_PRBSSTAT0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c032, (_val))
#define MODIFY_WC40_PATGEN0_PRBSSTAT0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c032, (_val), (_mask))

/* PRBS Status: 00000000*/
#define READ_WC40_PATGEN0_PRBSSTAT1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c033, (_val))
#define WRITE_WC40_PATGEN0_PRBSSTAT1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c033, (_val))
#define MODIFY_WC40_PATGEN0_PRBSSTAT1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c033, (_val), (_mask))

/* MISCELLANEOUS TEST Status: 00000000*/
#define READ_WC40_PATGEN0_TESTMISCSTATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c034, (_val))
#define WRITE_WC40_PATGEN0_TESTMISCSTATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c034, (_val))
#define MODIFY_WC40_PATGEN0_TESTMISCSTATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c034, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_PatGen1
 */
/* TX Packet Count Upper Register: 00000000*/
#define READ_WC40_PATGEN1_TXPKTCNT_Ur(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c040, (_val))
#define WRITE_WC40_PATGEN1_TXPKTCNT_Ur(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c040, (_val))
#define MODIFY_WC40_PATGEN1_TXPKTCNT_Ur(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c040, (_val), (_mask))

/* TX Packet Count Lower Register: 00000000*/
#define READ_WC40_PATGEN1_TXPKTCNT_Lr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c041, (_val))
#define WRITE_WC40_PATGEN1_TXPKTCNT_Lr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c041, (_val))
#define MODIFY_WC40_PATGEN1_TXPKTCNT_Lr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c041, (_val), (_mask))

/* RX Packet Count Upper Register: 00000000*/
#define READ_WC40_PATGEN1_RXPKTCNT_Ur(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c042, (_val))
#define WRITE_WC40_PATGEN1_RXPKTCNT_Ur(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c042, (_val))
#define MODIFY_WC40_PATGEN1_RXPKTCNT_Ur(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c042, (_val), (_mask))

/* RX Packet Count Lower Register: 00000000*/
#define READ_WC40_PATGEN1_RXPKTCNT_Lr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c043, (_val))
#define WRITE_WC40_PATGEN1_RXPKTCNT_Lr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c043, (_val))
#define MODIFY_WC40_PATGEN1_RXPKTCNT_Lr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c043, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Credit0
 */
/* clock count 0 register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_CREDIT0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c100, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_CREDIT0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c100, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_CREDIT0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c100, (_val), (_mask))

/* clock count 1 register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_CREDIT1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c101, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_CREDIT1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c101, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_CREDIT1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c101, (_val), (_mask))

/* loop count 1_0 register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_LOOPCNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c102, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_LOOPCNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c102, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_LOOPCNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c102, (_val), (_mask))

/* credit gen count register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_MAC_CREDITGENCNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c103, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_MAC_CREDITGENCNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c103, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_MAC_CREDITGENCNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c103, (_val), (_mask))

/* pcs clock count 0 register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_PCS_CLOCKCNT0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c104, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_PCS_CLOCKCNT0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c104, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_PCS_CLOCKCNT0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c104, (_val), (_mask))

/* pcs credit gen count register: 00000000*/
#define READ_WC40_TX_X4_CREDIT0_PCS_CREDITGENCNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c105, (_val))
#define WRITE_WC40_TX_X4_CREDIT0_PCS_CREDITGENCNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c105, (_val))
#define MODIFY_WC40_TX_X4_CREDIT0_PCS_CREDITGENCNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c105, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Control0
 */
/* CL72 KR Default Control Register: 00000000*/
#define READ_WC40_TX_X4_CONTROL0_KR_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c110, (_val))
#define WRITE_WC40_TX_X4_CONTROL0_KR_DEFAULT_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c110, (_val))
#define MODIFY_WC40_TX_X4_CONTROL0_KR_DEFAULT_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c110, (_val), (_mask))

/* Encode 0 register: 00000000*/
#define READ_WC40_TX_X4_CONTROL0_ENCODE_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c111, (_val))
#define WRITE_WC40_TX_X4_CONTROL0_ENCODE_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c111, (_val))
#define MODIFY_WC40_TX_X4_CONTROL0_ENCODE_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c111, (_val), (_mask))

/* Encode 1 register 64/66 Encoder Programmable Table Lookup Control Character: 00000000*/
#define READ_WC40_TX_X4_CONTROL0_ENCODE_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c112, (_val))
#define WRITE_WC40_TX_X4_CONTROL0_ENCODE_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c112, (_val))
#define MODIFY_WC40_TX_X4_CONTROL0_ENCODE_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c112, (_val), (_mask))

/* Misc register: 00000000*/
#define READ_WC40_TX_X4_CONTROL0_MISCr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c113, (_val))
#define WRITE_WC40_TX_X4_CONTROL0_MISCr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c113, (_val))
#define MODIFY_WC40_TX_X4_CONTROL0_MISCr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c113, (_val), (_mask))

/* cl36 tx 0 register: 00000000*/
#define READ_WC40_TX_X4_CONTROL0_CL36_TX_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c114, (_val))
#define WRITE_WC40_TX_X4_CONTROL0_CL36_TX_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c114, (_val))
#define MODIFY_WC40_TX_X4_CONTROL0_CL36_TX_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c114, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Status0
 */
/* Encode Status 0 register: 00000000*/
#define READ_WC40_TX_X4_STATUS0_ENCODE_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c120, (_val))
#define WRITE_WC40_TX_X4_STATUS0_ENCODE_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c120, (_val))
#define MODIFY_WC40_TX_X4_STATUS0_ENCODE_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c120, (_val), (_mask))

/* "Status of PCS Information": 00000000*/
#define READ_WC40_TX_X4_STATUS0_PCS_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c121, (_val))
#define WRITE_WC40_TX_X4_STATUS0_PCS_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c121, (_val))
#define MODIFY_WC40_TX_X4_STATUS0_PCS_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c121, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Control0
 */
/* pcs control 0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_PCS_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c130, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_PCS_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c130, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_PCS_CONTROL_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c130, (_val), (_mask))

/* User FEC Control 0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_FEC_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c131, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_FEC_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c131, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_FEC_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c131, (_val), (_mask))

/* User FEC Control 1 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_FEC_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c132, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_FEC_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c132, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_FEC_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c132, (_val), (_mask))

/* User FEC Control 2 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_FEC_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c133, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_FEC_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c133, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_FEC_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c133, (_val), (_mask))

/* Decoder control 0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c134, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c134, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_DECODE_CONTROL_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c134, (_val), (_mask))

/* Decoder control 1 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c135, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c135, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_DECODE_CONTROL_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c135, (_val), (_mask))

/* cl36_rx_0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_CL36_RX_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c136, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_CL36_RX_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c136, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_CL36_RX_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c136, (_val), (_mask))

/* pma_control_0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_PMA_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c137, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_PMA_CONTROL_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c137, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_PMA_CONTROL_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c137, (_val), (_mask))

/* Rx Sigdet Control: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_RX_SIGDETr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c138, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_RX_SIGDETr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c138, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_RX_SIGDETr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c138, (_val), (_mask))

/* Link status control: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_LINK_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c139, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_LINK_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c139, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_LINK_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c139, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status0
 */
/* "User FEC debug read data [15:0]": 00000000*/
#define READ_WC40_RX_X4_STATUS0_FEC_DBG_ERRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c140, (_val))
#define WRITE_WC40_RX_X4_STATUS0_FEC_DBG_ERRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c140, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_FEC_DBG_ERRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c140, (_val), (_mask))

/* "User FEC debug read data [31:16]": 00000000*/
#define READ_WC40_RX_X4_STATUS0_FEC_DBG_ERRAHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c141, (_val))
#define WRITE_WC40_RX_X4_STATUS0_FEC_DBG_ERRAHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c141, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_FEC_DBG_ERRAHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c141, (_val), (_mask))

/* "fec burst error status lower 16 bits": 00000000*/
#define READ_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c142, (_val))
#define WRITE_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c142, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c142, (_val), (_mask))

/* "fec burst error status lower 16 bits": 00000000*/
#define READ_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c143, (_val))
#define WRITE_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c143, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c143, (_val), (_mask))

/* "Barrel Shifter State": 00000000*/
#define READ_WC40_RX_X4_STATUS0_BARREL_SHIFTER_STATEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c144, (_val))
#define WRITE_WC40_RX_X4_STATUS0_BARREL_SHIFTER_STATEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c144, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_BARREL_SHIFTER_STATEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c144, (_val), (_mask))

/* cl49_lock_fsm_status register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_CL49_LOCK_FSM_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c145, (_val))
#define WRITE_WC40_RX_X4_STATUS0_CL49_LOCK_FSM_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c145, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_CL49_LOCK_FSM_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c145, (_val), (_mask))

/* decode status 0 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c146, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c146, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c146, (_val), (_mask))

/* decode status 1 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c147, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c147, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c147, (_val), (_mask))

/* scw & K-code group error counters: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c148, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c148, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c148, (_val), (_mask))

/* decode status 3 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c149, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c149, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c149, (_val), (_mask))

/* decode status 4 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c14a, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c14a, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c14a, (_val), (_mask))

/* decode status 5 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_DECODE_STATUS_5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c14b, (_val))
#define WRITE_WC40_RX_X4_STATUS0_DECODE_STATUS_5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c14b, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_DECODE_STATUS_5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c14b, (_val), (_mask))

/* syncacq_status_0 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c14c, (_val))
#define WRITE_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c14c, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c14c, (_val), (_mask))

/* syncacq_status_1 register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c14d, (_val))
#define WRITE_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c14d, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_SYNCACQ_STATUS_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c14d, (_val), (_mask))

/* bercount register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_BERCOUNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c14e, (_val))
#define WRITE_WC40_RX_X4_STATUS0_BERCOUNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c14e, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_BERCOUNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c14e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status1
 */
/* "Live status of PMA/PMD Information": 00000000*/
#define READ_WC40_RX_X4_STATUS1_PMA_PMD_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c150, (_val))
#define WRITE_WC40_RX_X4_STATUS1_PMA_PMD_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c150, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_PMA_PMD_LIVE_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c150, (_val), (_mask))

/* "Latched status of PMA/PMD Information": 00000000*/
#define READ_WC40_RX_X4_STATUS1_PMA_PMD_LATCHED_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c151, (_val))
#define WRITE_WC40_RX_X4_STATUS1_PMA_PMD_LATCHED_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c151, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_PMA_PMD_LATCHED_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c151, (_val), (_mask))

/* "Latched status of PCS Information": 00000000*/
#define READ_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c152, (_val))
#define WRITE_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c152, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c152, (_val), (_mask))

/* "Latched status of PCS Information": 00000000*/
#define READ_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c153, (_val))
#define WRITE_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c153, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_PCS_LATCHED_STATUS_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c153, (_val), (_mask))

/* LiveLatched status of PCS Information": 00000000*/
#define READ_WC40_RX_X4_STATUS1_PCS_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c154, (_val))
#define WRITE_WC40_RX_X4_STATUS1_PCS_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c154, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_PCS_LIVE_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c154, (_val), (_mask))

/* cl82 AM lock state machine latched status per lane: 00000000*/
#define READ_WC40_RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c155, (_val))
#define WRITE_WC40_RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c155, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c155, (_val), (_mask))

/* cl82 AM lock state machine live status per lane: 00000000*/
#define READ_WC40_RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c156, (_val))
#define WRITE_WC40_RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c156, (_val))
#define MODIFY_WC40_RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c156, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Control0_tsc_12
 */
/* User FEC Control 0 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_TSC_12_FEC_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c161, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_TSC_12_FEC_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c161, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_TSC_12_FEC_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c161, (_val), (_mask))

/* User FEC Control 1 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_TSC_12_FEC_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c162, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_TSC_12_FEC_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c162, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_TSC_12_FEC_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c162, (_val), (_mask))

/* User FEC Control 2 register: 00000000*/
#define READ_WC40_RX_X4_CONTROL0_TSC_12_FEC_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c163, (_val))
#define WRITE_WC40_RX_X4_CONTROL0_TSC_12_FEC_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c163, (_val))
#define MODIFY_WC40_RX_X4_CONTROL0_TSC_12_FEC_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c163, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status0_tsc_12
 */
/* "User FEC debug read data [15:0]": 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c170, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c170, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c170, (_val), (_mask))

/* "User FEC debug read data [31:16]": 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c171, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c171, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c171, (_val), (_mask))

/* "fec burst error status lower 16 bits": 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c172, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c172, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c172, (_val), (_mask))

/* "fec burst error status lower 16 bits": 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c173, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c173, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c173, (_val), (_mask))

/* bercount register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_BERCOUNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c174, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_BERCOUNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c174, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_BERCOUNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c174, (_val), (_mask))

/* TSC_12 EXTENSION of CL49 Lock Status register: 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c175, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c175, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c175, (_val), (_mask))

/* TSC_12 VIRTUAL LANE MAPPING: 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c176, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c176, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c176, (_val), (_mask))

/* "Barrel Shifter State": 00000000*/
#define READ_WC40_RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c177, (_val))
#define WRITE_WC40_RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c177, (_val))
#define MODIFY_WC40_RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c177, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_ABILITIES
 */
/* AN ENABLES: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_ENABLESr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c180, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_ENABLESr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c180, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_ENABLESr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c180, (_val), (_mask))

/* CL37 BASE PAGE ABILITIES: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c181, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c181, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIESr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c181, (_val), (_mask))

/* CL37 BAM ABILITIES: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c182, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c182, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIESr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c182, (_val), (_mask))

/* Cl37 OVER1G ABILITIES REG 1: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c183, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c183, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c183, (_val), (_mask))

/* Cl37 OVER1G ABILITIES REG 0: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c184, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c184, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c184, (_val), (_mask))

/* CL73 BASE PAGE ABILITIES REG 1: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c185, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c185, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c185, (_val), (_mask))

/* CL73 BASE PAGE ABILITIES REG 0: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c186, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c186, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c186, (_val), (_mask))

/* CL73 BAM ABILITIES: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c187, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIESr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c187, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIESr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c187, (_val), (_mask))

/* AN MISC CONTROLS: 00000000*/
#define READ_WC40_AN_X4_ABILITIES_CONTROLSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c188, (_val))
#define WRITE_WC40_AN_X4_ABILITIES_CONTROLSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c188, (_val))
#define MODIFY_WC40_AN_X4_ABILITIES_CONTROLSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c188, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_HW_LP_PAGES
 */
/* LINK PARTNER MESSAGE_PAGE 5 USER PAGE 1: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c190, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c190, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c190, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 5 USER PAGE 2: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c191, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c191, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c191, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 5 USER PAGE 3: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c192, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c192, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c192, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 5 USER PAGE 4: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c193, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c193, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP5_UP4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c193, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 1024 USER PAGE 1: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c194, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c194, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c194, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 1024 USER PAGE 2: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c195, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c195, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c195, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 1024 USER PAGE 3: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c196, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c196, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c196, (_val), (_mask))

/* LINK PARTNER MESSAGE_PAGE 1024 USER PAGE 4: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c197, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c197, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_MP1024_UP4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c197, (_val), (_mask))

/* LINK PARTNER BASE PAGE 1: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c198, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c198, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c198, (_val), (_mask))

/* LINK PARTNER BASE PAGE 2: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c199, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c199, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c199, (_val), (_mask))

/* LINK PARTNER BASE PAGE 3: 00000000*/
#define READ_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c19a, (_val))
#define WRITE_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c19a, (_val))
#define MODIFY_WC40_AN_X4_HW_LP_PAGES_LP_BASE_PAGE3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c19a, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_SW_MANAGEMENT
 */
/* LOCAL DEVICE SW CONTROL PAGE 2: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a0, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a0, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a0, (_val), (_mask))

/* LOCAL DEVICE SW CONTROL PAGE 1: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a1, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a1, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a1, (_val), (_mask))

/* LOCAL DEVICE SW CONTROL PAGE 0: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a2, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a2, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LD_PAGE_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a2, (_val), (_mask))

/* LINK PARNTER SW CONTROL PAGE 2: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a3, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a3, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a3, (_val), (_mask))

/* LINK PARNTER SW CONTROL PAGE 1: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a4, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a4, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a4, (_val), (_mask))

/* LINK PARNTER SW CONTROL PAGE 0: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a5, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a5, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LP_PAGE_0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a5, (_val), (_mask))

/* SW CONTROL STATUS INFORMATION: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a6, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a6, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a6, (_val), (_mask))

/* LOCAL DEVICE CONTROLS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_LD_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a7, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_LD_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a7, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_LD_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a7, (_val), (_mask))

/* AN PAGE SEQUENCER STATUS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a8, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a8, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a8, (_val), (_mask))

/* AN PAGE EXCHANGER STATUS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1a9, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1a9, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1a9, (_val), (_mask))

/* AN PAGE DECODER STATUS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1aa, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1aa, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1aa, (_val), (_mask))

/* AN ABILITY RESOLUTION INFORMATION: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1ab, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1ab, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1ab, (_val), (_mask))

/* MISCILLANEOUS AN STATUS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_MISC_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1ac, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_MISC_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1ac, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_MISC_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1ac, (_val), (_mask))

/* TLA SEQUENCER STATUS: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1ad, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1ad, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1ad, (_val), (_mask))

/* AN SEQUENCER UNEXPECTED PAGE: 00000000*/
#define READ_WC40_AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c1ae, (_val))
#define WRITE_WC40_AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c1ae, (_val))
#define MODIFY_WC40_AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c1ae, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc1b0
 */
/* CDR Control 0 Register: 00000000*/
#define READ_WC40_DSC1B0_CDR_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c200, (_val))
#define WRITE_WC40_DSC1B0_CDR_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c200, (_val))
#define MODIFY_WC40_DSC1B0_CDR_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c200, (_val), (_mask))

/* CDR Control 1 Register: 00000000*/
#define READ_WC40_DSC1B0_CDR_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c201, (_val))
#define WRITE_WC40_DSC1B0_CDR_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c201, (_val))
#define MODIFY_WC40_DSC1B0_CDR_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c201, (_val), (_mask))

/* CDR Control 2 Register: 00000000*/
#define READ_WC40_DSC1B0_CDR_CTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c202, (_val))
#define WRITE_WC40_DSC1B0_CDR_CTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c202, (_val))
#define MODIFY_WC40_DSC1B0_CDR_CTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c202, (_val), (_mask))

/* Phase Interpolator Control 0 Register: 00000000*/
#define READ_WC40_DSC1B0_PI_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c203, (_val))
#define WRITE_WC40_DSC1B0_PI_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c203, (_val))
#define MODIFY_WC40_DSC1B0_PI_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c203, (_val), (_mask))

/* Phase Interpolator Control 1 Register: 00000000*/
#define READ_WC40_DSC1B0_PI_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c204, (_val))
#define WRITE_WC40_DSC1B0_PI_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c204, (_val))
#define MODIFY_WC40_DSC1B0_PI_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c204, (_val), (_mask))

/* DFE VGA Control 0 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c205, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c205, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c205, (_val), (_mask))

/* DFE VGA Control 1 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c206, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c206, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c206, (_val), (_mask))

/* DFE VGA Control 2 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c207, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c207, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c207, (_val), (_mask))

/* DFE VGA Control 3 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c208, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c208, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c208, (_val), (_mask))

/* DFE VGA Control 4 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c209, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c209, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c209, (_val), (_mask))

/* DFE VGA Control 5 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c20a, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c20a, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c20a, (_val), (_mask))

/* DFE VGA Control 6 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c20b, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c20b, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c20b, (_val), (_mask))

/* DFE VGA Control 7 Register: 00000000*/
#define READ_WC40_DSC1B0_DFE_VGA_CTRL7r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c20c, (_val))
#define WRITE_WC40_DSC1B0_DFE_VGA_CTRL7r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c20c, (_val))
#define MODIFY_WC40_DSC1B0_DFE_VGA_CTRL7r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c20c, (_val), (_mask))

/* DSC Diagnostics Control 0 Register: 00000000*/
#define READ_WC40_DSC1B0_DSC_DIAG_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c20d, (_val))
#define WRITE_WC40_DSC1B0_DSC_DIAG_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c20d, (_val))
#define MODIFY_WC40_DSC1B0_DSC_DIAG_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c20d, (_val), (_mask))

/* DSC to uController Control Register: 00000000*/
#define READ_WC40_DSC1B0_UC_CTRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c20e, (_val))
#define WRITE_WC40_DSC1B0_UC_CTRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c20e, (_val))
#define MODIFY_WC40_DSC1B0_UC_CTRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c20e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc2b0
 */
/* DSC State Machine Control 0 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c210, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c210, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c210, (_val), (_mask))

/* DSC State Machine Control 1 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c211, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c211, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c211, (_val), (_mask))

/* DSC State Machine Control 2 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c212, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c212, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c212, (_val), (_mask))

/* DSC State Machine Control 3 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c213, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c213, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c213, (_val), (_mask))

/* DSC State Machine Control 4 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c214, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c214, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c214, (_val), (_mask))

/* DSC State Machine Control 5 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c215, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c215, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c215, (_val), (_mask))

/* DSC State Machine Control 6 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c216, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c216, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c216, (_val), (_mask))

/* DSC State Machine Control 7 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL7r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c217, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL7r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c217, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL7r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c217, (_val), (_mask))

/* DSC State Machine Control 8 Register: 00000000*/
#define READ_WC40_DSC2B0_ACQ_SM_CTRL8r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c218, (_val))
#define WRITE_WC40_DSC2B0_ACQ_SM_CTRL8r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c218, (_val))
#define MODIFY_WC40_DSC2B0_ACQ_SM_CTRL8r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c218, (_val), (_mask))

/* DSC Analog Control 0 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_ANA_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c219, (_val))
#define WRITE_WC40_DSC2B0_DSC_ANA_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c219, (_val))
#define MODIFY_WC40_DSC2B0_DSC_ANA_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c219, (_val), (_mask))

/* DSC Analog Control 1 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_ANA_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c21a, (_val))
#define WRITE_WC40_DSC2B0_DSC_ANA_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c21a, (_val))
#define MODIFY_WC40_DSC2B0_DSC_ANA_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c21a, (_val), (_mask))

/* DSC Analog Control 2 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_ANA_CTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c21b, (_val))
#define WRITE_WC40_DSC2B0_DSC_ANA_CTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c21b, (_val))
#define MODIFY_WC40_DSC2B0_DSC_ANA_CTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c21b, (_val), (_mask))

/* DSC Analog Control 3 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_ANA_CTRL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c21c, (_val))
#define WRITE_WC40_DSC2B0_DSC_ANA_CTRL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c21c, (_val))
#define MODIFY_WC40_DSC2B0_DSC_ANA_CTRL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c21c, (_val), (_mask))

/* DSC Analog Control 4 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_ANA_CTRL4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c21d, (_val))
#define WRITE_WC40_DSC2B0_DSC_ANA_CTRL4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c21d, (_val))
#define MODIFY_WC40_DSC2B0_DSC_ANA_CTRL4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c21d, (_val), (_mask))

/* DSC Misc Control 0 Register: 00000000*/
#define READ_WC40_DSC2B0_DSC_MISC_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c21e, (_val))
#define WRITE_WC40_DSC2B0_DSC_MISC_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c21e, (_val))
#define MODIFY_WC40_DSC2B0_DSC_MISC_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c21e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc3b0
 */
/* CDR Status 0 Register: 00000000*/
#define READ_WC40_DSC3B0_CDR_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c220, (_val))
#define WRITE_WC40_DSC3B0_CDR_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c220, (_val))
#define MODIFY_WC40_DSC3B0_CDR_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c220, (_val), (_mask))

/* CDR Status 1 Register: 00000000*/
#define READ_WC40_DSC3B0_CDR_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c221, (_val))
#define WRITE_WC40_DSC3B0_CDR_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c221, (_val))
#define MODIFY_WC40_DSC3B0_CDR_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c221, (_val), (_mask))

/* CDR Status 2 Register: 00000000*/
#define READ_WC40_DSC3B0_CDR_STATUS2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c222, (_val))
#define WRITE_WC40_DSC3B0_CDR_STATUS2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c222, (_val))
#define MODIFY_WC40_DSC3B0_CDR_STATUS2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c222, (_val), (_mask))

/* Phase Interpolator Status 0 Register: 00000000*/
#define READ_WC40_DSC3B0_PI_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c223, (_val))
#define WRITE_WC40_DSC3B0_PI_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c223, (_val))
#define MODIFY_WC40_DSC3B0_PI_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c223, (_val), (_mask))

/* Phase Interpolator Status 1 Register: 00000000*/
#define READ_WC40_DSC3B0_PI_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c224, (_val))
#define WRITE_WC40_DSC3B0_PI_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c224, (_val))
#define MODIFY_WC40_DSC3B0_PI_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c224, (_val), (_mask))

/* DFE VGA Status 0 Register: 00000000*/
#define READ_WC40_DSC3B0_DFE_VGA_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c225, (_val))
#define WRITE_WC40_DSC3B0_DFE_VGA_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c225, (_val))
#define MODIFY_WC40_DSC3B0_DFE_VGA_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c225, (_val), (_mask))

/* DFE VGA Status 1 Register: 00000000*/
#define READ_WC40_DSC3B0_DFE_VGA_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c226, (_val))
#define WRITE_WC40_DSC3B0_DFE_VGA_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c226, (_val))
#define MODIFY_WC40_DSC3B0_DFE_VGA_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c226, (_val), (_mask))

/* DFE VGA Status 2 Register: 00000000*/
#define READ_WC40_DSC3B0_DFE_VGA_STATUS2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c227, (_val))
#define WRITE_WC40_DSC3B0_DFE_VGA_STATUS2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c227, (_val))
#define MODIFY_WC40_DSC3B0_DFE_VGA_STATUS2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c227, (_val), (_mask))

/* DFE VGA Status 3 Register: 00000000*/
#define READ_WC40_DSC3B0_DFE_VGA_STATUS3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c228, (_val))
#define WRITE_WC40_DSC3B0_DFE_VGA_STATUS3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c228, (_val))
#define MODIFY_WC40_DSC3B0_DFE_VGA_STATUS3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c228, (_val), (_mask))

/* ACQ State Machine Status 0 Register: 00000000*/
#define READ_WC40_DSC3B0_ACQ_SM_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c229, (_val))
#define WRITE_WC40_DSC3B0_ACQ_SM_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c229, (_val))
#define MODIFY_WC40_DSC3B0_ACQ_SM_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c229, (_val), (_mask))

/* ACQ State Machine Status 1 Register: 00000000*/
#define READ_WC40_DSC3B0_ACQ_SM_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c22a, (_val))
#define WRITE_WC40_DSC3B0_ACQ_SM_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c22a, (_val))
#define MODIFY_WC40_DSC3B0_ACQ_SM_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c22a, (_val), (_mask))

/* DSC Analog Status 0 Register: 00000000*/
#define READ_WC40_DSC3B0_ANA_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c22b, (_val))
#define WRITE_WC40_DSC3B0_ANA_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c22b, (_val))
#define MODIFY_WC40_DSC3B0_ANA_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c22b, (_val), (_mask))

/* DSC Analog Status 1 Register: 00000000*/
#define READ_WC40_DSC3B0_ANA_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c22c, (_val))
#define WRITE_WC40_DSC3B0_ANA_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c22c, (_val))
#define MODIFY_WC40_DSC3B0_ANA_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c22c, (_val), (_mask))

/* DSC Analog Status 2 Register: 00000000*/
#define READ_WC40_DSC3B0_ANA_STATUS2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c22d, (_val))
#define WRITE_WC40_DSC3B0_ANA_STATUS2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c22d, (_val))
#define MODIFY_WC40_DSC3B0_ANA_STATUS2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c22d, (_val), (_mask))

/* DSC Analog Status 3 Register: 00000000*/
#define READ_WC40_DSC3B0_ANA_STATUS3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c22e, (_val))
#define WRITE_WC40_DSC3B0_ANA_STATUS3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c22e, (_val))
#define MODIFY_WC40_DSC3B0_ANA_STATUS3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c22e, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc4b0
 */
/* State Machine Control 0 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c230, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c230, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c230, (_val), (_mask))

/* State Machine Control 1 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c231, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c231, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c231, (_val), (_mask))

/* State Machine Control 2 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c232, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c232, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c232, (_val), (_mask))

/* State Machine Control 3 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c233, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c233, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c233, (_val), (_mask))

/* State Machine Control 4 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c234, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c234, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c234, (_val), (_mask))

/* State Machine Control 5 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c235, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c235, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c235, (_val), (_mask))

/* State Machine Control 6 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c236, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c236, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c236, (_val), (_mask))

/* State Machine Control 7 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL7r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c237, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL7r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c237, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL7r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c237, (_val), (_mask))

/* State Machine Control 8 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL8r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c238, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL8r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c238, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL8r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c238, (_val), (_mask))

/* State Machine Control 9 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL9r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c239, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL9r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c239, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL9r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c239, (_val), (_mask))

/* State Machine Control 10 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL10r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c23a, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL10r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c23a, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL10r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c23a, (_val), (_mask))

/* State Machine Control 11 Register: 00000000*/
#define READ_WC40_DSC4B0_TUNING_SM_CTRL11r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c23b, (_val))
#define WRITE_WC40_DSC4B0_TUNING_SM_CTRL11r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c23b, (_val))
#define MODIFY_WC40_DSC4B0_TUNING_SM_CTRL11r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c23b, (_val), (_mask))

/* Acquisition State Machine Control 9 Register: 00000000*/
#define READ_WC40_DSC4B0_ACQ_SM_CTRL9r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c23c, (_val))
#define WRITE_WC40_DSC4B0_ACQ_SM_CTRL9r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c23c, (_val))
#define MODIFY_WC40_DSC4B0_ACQ_SM_CTRL9r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c23c, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc5b0
 */
/* State Machine Status 0 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS0r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c240, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS0r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c240, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS0r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c240, (_val), (_mask))

/* State Machine Status 1 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c241, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c241, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c241, (_val), (_mask))

/* State Machine Status 2 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c242, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c242, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c242, (_val), (_mask))

/* State Machine Status 3 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c243, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c243, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c243, (_val), (_mask))

/* State Machine Status 4 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c244, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c244, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c244, (_val), (_mask))

/* State Machine Status 5 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS5r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c245, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS5r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c245, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS5r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c245, (_val), (_mask))

/* State Machine Status 6 Register: 00000000*/
#define READ_WC40_DSC5B0_TUNING_SM_STATUS6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c246, (_val))
#define WRITE_WC40_DSC5B0_TUNING_SM_STATUS6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c246, (_val))
#define MODIFY_WC40_DSC5B0_TUNING_SM_STATUS6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c246, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_CL72
 */
/* CL72 TX Coefficient Update Register: 00000000*/
#define READ_WC40_CL72_XMT_CONTROL_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c250, (_val))
#define WRITE_WC40_CL72_XMT_CONTROL_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c250, (_val))
#define MODIFY_WC40_CL72_XMT_CONTROL_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c250, (_val), (_mask))

/* CL72 Status Report Register: 00000000*/
#define READ_WC40_CL72_RCVD_STATUS_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c251, (_val))
#define WRITE_WC40_CL72_RCVD_STATUS_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c251, (_val))
#define MODIFY_WC40_CL72_RCVD_STATUS_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c251, (_val), (_mask))

/* CL72 TX FIR Tap Register: 00000000*/
#define READ_WC40_CL72_TX_FIR_TAP_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c252, (_val))
#define WRITE_WC40_CL72_TX_FIR_TAP_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c252, (_val))
#define MODIFY_WC40_CL72_TX_FIR_TAP_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c252, (_val), (_mask))

/* CL72 Miscellaneous_1 Control Register: 00000000*/
#define READ_WC40_CL72_MISC1_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c253, (_val))
#define WRITE_WC40_CL72_MISC1_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c253, (_val))
#define MODIFY_WC40_CL72_MISC1_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c253, (_val), (_mask))

/* CL72 Miscellaneous_2 Control Register: 00000000*/
#define READ_WC40_CL72_MISC2_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c254, (_val))
#define WRITE_WC40_CL72_MISC2_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c254, (_val))
#define MODIFY_WC40_CL72_MISC2_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c254, (_val), (_mask))

/* CL72 Debug 2 Register: 00000000*/
#define READ_WC40_CL72_DEBUG_2_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c256, (_val))
#define WRITE_WC40_CL72_DEBUG_2_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c256, (_val))
#define MODIFY_WC40_CL72_DEBUG_2_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c256, (_val), (_mask))

/* CL72 Debug 3 Register: 00000000*/
#define READ_WC40_CL72_DEBUG_3_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c257, (_val))
#define WRITE_WC40_CL72_DEBUG_3_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c257, (_val))
#define MODIFY_WC40_CL72_DEBUG_3_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c257, (_val), (_mask))

/* CL72 Debug 4 Register: 00000000*/
#define READ_WC40_CL72_DEBUG_4_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c258, (_val))
#define WRITE_WC40_CL72_DEBUG_4_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c258, (_val))
#define MODIFY_WC40_CL72_DEBUG_4_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c258, (_val), (_mask))

/* : 00000000*/
#define READ_WC40_CL72_CL72_LD_STATUS_PAGEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c259, (_val))
#define WRITE_WC40_CL72_CL72_LD_STATUS_PAGEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c259, (_val))
#define MODIFY_WC40_CL72_CL72_LD_STATUS_PAGEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c259, (_val), (_mask))

/* : 00000000*/
#define READ_WC40_CL72_CL72_LP_CONTROL_PAGEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c25a, (_val))
#define WRITE_WC40_CL72_CL72_LP_CONTROL_PAGEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c25a, (_val))
#define MODIFY_WC40_CL72_CL72_LP_CONTROL_PAGEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c25a, (_val), (_mask))

/* : 00000000*/
#define READ_WC40_CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c25b, (_val))
#define WRITE_WC40_CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c25b, (_val))
#define MODIFY_WC40_CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c25b, (_val), (_mask))

/* : 00000000*/
#define READ_WC40_CL72_CL72_READY_FOR_CMD_REGISTERr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c25c, (_val))
#define WRITE_WC40_CL72_CL72_READY_FOR_CMD_REGISTERr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c25c, (_val))
#define MODIFY_WC40_CL72_CL72_READY_FOR_CMD_REGISTERr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c25c, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_UCSS_X4
 */
/* Micro-controller firmware_mode Register: 00000000*/
#define READ_WC40_UCSS_X4_FIRMWARE_MODEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c260, (_val))
#define WRITE_WC40_UCSS_X4_FIRMWARE_MODEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c260, (_val))
#define MODIFY_WC40_UCSS_X4_FIRMWARE_MODEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c260, (_val), (_mask))

/* Micro-controller GPIO Control Register: 00000000*/
#define READ_WC40_UCSS_X4_GPIO_CTRLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c261, (_val))
#define WRITE_WC40_UCSS_X4_GPIO_CTRLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c261, (_val))
#define MODIFY_WC40_UCSS_X4_GPIO_CTRLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c261, (_val), (_mask))

/* Micro-controller GPIO Status Register: 00000000*/
#define READ_WC40_UCSS_X4_GPIO_STSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c262, (_val))
#define WRITE_WC40_UCSS_X4_GPIO_STSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c262, (_val))
#define MODIFY_WC40_UCSS_X4_GPIO_STSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c262, (_val), (_mask))

/* Micro-controller GPR Register: 00000000*/
#define READ_WC40_UCSS_X4_GPR_TYPEr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c263, (_val))
#define WRITE_WC40_UCSS_X4_GPR_TYPEr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c263, (_val))
#define MODIFY_WC40_UCSS_X4_GPR_TYPEr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c263, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Digital
 */
/* 1000X control 1 register: 00000000*/
#define READ_WC40_DIGITAL_CONTROL1000X1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c300, (_val))
#define WRITE_WC40_DIGITAL_CONTROL1000X1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c300, (_val))
#define MODIFY_WC40_DIGITAL_CONTROL1000X1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c300, (_val), (_mask))

/* 1000X control 2 register: 00000000*/
#define READ_WC40_DIGITAL_CONTROL1000X2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c301, (_val))
#define WRITE_WC40_DIGITAL_CONTROL1000X2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c301, (_val))
#define MODIFY_WC40_DIGITAL_CONTROL1000X2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c301, (_val), (_mask))

/* 1000X control 4 register: 00000000*/
#define READ_WC40_DIGITAL_CONTROL1000X4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c303, (_val))
#define WRITE_WC40_DIGITAL_CONTROL1000X4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c303, (_val))
#define MODIFY_WC40_DIGITAL_CONTROL1000X4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c303, (_val), (_mask))

/* 1000X status 1 register: 00000000*/
#define READ_WC40_DIGITAL_STATUS1000X1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c304, (_val))
#define WRITE_WC40_DIGITAL_STATUS1000X1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c304, (_val))
#define MODIFY_WC40_DIGITAL_STATUS1000X1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c304, (_val), (_mask))

/* Invalid code group count register: 00000000*/
#define READ_WC40_DIGITAL_BADCODEGROUPr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c307, (_val))
#define WRITE_WC40_DIGITAL_BADCODEGROUPr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c307, (_val))
#define MODIFY_WC40_DIGITAL_BADCODEGROUPr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c307, (_val), (_mask))

/* Miscellaneous 2 control register: 00000000*/
#define READ_WC40_DIGITAL_MISC2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c309, (_val))
#define WRITE_WC40_DIGITAL_MISC2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c309, (_val))
#define MODIFY_WC40_DIGITAL_MISC2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c309, (_val), (_mask))

/* spare register: 00000000*/
#define READ_WC40_DIGITAL_SPAREr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c30a, (_val))
#define WRITE_WC40_DIGITAL_SPAREr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c30a, (_val))
#define MODIFY_WC40_DIGITAL_SPAREr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c30a, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_Digital5
 */
/* Misc6: 00000000*/
#define READ_WC40_DIGITAL5_MISC6r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c310, (_val))
#define WRITE_WC40_DIGITAL5_MISC6r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c310, (_val))
#define MODIFY_WC40_DIGITAL5_MISC6r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c310, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_CL49
 */
/* BER fsm - ber counter: 00000000*/
#define READ_WC40_CL49_CL49_BERCNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c324, (_val))
#define WRITE_WC40_CL49_CL49_BERCNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c324, (_val))
#define MODIFY_WC40_CL49_CL49_BERCNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c324, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USER4_CL73
 */
/* Clause 73 user control: 00000000*/
#define READ_WC40_CL73_UCTRL1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c340, (_val))
#define WRITE_WC40_CL73_UCTRL1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c340, (_val))
#define MODIFY_WC40_CL73_UCTRL1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c340, (_val), (_mask))

/* Clause 73 user status: 00000000*/
#define READ_WC40_CL73_USTAT1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c341, (_val))
#define WRITE_WC40_CL73_USTAT1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c341, (_val))
#define MODIFY_WC40_CL73_USTAT1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c341, (_val), (_mask))

/* Clause 73 user control2: 00000000*/
#define READ_WC40_CL73_UCTRL2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000c342, (_val))
#define WRITE_WC40_CL73_UCTRL2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000c342, (_val))
#define MODIFY_WC40_CL73_UCTRL2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000c342, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USERX_uC_Info_B1
 */
/* Micro-controller Version Register: 00000000*/
#define READ_WC40_UC_INFO_B1_VERSIONr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f010, (_val))
#define WRITE_WC40_UC_INFO_B1_VERSIONr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f010, (_val))
#define MODIFY_WC40_UC_INFO_B1_VERSIONr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f010, (_val), (_mask))

/* Micro-controller Target Register: 00000000*/
#define READ_WC40_UC_INFO_B1_TARGETr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f011, (_val))
#define WRITE_WC40_UC_INFO_B1_TARGETr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f011, (_val))
#define MODIFY_WC40_UC_INFO_B1_TARGETr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f011, (_val), (_mask))

/* Micro Tuning states Bypass Register: 00000000*/
#define READ_WC40_UC_INFO_B1_TUNING_STATE_BYPASSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f013, (_val))
#define WRITE_WC40_UC_INFO_B1_TUNING_STATE_BYPASSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f013, (_val))
#define MODIFY_WC40_UC_INFO_B1_TUNING_STATE_BYPASSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f013, (_val), (_mask))

/* Die-Temperature Register: 00000000*/
#define READ_WC40_UC_INFO_B1_TEMPERATUREr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f014, (_val))
#define WRITE_WC40_UC_INFO_B1_TEMPERATUREr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f014, (_val))
#define MODIFY_WC40_UC_INFO_B1_TEMPERATUREr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f014, (_val), (_mask))

/* Micro-controller code-ram crc Register: 00000000*/
#define READ_WC40_UC_INFO_B1_CRCr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f015, (_val))
#define WRITE_WC40_UC_INFO_B1_CRCr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f015, (_val))
#define MODIFY_WC40_UC_INFO_B1_CRCr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f015, (_val), (_mask))

/* TSC_12 Micro-controller TIMER CONTROLS: 00000000*/
#define READ_WC40_UC_INFO_B1_TSC_12_TIMER_CONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000f016, (_val))
#define WRITE_WC40_UC_INFO_B1_TSC_12_TIMER_CONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000f016, (_val))
#define MODIFY_WC40_UC_INFO_B1_TSC_12_TIMER_CONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000f016, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USERX_uC
 */
/* ramWord Register: 00000000*/
#define READ_WC40_UC_RAMWORDr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc0, (_val))
#define WRITE_WC40_UC_RAMWORDr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc0, (_val))
#define MODIFY_WC40_UC_RAMWORDr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc0, (_val), (_mask))

/* Adress Register: 00000000*/
#define READ_WC40_UC_ADDRESSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc1, (_val))
#define WRITE_WC40_UC_ADDRESSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc1, (_val))
#define MODIFY_WC40_UC_ADDRESSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc1, (_val), (_mask))

/* Command Register: 00000000*/
#define READ_WC40_UC_COMMANDr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc2, (_val))
#define WRITE_WC40_UC_COMMANDr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc2, (_val))
#define MODIFY_WC40_UC_COMMANDr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc2, (_val), (_mask))

/* Write Data Register: 00000000*/
#define READ_WC40_UC_WRDATAr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc3, (_val))
#define WRITE_WC40_UC_WRDATAr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc3, (_val))
#define MODIFY_WC40_UC_WRDATAr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc3, (_val), (_mask))

/* Read Data Register: 00000000*/
#define READ_WC40_UC_RDDATAr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc4, (_val))
#define WRITE_WC40_UC_RDDATAr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc4, (_val))
#define MODIFY_WC40_UC_RDDATAr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc4, (_val), (_mask))

/* MDIO to 8051 FSM Status Register: 00000000*/
#define READ_WC40_UC_DOWNLOAD_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc5, (_val))
#define WRITE_WC40_UC_DOWNLOAD_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc5, (_val))
#define MODIFY_WC40_UC_DOWNLOAD_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc5, (_val), (_mask))

/* 8051 SFR FSM status: 00000000*/
#define READ_WC40_UC_SFR_STATUSr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc6, (_val))
#define WRITE_WC40_UC_SFR_STATUSr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc6, (_val))
#define MODIFY_WC40_UC_SFR_STATUSr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc6, (_val), (_mask))

/* Command Register 4: 00000000*/
#define READ_WC40_UC_COMMAND4r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc7, (_val))
#define WRITE_WC40_UC_COMMAND4r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc7, (_val))
#define MODIFY_WC40_UC_COMMAND4r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc7, (_val), (_mask))

/* External station to uC mailbox: 00000000*/
#define READ_WC40_UC_MDIO_UC_MAILBOXr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc8, (_val))
#define WRITE_WC40_UC_MDIO_UC_MAILBOXr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc8, (_val))
#define MODIFY_WC40_UC_MDIO_UC_MAILBOXr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc8, (_val), (_mask))

/* uC to external station mailbox: 00000000*/
#define READ_WC40_UC_UC_MDIO_MAILBOXr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffc9, (_val))
#define WRITE_WC40_UC_UC_MDIO_MAILBOXr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffc9, (_val))
#define MODIFY_WC40_UC_UC_MDIO_MAILBOXr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffc9, (_val), (_mask))

/* Command Register 2: 00000000*/
#define READ_WC40_UC_COMMAND2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffca, (_val))
#define WRITE_WC40_UC_COMMAND2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffca, (_val))
#define MODIFY_WC40_UC_COMMAND2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffca, (_val), (_mask))

/* wdog_evnt_cnt Register: 00000000*/
#define READ_WC40_UC_WDOG_EVNT_CNTr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffcb, (_val))
#define WRITE_WC40_UC_WDOG_EVNT_CNTr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffcb, (_val))
#define MODIFY_WC40_UC_WDOG_EVNT_CNTr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffcb, (_val), (_mask))

/* Command Register 3: 00000000*/
#define READ_WC40_UC_COMMAND3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffcc, (_val))
#define WRITE_WC40_UC_COMMAND3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffcc, (_val))
#define MODIFY_WC40_UC_COMMAND3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffcc, (_val), (_mask))

/* Muxed Micro Timer (lower timer[15:0]): 00000000*/
#define READ_WC40_UC_TIMER_LOWER16r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffcd, (_val))
#define WRITE_WC40_UC_TIMER_LOWER16r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffcd, (_val))
#define MODIFY_WC40_UC_TIMER_LOWER16r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffcd, (_val), (_mask))

/* Muxed Micro Timer (upper timer[31:16]): 00000000*/
#define READ_WC40_UC_TIMER_UPPER16r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffce, (_val))
#define WRITE_WC40_UC_TIMER_UPPER16r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffce, (_val))
#define MODIFY_WC40_UC_TIMER_UPPER16r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffce, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USERX_AER
 */
/* Address Expansion Register: 00000000*/
#define READ_WC40_AER_ADDRESSEXPANSIONr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffde, (_val))
#define WRITE_WC40_AER_ADDRESSEXPANSIONr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffde, (_val))
#define MODIFY_WC40_AER_ADDRESSEXPANSIONr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffde, (_val), (_mask))



/****************************************************************************
 * TSC_WC4_TSC_USERX_Combo_IEEE
 */
/* IEEE phyID2 Register: 00000000*/
#define READ_WC40_COMBO_IEEE_PHYID2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffe2, (_val))
#define WRITE_WC40_COMBO_IEEE_PHYID2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffe2, (_val))
#define MODIFY_WC40_COMBO_IEEE_PHYID2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffe2, (_val), (_mask))

/* IEEE phyID3 Register: 00000000*/
#define READ_WC40_COMBO_IEEE_PHYID3r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffe3, (_val))
#define WRITE_WC40_COMBO_IEEE_PHYID3r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffe3, (_val))
#define MODIFY_WC40_COMBO_IEEE_PHYID3r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffe3, (_val), (_mask))

/* IEEE MMD Access Control Register: 00000000*/
#define READ_WC40_COMBO_IEEE_MMDACCESSCONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffed, (_val))
#define WRITE_WC40_COMBO_IEEE_MMDACCESSCONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffed, (_val))
#define MODIFY_WC40_COMBO_IEEE_MMDACCESSCONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffed, (_val), (_mask))

/* IEEE MMD Address Data Register: 00000000*/
#define READ_WC40_COMBO_IEEE_MMDACCESSADDRESSDATAr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x0000ffee, (_val))
#define WRITE_WC40_COMBO_IEEE_MMDACCESSADDRESSDATAr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x0000ffee, (_val))
#define MODIFY_WC40_COMBO_IEEE_MMDACCESSADDRESSDATAr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x0000ffee, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee0
 */
/* AN Device ID [15:0]: 00000000*/
#define READ_WC40_DEV1_IEEE0_AN_IEEEID1r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x08000002, (_val))
#define WRITE_WC40_DEV1_IEEE0_AN_IEEEID1r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x08000002, (_val))
#define MODIFY_WC40_DEV1_IEEE0_AN_IEEEID1r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x08000002, (_val), (_mask))

/* AN Device ID [31:16]: 00000000*/
#define READ_WC40_DEV1_IEEE0_AN_IEEEID2r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x08000003, (_val))
#define WRITE_WC40_DEV1_IEEE0_AN_IEEEID2r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x08000003, (_val))
#define MODIFY_WC40_DEV1_IEEE0_AN_IEEEID2r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x08000003, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee9
 */
/* TenGBASE_KR PMD control register 150: 00000000*/
#define READ_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x08000096, (_val))
#define WRITE_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x08000096, (_val))
#define MODIFY_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x08000096, (_val), (_mask))

/* TenGBASE_KR PMD status register 151: 00000000*/
#define READ_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151r(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x08000097, (_val))
#define WRITE_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151r(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x08000097, (_val))
#define MODIFY_WC40_DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151r(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x08000097, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee10
 */
/* "FEC corrected blocks counter [15:0]": 00000000*/
#define READ_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000ac, (_val))
#define WRITE_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000ac, (_val))
#define MODIFY_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000ac, (_val), (_mask))

/* "FEC corrected blocks counter [31:16]": 00000000*/
#define READ_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000ad, (_val))
#define WRITE_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000ad, (_val))
#define MODIFY_WC40_DEV1_IEEE10_PMD_CORRECTEDBLKSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000ad, (_val), (_mask))

/* "FEC uncorrected blocks counter [15:0]": 00000000*/
#define READ_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000ae, (_val))
#define WRITE_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000ae, (_val))
#define MODIFY_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000ae, (_val), (_mask))

/* "FEC uncorrected blocks counter [31:16]": 00000000*/
#define READ_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000af, (_val))
#define WRITE_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000af, (_val))
#define MODIFY_WC40_DEV1_IEEE10_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000af, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee10_tsc_12
 */
/* "FEC ability register": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_FECABILITYr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000ba, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_FECABILITYr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000ba, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_FECABILITYr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000ba, (_val), (_mask))

/* "FEC control register": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_FECCONTROLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000bb, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_FECCONTROLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000bb, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_FECCONTROLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000bb, (_val), (_mask))

/* "FEC corrected blocks counter [15:0]": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000bc, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000bc, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000bc, (_val), (_mask))

/* "FEC corrected blocks counter [31:16]": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000bd, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000bd, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000bd, (_val), (_mask))

/* "FEC uncorrected blocks counter [15:0]": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000be, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000be, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSLr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000be, (_val), (_mask))

/* "FEC uncorrected blocks counter [31:16]": 00000000*/
#define READ_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x080000bf, (_val))
#define WRITE_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x080000bf, (_val))
#define MODIFY_WC40_DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSHr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x080000bf, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_PCS_dev3_ieee2
 */
/* 40G/100GBASE-R Errored blocks high order counter: 00000000*/
#define READ_WC40_DEV3_IEEE2_PCS_ERRORED_BLOCKS_HOr(_unit, _pc, _val) \
	TSC_REG_READ((_unit), (_pc), 0x00, 0x1800002d, (_val))
#define WRITE_WC40_DEV3_IEEE2_PCS_ERRORED_BLOCKS_HOr(_unit, _pc, _val) \
	TSC_REG_WRITE((_unit), (_pc), 0x00, 0x1800002d, (_val))
#define MODIFY_WC40_DEV3_IEEE2_PCS_ERRORED_BLOCKS_HOr(_unit, _pc, _val, _mask) \
	TSC_REG_MODIFY((_unit), (_pc), 0x00, 0x1800002d, (_val), (_mask))



/****************************************************************************
 * TSC_IEEE_CL22_CL22_B0
 */
/****************************************************************************
 * CL22_B0 :: phyid2
 */
/* CL22_B0 :: phyid2 :: regid1 [15:00] */
#define CL22_B0_PHYID2_REGID1_MASK                                 0xffff
#define CL22_B0_PHYID2_REGID1_ALIGN                                0
#define CL22_B0_PHYID2_REGID1_BITS                                 16
#define CL22_B0_PHYID2_REGID1_SHIFT                                0


/****************************************************************************
 * CL22_B0 :: phyid3
 */
/* CL22_B0 :: phyid3 :: regid2 [15:00] */
#define CL22_B0_PHYID3_REGID2_MASK                                 0xffff
#define CL22_B0_PHYID3_REGID2_ALIGN                                0
#define CL22_B0_PHYID3_REGID2_BITS                                 16
#define CL22_B0_PHYID3_REGID2_SHIFT                                0


/****************************************************************************
 * CL22_B0 :: MMDAccessControl
 */
/* CL22_B0 :: MMDAccessControl :: increment_control [15:14] */
#define CL22_B0_MMDACCESSCONTROL_INCREMENT_CONTROL_MASK            0xc000
#define CL22_B0_MMDACCESSCONTROL_INCREMENT_CONTROL_ALIGN           0
#define CL22_B0_MMDACCESSCONTROL_INCREMENT_CONTROL_BITS            2
#define CL22_B0_MMDACCESSCONTROL_INCREMENT_CONTROL_SHIFT           14

/* CL22_B0 :: MMDAccessControl :: reserved0 [13:05] */
#define CL22_B0_MMDACCESSCONTROL_RESERVED0_MASK                    0x3fe0
#define CL22_B0_MMDACCESSCONTROL_RESERVED0_ALIGN                   0
#define CL22_B0_MMDACCESSCONTROL_RESERVED0_BITS                    9
#define CL22_B0_MMDACCESSCONTROL_RESERVED0_SHIFT                   5

/* CL22_B0 :: MMDAccessControl :: DEVAD [04:00] */
#define CL22_B0_MMDACCESSCONTROL_DEVAD_MASK                        0x001f
#define CL22_B0_MMDACCESSCONTROL_DEVAD_ALIGN                       0
#define CL22_B0_MMDACCESSCONTROL_DEVAD_BITS                        5
#define CL22_B0_MMDACCESSCONTROL_DEVAD_SHIFT                       0


/****************************************************************************
 * CL22_B0 :: MMDAccessAddressData
 */
/* CL22_B0 :: MMDAccessAddressData :: AddressData [15:00] */
#define CL22_B0_MMDACCESSADDRESSDATA_ADDRESSDATA_MASK              0xffff
#define CL22_B0_MMDACCESSADDRESSDATA_ADDRESSDATA_ALIGN             0
#define CL22_B0_MMDACCESSADDRESSDATA_ADDRESSDATA_BITS              16
#define CL22_B0_MMDACCESSADDRESSDATA_ADDRESSDATA_SHIFT             0


/****************************************************************************
 * TSC_IEEE_CL22_CL22_B1
 */
/****************************************************************************
 * CL22_B1 :: BlkAdr
 */
/* CL22_B1 :: BlkAdr :: BlkAdr [15:00] */
#define CL22_B1_BLKADR_BLKADR_MASK                                 0xffff
#define CL22_B1_BLKADR_BLKADR_ALIGN                                0
#define CL22_B1_BLKADR_BLKADR_BITS                                 16
#define CL22_B1_BLKADR_BLKADR_SHIFT                                0


/****************************************************************************
 * TSC_WC4_TSC_USER1_Main0
 */
/****************************************************************************
 * Main0 :: setup
 */
/* Main0 :: setup :: refclk_sel [15:13] */
#define MAIN0_SETUP_REFCLK_SEL_MASK                                0xe000
#define MAIN0_SETUP_REFCLK_SEL_ALIGN                               0
#define MAIN0_SETUP_REFCLK_SEL_BITS                                3
#define MAIN0_SETUP_REFCLK_SEL_SHIFT                               13
#define MAIN0_SETUP_REFCLK_SEL_clk_25MHz                           0
#define MAIN0_SETUP_REFCLK_SEL_clk_100MHz                          1
#define MAIN0_SETUP_REFCLK_SEL_clk_125MHz                          2
#define MAIN0_SETUP_REFCLK_SEL_clk_156p25MHz                       3
#define MAIN0_SETUP_REFCLK_SEL_clk_187p5MHz                        4
#define MAIN0_SETUP_REFCLK_SEL_clk_161p25Mhz                       5
#define MAIN0_SETUP_REFCLK_SEL_clk_50Mhz                           6
#define MAIN0_SETUP_REFCLK_SEL_clk_106p25Mhz                       7

/* Main0 :: setup :: force_pll_mode_afe_sel [12:12] */
#define MAIN0_SETUP_FORCE_PLL_MODE_AFE_SEL_MASK                    0x1000
#define MAIN0_SETUP_FORCE_PLL_MODE_AFE_SEL_ALIGN                   0
#define MAIN0_SETUP_FORCE_PLL_MODE_AFE_SEL_BITS                    1
#define MAIN0_SETUP_FORCE_PLL_MODE_AFE_SEL_SHIFT                   12

/* Main0 :: setup :: default_pll_mode_afe [11:08] */
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_MASK                      0x0f00
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_ALIGN                     0
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_BITS                      4
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_SHIFT                     8
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div32                     0
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div36                     1
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div40                     2
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div42                     3
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div48                     4
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div50                     5
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div52                     6
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div54                     7
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div60                     8
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div64                     9
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div66                     10
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div68                     11
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div70                     12
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div80                     13
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div92                     14
#define MAIN0_SETUP_DEFAULT_PLL_MODE_AFE_div100                    15

/* Main0 :: setup :: start_sequencer [07:07] */
#define MAIN0_SETUP_START_SEQUENCER_MASK                           0x0080
#define MAIN0_SETUP_START_SEQUENCER_ALIGN                          0
#define MAIN0_SETUP_START_SEQUENCER_BITS                           1
#define MAIN0_SETUP_START_SEQUENCER_SHIFT                          7

/* Main0 :: setup :: port_mode_sel [06:04] */
#define MAIN0_SETUP_PORT_MODE_SEL_MASK                             0x0070
#define MAIN0_SETUP_PORT_MODE_SEL_ALIGN                            0
#define MAIN0_SETUP_PORT_MODE_SEL_BITS                             3
#define MAIN0_SETUP_PORT_MODE_SEL_SHIFT                            4

/* Main0 :: setup :: single_port_mode [03:03] */
#define MAIN0_SETUP_SINGLE_PORT_MODE_MASK                          0x0008
#define MAIN0_SETUP_SINGLE_PORT_MODE_ALIGN                         0
#define MAIN0_SETUP_SINGLE_PORT_MODE_BITS                          1
#define MAIN0_SETUP_SINGLE_PORT_MODE_SHIFT                         3

/* Main0 :: setup :: stand_alone_mode [02:02] */
#define MAIN0_SETUP_STAND_ALONE_MODE_MASK                          0x0004
#define MAIN0_SETUP_STAND_ALONE_MODE_ALIGN                         0
#define MAIN0_SETUP_STAND_ALONE_MODE_BITS                          1
#define MAIN0_SETUP_STAND_ALONE_MODE_SHIFT                         2

/* Main0 :: setup :: reserved0 [01:00] */
#define MAIN0_SETUP_RESERVED0_MASK                                 0x0003
#define MAIN0_SETUP_RESERVED0_ALIGN                                0
#define MAIN0_SETUP_RESERVED0_BITS                                 2
#define MAIN0_SETUP_RESERVED0_SHIFT                                0


/****************************************************************************
 * Main0 :: reset
 */
/* Main0 :: reset :: rx_reset_analog [15:12] */
#define MAIN0_RESET_RX_RESET_ANALOG_MASK                           0xf000
#define MAIN0_RESET_RX_RESET_ANALOG_ALIGN                          0
#define MAIN0_RESET_RX_RESET_ANALOG_BITS                           4
#define MAIN0_RESET_RX_RESET_ANALOG_SHIFT                          12

/* Main0 :: reset :: tx_reset_analog [11:08] */
#define MAIN0_RESET_TX_RESET_ANALOG_MASK                           0x0f00
#define MAIN0_RESET_TX_RESET_ANALOG_ALIGN                          0
#define MAIN0_RESET_TX_RESET_ANALOG_BITS                           4
#define MAIN0_RESET_TX_RESET_ANALOG_SHIFT                          8

/* Main0 :: reset :: reset_pll [07:07] */
#define MAIN0_RESET_RESET_PLL_MASK                                 0x0080
#define MAIN0_RESET_RESET_PLL_ALIGN                                0
#define MAIN0_RESET_RESET_PLL_BITS                                 1
#define MAIN0_RESET_RESET_PLL_SHIFT                                7

/* Main0 :: reset :: pll_bypass [06:06] */
#define MAIN0_RESET_PLL_BYPASS_MASK                                0x0040
#define MAIN0_RESET_PLL_BYPASS_ALIGN                               0
#define MAIN0_RESET_PLL_BYPASS_BITS                                1
#define MAIN0_RESET_PLL_BYPASS_SHIFT                               6

/* Main0 :: reset :: rx_DSC_reset [05:02] */
#define MAIN0_RESET_RX_DSC_RESET_MASK                              0x003c
#define MAIN0_RESET_RX_DSC_RESET_ALIGN                             0
#define MAIN0_RESET_RX_DSC_RESET_BITS                              4
#define MAIN0_RESET_RX_DSC_RESET_SHIFT                             2

/* Main0 :: reset :: reserved0 [01:00] */
#define MAIN0_RESET_RESERVED0_MASK                                 0x0003
#define MAIN0_RESET_RESERVED0_ALIGN                                0
#define MAIN0_RESET_RESERVED0_BITS                                 2
#define MAIN0_RESET_RESERVED0_SHIFT                                0


/****************************************************************************
 * Main0 :: power
 */
/* Main0 :: power :: rx_pwrdwn_analog [15:12] */
#define MAIN0_POWER_RX_PWRDWN_ANALOG_MASK                          0xf000
#define MAIN0_POWER_RX_PWRDWN_ANALOG_ALIGN                         0
#define MAIN0_POWER_RX_PWRDWN_ANALOG_BITS                          4
#define MAIN0_POWER_RX_PWRDWN_ANALOG_SHIFT                         12

/* Main0 :: power :: tx_pwrdwn_analog [11:08] */
#define MAIN0_POWER_TX_PWRDWN_ANALOG_MASK                          0x0f00
#define MAIN0_POWER_TX_PWRDWN_ANALOG_ALIGN                         0
#define MAIN0_POWER_TX_PWRDWN_ANALOG_BITS                          4
#define MAIN0_POWER_TX_PWRDWN_ANALOG_SHIFT                         8

/* Main0 :: power :: pwrdwn_pll [07:07] */
#define MAIN0_POWER_PWRDWN_PLL_MASK                                0x0080
#define MAIN0_POWER_PWRDWN_PLL_ALIGN                               0
#define MAIN0_POWER_PWRDWN_PLL_BITS                                1
#define MAIN0_POWER_PWRDWN_PLL_SHIFT                               7

/* Main0 :: power :: tx_lowpwr_6g_over_val [06:06] */
#define MAIN0_POWER_TX_LOWPWR_6G_OVER_VAL_MASK                     0x0040
#define MAIN0_POWER_TX_LOWPWR_6G_OVER_VAL_ALIGN                    0
#define MAIN0_POWER_TX_LOWPWR_6G_OVER_VAL_BITS                     1
#define MAIN0_POWER_TX_LOWPWR_6G_OVER_VAL_SHIFT                    6

/* Main0 :: power :: tx_lowpwr_6g_override_enable [05:05] */
#define MAIN0_POWER_TX_LOWPWR_6G_OVERRIDE_ENABLE_MASK              0x0020
#define MAIN0_POWER_TX_LOWPWR_6G_OVERRIDE_ENABLE_ALIGN             0
#define MAIN0_POWER_TX_LOWPWR_6G_OVERRIDE_ENABLE_BITS              1
#define MAIN0_POWER_TX_LOWPWR_6G_OVERRIDE_ENABLE_SHIFT             5

/* Main0 :: power :: power_on_timer_enable [04:04] */
#define MAIN0_POWER_POWER_ON_TIMER_ENABLE_MASK                     0x0010
#define MAIN0_POWER_POWER_ON_TIMER_ENABLE_ALIGN                    0
#define MAIN0_POWER_POWER_ON_TIMER_ENABLE_BITS                     1
#define MAIN0_POWER_POWER_ON_TIMER_ENABLE_SHIFT                    4

/* Main0 :: power :: reserved0 [03:00] */
#define MAIN0_POWER_RESERVED0_MASK                                 0x000f
#define MAIN0_POWER_RESERVED0_ALIGN                                0
#define MAIN0_POWER_RESERVED0_BITS                                 4
#define MAIN0_POWER_RESERVED0_SHIFT                                0


/****************************************************************************
 * Main0 :: lane_swap
 */
/* Main0 :: lane_swap :: rx3_lnswap_sel [15:14] */
#define MAIN0_LANE_SWAP_RX3_LNSWAP_SEL_MASK                        0xc000
#define MAIN0_LANE_SWAP_RX3_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_RX3_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_RX3_LNSWAP_SEL_SHIFT                       14

/* Main0 :: lane_swap :: rx2_lnswap_sel [13:12] */
#define MAIN0_LANE_SWAP_RX2_LNSWAP_SEL_MASK                        0x3000
#define MAIN0_LANE_SWAP_RX2_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_RX2_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_RX2_LNSWAP_SEL_SHIFT                       12

/* Main0 :: lane_swap :: rx1_lnswap_sel [11:10] */
#define MAIN0_LANE_SWAP_RX1_LNSWAP_SEL_MASK                        0x0c00
#define MAIN0_LANE_SWAP_RX1_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_RX1_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_RX1_LNSWAP_SEL_SHIFT                       10

/* Main0 :: lane_swap :: rx0_lnswap_sel [09:08] */
#define MAIN0_LANE_SWAP_RX0_LNSWAP_SEL_MASK                        0x0300
#define MAIN0_LANE_SWAP_RX0_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_RX0_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_RX0_LNSWAP_SEL_SHIFT                       8

/* Main0 :: lane_swap :: tx3_lnswap_sel [07:06] */
#define MAIN0_LANE_SWAP_TX3_LNSWAP_SEL_MASK                        0x00c0
#define MAIN0_LANE_SWAP_TX3_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_TX3_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_TX3_LNSWAP_SEL_SHIFT                       6

/* Main0 :: lane_swap :: tx2_lnswap_sel [05:04] */
#define MAIN0_LANE_SWAP_TX2_LNSWAP_SEL_MASK                        0x0030
#define MAIN0_LANE_SWAP_TX2_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_TX2_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_TX2_LNSWAP_SEL_SHIFT                       4

/* Main0 :: lane_swap :: tx1_lnswap_sel [03:02] */
#define MAIN0_LANE_SWAP_TX1_LNSWAP_SEL_MASK                        0x000c
#define MAIN0_LANE_SWAP_TX1_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_TX1_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_TX1_LNSWAP_SEL_SHIFT                       2

/* Main0 :: lane_swap :: tx0_lnswap_sel [01:00] */
#define MAIN0_LANE_SWAP_TX0_LNSWAP_SEL_MASK                        0x0003
#define MAIN0_LANE_SWAP_TX0_LNSWAP_SEL_ALIGN                       0
#define MAIN0_LANE_SWAP_TX0_LNSWAP_SEL_BITS                        2
#define MAIN0_LANE_SWAP_TX0_LNSWAP_SEL_SHIFT                       0


/****************************************************************************
 * Main0 :: deviceInPkg5
 */
/* Main0 :: deviceInPkg5 :: reserved0 [15:08] */
#define MAIN0_DEVICEINPKG5_RESERVED0_MASK                          0xff00
#define MAIN0_DEVICEINPKG5_RESERVED0_ALIGN                         0
#define MAIN0_DEVICEINPKG5_RESERVED0_BITS                          8
#define MAIN0_DEVICEINPKG5_RESERVED0_SHIFT                         8

/* Main0 :: deviceInPkg5 :: AN [07:07] */
#define MAIN0_DEVICEINPKG5_AN_MASK                                 0x0080
#define MAIN0_DEVICEINPKG5_AN_ALIGN                                0
#define MAIN0_DEVICEINPKG5_AN_BITS                                 1
#define MAIN0_DEVICEINPKG5_AN_SHIFT                                7

/* Main0 :: deviceInPkg5 :: TC [06:06] */
#define MAIN0_DEVICEINPKG5_TC_MASK                                 0x0040
#define MAIN0_DEVICEINPKG5_TC_ALIGN                                0
#define MAIN0_DEVICEINPKG5_TC_BITS                                 1
#define MAIN0_DEVICEINPKG5_TC_SHIFT                                6

/* Main0 :: deviceInPkg5 :: DTE_XS [05:05] */
#define MAIN0_DEVICEINPKG5_DTE_XS_MASK                             0x0020
#define MAIN0_DEVICEINPKG5_DTE_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_DTE_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_DTE_XS_SHIFT                            5

/* Main0 :: deviceInPkg5 :: PHY_XS [04:04] */
#define MAIN0_DEVICEINPKG5_PHY_XS_MASK                             0x0010
#define MAIN0_DEVICEINPKG5_PHY_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PHY_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PHY_XS_SHIFT                            4

/* Main0 :: deviceInPkg5 :: PCS_XS [03:03] */
#define MAIN0_DEVICEINPKG5_PCS_XS_MASK                             0x0008
#define MAIN0_DEVICEINPKG5_PCS_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PCS_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PCS_XS_SHIFT                            3

/* Main0 :: deviceInPkg5 :: WIS [02:02] */
#define MAIN0_DEVICEINPKG5_WIS_MASK                                0x0004
#define MAIN0_DEVICEINPKG5_WIS_ALIGN                               0
#define MAIN0_DEVICEINPKG5_WIS_BITS                                1
#define MAIN0_DEVICEINPKG5_WIS_SHIFT                               2

/* Main0 :: deviceInPkg5 :: PMA_PMD [01:01] */
#define MAIN0_DEVICEINPKG5_PMA_PMD_MASK                            0x0002
#define MAIN0_DEVICEINPKG5_PMA_PMD_ALIGN                           0
#define MAIN0_DEVICEINPKG5_PMA_PMD_BITS                            1
#define MAIN0_DEVICEINPKG5_PMA_PMD_SHIFT                           1

/* Main0 :: deviceInPkg5 :: Clause22 [00:00] */
#define MAIN0_DEVICEINPKG5_CLAUSE22_MASK                           0x0001
#define MAIN0_DEVICEINPKG5_CLAUSE22_ALIGN                          0
#define MAIN0_DEVICEINPKG5_CLAUSE22_BITS                           1
#define MAIN0_DEVICEINPKG5_CLAUSE22_SHIFT                          0


/****************************************************************************
 * Main0 :: misc
 */
/* Main0 :: misc :: reserved0 [15:12] */
#define MAIN0_MISC_RESERVED0_MASK                                  0xf000
#define MAIN0_MISC_RESERVED0_ALIGN                                 0
#define MAIN0_MISC_RESERVED0_BITS                                  4
#define MAIN0_MISC_RESERVED0_SHIFT                                 12

/* Main0 :: misc :: cl49_low_latency_en [11:11] */
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_MASK                        0x0800
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_ALIGN                       0
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_BITS                        1
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_SHIFT                       11

/* Main0 :: misc :: cl82_multi_pipe_mode [10:09] */
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_MASK                       0x0600
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_ALIGN                      0
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_BITS                       2
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_SHIFT                      9

/* Main0 :: misc :: cl82_mld_phys_map [08:07] */
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_MASK                          0x0180
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_ALIGN                         0
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_BITS                          2
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_SHIFT                         7

/* Main0 :: misc :: temp_sensor_resetb [06:06] */
#define MAIN0_MISC_TEMP_SENSOR_RESETB_MASK                         0x0040
#define MAIN0_MISC_TEMP_SENSOR_RESETB_ALIGN                        0
#define MAIN0_MISC_TEMP_SENSOR_RESETB_BITS                         1
#define MAIN0_MISC_TEMP_SENSOR_RESETB_SHIFT                        6

/* Main0 :: misc :: temp_sensor_pwrdn [05:05] */
#define MAIN0_MISC_TEMP_SENSOR_PWRDN_MASK                          0x0020
#define MAIN0_MISC_TEMP_SENSOR_PWRDN_ALIGN                         0
#define MAIN0_MISC_TEMP_SENSOR_PWRDN_BITS                          1
#define MAIN0_MISC_TEMP_SENSOR_PWRDN_SHIFT                         5

/* Main0 :: misc :: temp_sensor_bg_pwrdn [04:04] */
#define MAIN0_MISC_TEMP_SENSOR_BG_PWRDN_MASK                       0x0010
#define MAIN0_MISC_TEMP_SENSOR_BG_PWRDN_ALIGN                      0
#define MAIN0_MISC_TEMP_SENSOR_BG_PWRDN_BITS                       1
#define MAIN0_MISC_TEMP_SENSOR_BG_PWRDN_SHIFT                      4

/* Main0 :: misc :: reserved1 [03:00] */
#define MAIN0_MISC_RESERVED1_MASK                                  0x000f
#define MAIN0_MISC_RESERVED1_ALIGN                                 0
#define MAIN0_MISC_RESERVED1_BITS                                  4
#define MAIN0_MISC_RESERVED1_SHIFT                                 0


/****************************************************************************
 * Main0 :: temp_sensor
 */
/* Main0 :: temp_sensor :: temp_sensor_control [15:00] */
#define MAIN0_TEMP_SENSOR_TEMP_SENSOR_CONTROL_MASK                 0xffff
#define MAIN0_TEMP_SENSOR_TEMP_SENSOR_CONTROL_ALIGN                0
#define MAIN0_TEMP_SENSOR_TEMP_SENSOR_CONTROL_BITS                 16
#define MAIN0_TEMP_SENSOR_TEMP_SENSOR_CONTROL_SHIFT                0


/****************************************************************************
 * Main0 :: tick_control_1
 */
/* Main0 :: tick_control_1 :: tick_override [15:15] */
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_MASK                    0x8000
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_ALIGN                   0
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_BITS                    1
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_SHIFT                   15

/* Main0 :: tick_control_1 :: tick_numerator_upper [14:00] */
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_MASK             0x7fff
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_ALIGN            0
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_BITS             15
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_SHIFT            0


/****************************************************************************
 * Main0 :: tick_control_0
 */
/* Main0 :: tick_control_0 :: tick_numerator_lower [15:12] */
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_MASK             0xf000
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_ALIGN            0
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_BITS             4
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_SHIFT            12

/* Main0 :: tick_control_0 :: tick_denominator [11:02] */
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_MASK                 0x0ffc
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_ALIGN                0
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_BITS                 10
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_SHIFT                2

/* Main0 :: tick_control_0 :: reserved0 [01:00] */
#define MAIN0_TICK_CONTROL_0_RESERVED0_MASK                        0x0003
#define MAIN0_TICK_CONTROL_0_RESERVED0_ALIGN                       0
#define MAIN0_TICK_CONTROL_0_RESERVED0_BITS                        2
#define MAIN0_TICK_CONTROL_0_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: loopback_control
 */
/* Main0 :: loopback_control :: remote_pcs_loopback_enable [15:12] */
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_MASK     0xf000
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_ALIGN    0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_BITS     4
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_SHIFT    12

/* Main0 :: loopback_control :: remote_pmd_loopback_enable [11:08] */
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_MASK     0x0f00
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_ALIGN    0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_BITS     4
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_SHIFT    8

/* Main0 :: loopback_control :: local_pcs_loopback_enable [07:04] */
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_MASK      0x00f0
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_ALIGN     0
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_BITS      4
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_SHIFT     4

/* Main0 :: loopback_control :: reserved0 [03:00] */
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_MASK                      0x000f
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_ALIGN                     0
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_BITS                      4
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_SHIFT                     0


/****************************************************************************
 * Main0 :: mdio_broadcast
 */
/* Main0 :: mdio_broadcast :: prtad_bcst [15:11] */
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_MASK                       0xf800
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_ALIGN                      0
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_BITS                       5
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_SHIFT                      11

/* Main0 :: mdio_broadcast :: multiPRTs_en [10:07] */
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_MASK                     0x0780
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_ALIGN                    0
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_BITS                     4
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_SHIFT                    7

/* Main0 :: mdio_broadcast :: reserved0 [06:00] */
#define MAIN0_MDIO_BROADCAST_RESERVED0_MASK                        0x007f
#define MAIN0_MDIO_BROADCAST_RESERVED0_ALIGN                       0
#define MAIN0_MDIO_BROADCAST_RESERVED0_BITS                        7
#define MAIN0_MDIO_BROADCAST_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: serdesID
 */
/* Main0 :: serdesID :: rev_letter [15:14] */
#define MAIN0_SERDESID_REV_LETTER_MASK                             0xc000
#define MAIN0_SERDESID_REV_LETTER_ALIGN                            0
#define MAIN0_SERDESID_REV_LETTER_BITS                             2
#define MAIN0_SERDESID_REV_LETTER_SHIFT                            14

/* Main0 :: serdesID :: rev_number [13:11] */
#define MAIN0_SERDESID_REV_NUMBER_MASK                             0x3800
#define MAIN0_SERDESID_REV_NUMBER_ALIGN                            0
#define MAIN0_SERDESID_REV_NUMBER_BITS                             3
#define MAIN0_SERDESID_REV_NUMBER_SHIFT                            11

/* Main0 :: serdesID :: bonding [10:09] */
#define MAIN0_SERDESID_BONDING_MASK                                0x0600
#define MAIN0_SERDESID_BONDING_ALIGN                               0
#define MAIN0_SERDESID_BONDING_BITS                                2
#define MAIN0_SERDESID_BONDING_SHIFT                               9

/* Main0 :: serdesID :: tech_proc [08:06] */
#define MAIN0_SERDESID_TECH_PROC_MASK                              0x01c0
#define MAIN0_SERDESID_TECH_PROC_ALIGN                             0
#define MAIN0_SERDESID_TECH_PROC_BITS                              3
#define MAIN0_SERDESID_TECH_PROC_SHIFT                             6

/* Main0 :: serdesID :: model_number [05:00] */
#define MAIN0_SERDESID_MODEL_NUMBER_MASK                           0x003f
#define MAIN0_SERDESID_MODEL_NUMBER_ALIGN                          0
#define MAIN0_SERDESID_MODEL_NUMBER_BITS                           6
#define MAIN0_SERDESID_MODEL_NUMBER_SHIFT                          0


/****************************************************************************
 * TSC_WC4_TSC_USER1_anaPLL
 */
/****************************************************************************
 * anaPLL :: Status
 */
/* anaPLL :: Status :: pllSeqDone [15:15] */
#define ANAPLL_STATUS_PLLSEQDONE_MASK                              0x8000
#define ANAPLL_STATUS_PLLSEQDONE_ALIGN                             0
#define ANAPLL_STATUS_PLLSEQDONE_BITS                              1
#define ANAPLL_STATUS_PLLSEQDONE_SHIFT                             15

/* anaPLL :: Status :: freqDone [14:14] */
#define ANAPLL_STATUS_FREQDONE_MASK                                0x4000
#define ANAPLL_STATUS_FREQDONE_ALIGN                               0
#define ANAPLL_STATUS_FREQDONE_BITS                                1
#define ANAPLL_STATUS_FREQDONE_SHIFT                               14

/* anaPLL :: Status :: vcoDone [13:13] */
#define ANAPLL_STATUS_VCODONE_MASK                                 0x2000
#define ANAPLL_STATUS_VCODONE_ALIGN                                0
#define ANAPLL_STATUS_VCODONE_BITS                                 1
#define ANAPLL_STATUS_VCODONE_SHIFT                                13

/* anaPLL :: Status :: reserved0 [12:12] */
#define ANAPLL_STATUS_RESERVED0_MASK                               0x1000
#define ANAPLL_STATUS_RESERVED0_ALIGN                              0
#define ANAPLL_STATUS_RESERVED0_BITS                               1
#define ANAPLL_STATUS_RESERVED0_SHIFT                              12

/* anaPLL :: Status :: pllSeqPass [11:11] */
#define ANAPLL_STATUS_PLLSEQPASS_MASK                              0x0800
#define ANAPLL_STATUS_PLLSEQPASS_ALIGN                             0
#define ANAPLL_STATUS_PLLSEQPASS_BITS                              1
#define ANAPLL_STATUS_PLLSEQPASS_SHIFT                             11

/* anaPLL :: Status :: freqPass [10:10] */
#define ANAPLL_STATUS_FREQPASS_MASK                                0x0400
#define ANAPLL_STATUS_FREQPASS_ALIGN                               0
#define ANAPLL_STATUS_FREQPASS_BITS                                1
#define ANAPLL_STATUS_FREQPASS_SHIFT                               10

/* anaPLL :: Status :: vcoPass [09:09] */
#define ANAPLL_STATUS_VCOPASS_MASK                                 0x0200
#define ANAPLL_STATUS_VCOPASS_ALIGN                                0
#define ANAPLL_STATUS_VCOPASS_BITS                                 1
#define ANAPLL_STATUS_VCOPASS_SHIFT                                9

/* anaPLL :: Status :: reserved1 [08:08] */
#define ANAPLL_STATUS_RESERVED1_MASK                               0x0100
#define ANAPLL_STATUS_RESERVED1_ALIGN                              0
#define ANAPLL_STATUS_RESERVED1_BITS                               1
#define ANAPLL_STATUS_RESERVED1_SHIFT                              8

/* anaPLL :: Status :: slowdn [07:07] */
#define ANAPLL_STATUS_SLOWDN_MASK                                  0x0080
#define ANAPLL_STATUS_SLOWDN_ALIGN                                 0
#define ANAPLL_STATUS_SLOWDN_BITS                                  1
#define ANAPLL_STATUS_SLOWDN_SHIFT                                 7

/* anaPLL :: Status :: lostPllLock_SM [06:06] */
#define ANAPLL_STATUS_LOSTPLLLOCK_SM_MASK                          0x0040
#define ANAPLL_STATUS_LOSTPLLLOCK_SM_ALIGN                         0
#define ANAPLL_STATUS_LOSTPLLLOCK_SM_BITS                          1
#define ANAPLL_STATUS_LOSTPLLLOCK_SM_SHIFT                         6

/* anaPLL :: Status :: reserved2 [05:04] */
#define ANAPLL_STATUS_RESERVED2_MASK                               0x0030
#define ANAPLL_STATUS_RESERVED2_ALIGN                              0
#define ANAPLL_STATUS_RESERVED2_BITS                               2
#define ANAPLL_STATUS_RESERVED2_SHIFT                              4

/* anaPLL :: Status :: pll_mode_afe [03:00] */
#define ANAPLL_STATUS_PLL_MODE_AFE_MASK                            0x000f
#define ANAPLL_STATUS_PLL_MODE_AFE_ALIGN                           0
#define ANAPLL_STATUS_PLL_MODE_AFE_BITS                            4
#define ANAPLL_STATUS_PLL_MODE_AFE_SHIFT                           0
#define ANAPLL_STATUS_PLL_MODE_AFE_div32                           0
#define ANAPLL_STATUS_PLL_MODE_AFE_div36                           1
#define ANAPLL_STATUS_PLL_MODE_AFE_div40                           2
#define ANAPLL_STATUS_PLL_MODE_AFE_div42                           3
#define ANAPLL_STATUS_PLL_MODE_AFE_div48                           4
#define ANAPLL_STATUS_PLL_MODE_AFE_div50                           5
#define ANAPLL_STATUS_PLL_MODE_AFE_div52                           6
#define ANAPLL_STATUS_PLL_MODE_AFE_div54                           7
#define ANAPLL_STATUS_PLL_MODE_AFE_div60                           8
#define ANAPLL_STATUS_PLL_MODE_AFE_div64                           9
#define ANAPLL_STATUS_PLL_MODE_AFE_div66                           10
#define ANAPLL_STATUS_PLL_MODE_AFE_div68                           11
#define ANAPLL_STATUS_PLL_MODE_AFE_div70                           12
#define ANAPLL_STATUS_PLL_MODE_AFE_div80                           13
#define ANAPLL_STATUS_PLL_MODE_AFE_div92                           14
#define ANAPLL_STATUS_PLL_MODE_AFE_div100                          15


/****************************************************************************
 * anaPLL :: Control
 */
/* anaPLL :: Control :: reserved0 [15:15] */
#define ANAPLL_CONTROL_RESERVED0_MASK                              0x8000
#define ANAPLL_CONTROL_RESERVED0_ALIGN                             0
#define ANAPLL_CONTROL_RESERVED0_BITS                              1
#define ANAPLL_CONTROL_RESERVED0_SHIFT                             15

/* anaPLL :: Control :: FreqDetRetry_en [14:14] */
#define ANAPLL_CONTROL_FREQDETRETRY_EN_MASK                        0x4000
#define ANAPLL_CONTROL_FREQDETRETRY_EN_ALIGN                       0
#define ANAPLL_CONTROL_FREQDETRETRY_EN_BITS                        1
#define ANAPLL_CONTROL_FREQDETRETRY_EN_SHIFT                       14

/* anaPLL :: Control :: FreqDetRestart_en [13:13] */
#define ANAPLL_CONTROL_FREQDETRESTART_EN_MASK                      0x2000
#define ANAPLL_CONTROL_FREQDETRESTART_EN_ALIGN                     0
#define ANAPLL_CONTROL_FREQDETRESTART_EN_BITS                      1
#define ANAPLL_CONTROL_FREQDETRESTART_EN_SHIFT                     13

/* anaPLL :: Control :: FreqMonitor_en [12:12] */
#define ANAPLL_CONTROL_FREQMONITOR_EN_MASK                         0x1000
#define ANAPLL_CONTROL_FREQMONITOR_EN_ALIGN                        0
#define ANAPLL_CONTROL_FREQMONITOR_EN_BITS                         1
#define ANAPLL_CONTROL_FREQMONITOR_EN_SHIFT                        12

/* anaPLL :: Control :: VcopRetry_en [11:11] */
#define ANAPLL_CONTROL_VCOPRETRY_EN_MASK                           0x0800
#define ANAPLL_CONTROL_VCOPRETRY_EN_ALIGN                          0
#define ANAPLL_CONTROL_VCOPRETRY_EN_BITS                           1
#define ANAPLL_CONTROL_VCOPRETRY_EN_SHIFT                          11

/* anaPLL :: Control :: VcoDone_en [10:10] */
#define ANAPLL_CONTROL_VCODONE_EN_MASK                             0x0400
#define ANAPLL_CONTROL_VCODONE_EN_ALIGN                            0
#define ANAPLL_CONTROL_VCODONE_EN_BITS                             1
#define ANAPLL_CONTROL_VCODONE_EN_SHIFT                            10

/* anaPLL :: Control :: LinkRestart_en [09:09] */
#define ANAPLL_CONTROL_LINKRESTART_EN_MASK                         0x0200
#define ANAPLL_CONTROL_LINKRESTART_EN_ALIGN                        0
#define ANAPLL_CONTROL_LINKRESTART_EN_BITS                         1
#define ANAPLL_CONTROL_LINKRESTART_EN_SHIFT                        9

/* anaPLL :: Control :: ByteSyncRestart_en [08:08] */
#define ANAPLL_CONTROL_BYTESYNCRESTART_EN_MASK                     0x0100
#define ANAPLL_CONTROL_BYTESYNCRESTART_EN_ALIGN                    0
#define ANAPLL_CONTROL_BYTESYNCRESTART_EN_BITS                     1
#define ANAPLL_CONTROL_BYTESYNCRESTART_EN_SHIFT                    8

/* anaPLL :: Control :: PllForceDone_en [07:07] */
#define ANAPLL_CONTROL_PLLFORCEDONE_EN_MASK                        0x0080
#define ANAPLL_CONTROL_PLLFORCEDONE_EN_ALIGN                       0
#define ANAPLL_CONTROL_PLLFORCEDONE_EN_BITS                        1
#define ANAPLL_CONTROL_PLLFORCEDONE_EN_SHIFT                       7

/* anaPLL :: Control :: PllForceDone [06:06] */
#define ANAPLL_CONTROL_PLLFORCEDONE_MASK                           0x0040
#define ANAPLL_CONTROL_PLLFORCEDONE_ALIGN                          0
#define ANAPLL_CONTROL_PLLFORCEDONE_BITS                           1
#define ANAPLL_CONTROL_PLLFORCEDONE_SHIFT                          6

/* anaPLL :: Control :: PllForcePass [05:05] */
#define ANAPLL_CONTROL_PLLFORCEPASS_MASK                           0x0020
#define ANAPLL_CONTROL_PLLFORCEPASS_ALIGN                          0
#define ANAPLL_CONTROL_PLLFORCEPASS_BITS                           1
#define ANAPLL_CONTROL_PLLFORCEPASS_SHIFT                          5

/* anaPLL :: Control :: PllForceVcoDone_en [04:04] */
#define ANAPLL_CONTROL_PLLFORCEVCODONE_EN_MASK                     0x0010
#define ANAPLL_CONTROL_PLLFORCEVCODONE_EN_ALIGN                    0
#define ANAPLL_CONTROL_PLLFORCEVCODONE_EN_BITS                     1
#define ANAPLL_CONTROL_PLLFORCEVCODONE_EN_SHIFT                    4

/* anaPLL :: Control :: PllForceVcoDone [03:03] */
#define ANAPLL_CONTROL_PLLFORCEVCODONE_MASK                        0x0008
#define ANAPLL_CONTROL_PLLFORCEVCODONE_ALIGN                       0
#define ANAPLL_CONTROL_PLLFORCEVCODONE_BITS                        1
#define ANAPLL_CONTROL_PLLFORCEVCODONE_SHIFT                       3

/* anaPLL :: Control :: PllForceVcoPass_en [02:02] */
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_EN_MASK                     0x0004
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_EN_ALIGN                    0
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_EN_BITS                     1
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_EN_SHIFT                    2

/* anaPLL :: Control :: PllForceVcoPass [01:01] */
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_MASK                        0x0002
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_ALIGN                       0
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_BITS                        1
#define ANAPLL_CONTROL_PLLFORCEVCOPASS_SHIFT                       1

/* anaPLL :: Control :: PllForcePllLock [00:00] */
#define ANAPLL_CONTROL_PLLFORCEPLLLOCK_MASK                        0x0001
#define ANAPLL_CONTROL_PLLFORCEPLLLOCK_ALIGN                       0
#define ANAPLL_CONTROL_PLLFORCEPLLLOCK_BITS                        1
#define ANAPLL_CONTROL_PLLFORCEPLLLOCK_SHIFT                       0


/****************************************************************************
 * anaPLL :: Timer1
 */
/* anaPLL :: Timer1 :: VcoStepTime [15:08] */
#define ANAPLL_TIMER1_VCOSTEPTIME_MASK                             0xff00
#define ANAPLL_TIMER1_VCOSTEPTIME_ALIGN                            0
#define ANAPLL_TIMER1_VCOSTEPTIME_BITS                             8
#define ANAPLL_TIMER1_VCOSTEPTIME_SHIFT                            8

/* anaPLL :: Timer1 :: VcoStartTime [07:00] */
#define ANAPLL_TIMER1_VCOSTARTTIME_MASK                            0x00ff
#define ANAPLL_TIMER1_VCOSTARTTIME_ALIGN                           0
#define ANAPLL_TIMER1_VCOSTARTTIME_BITS                            8
#define ANAPLL_TIMER1_VCOSTARTTIME_SHIFT                           0


/****************************************************************************
 * anaPLL :: Timer2
 */
/* anaPLL :: Timer2 :: reserved0 [15:13] */
#define ANAPLL_TIMER2_RESERVED0_MASK                               0xe000
#define ANAPLL_TIMER2_RESERVED0_ALIGN                              0
#define ANAPLL_TIMER2_RESERVED0_BITS                               3
#define ANAPLL_TIMER2_RESERVED0_SHIFT                              13

/* anaPLL :: Timer2 :: testMuxSel [12:08] */
#define ANAPLL_TIMER2_TESTMUXSEL_MASK                              0x1f00
#define ANAPLL_TIMER2_TESTMUXSEL_ALIGN                             0
#define ANAPLL_TIMER2_TESTMUXSEL_BITS                              5
#define ANAPLL_TIMER2_TESTMUXSEL_SHIFT                             8

/* anaPLL :: Timer2 :: retryTime [07:00] */
#define ANAPLL_TIMER2_RETRYTIME_MASK                               0x00ff
#define ANAPLL_TIMER2_RETRYTIME_ALIGN                              0
#define ANAPLL_TIMER2_RETRYTIME_BITS                               8
#define ANAPLL_TIMER2_RETRYTIME_SHIFT                              0


/****************************************************************************
 * anaPLL :: Timer3
 */
/* anaPLL :: Timer3 :: reserved0 [15:08] */
#define ANAPLL_TIMER3_RESERVED0_MASK                               0xff00
#define ANAPLL_TIMER3_RESERVED0_ALIGN                              0
#define ANAPLL_TIMER3_RESERVED0_BITS                               8
#define ANAPLL_TIMER3_RESERVED0_SHIFT                              8

/* anaPLL :: Timer3 :: freqDetTime [07:00] */
#define ANAPLL_TIMER3_FREQDETTIME_MASK                             0x00ff
#define ANAPLL_TIMER3_FREQDETTIME_ALIGN                            0
#define ANAPLL_TIMER3_FREQDETTIME_BITS                             8
#define ANAPLL_TIMER3_FREQDETTIME_SHIFT                            0


/****************************************************************************
 * anaPLL :: CapControl
 */
/* anaPLL :: CapControl :: vcoSeqCYA [15:15] */
#define ANAPLL_CAPCONTROL_VCOSEQCYA_MASK                           0x8000
#define ANAPLL_CAPCONTROL_VCOSEQCYA_ALIGN                          0
#define ANAPLL_CAPCONTROL_VCOSEQCYA_BITS                           1
#define ANAPLL_CAPCONTROL_VCOSEQCYA_SHIFT                          15

/* anaPLL :: CapControl :: vcoRestart [14:14] */
#define ANAPLL_CAPCONTROL_VCORESTART_MASK                          0x4000
#define ANAPLL_CAPCONTROL_VCORESTART_ALIGN                         0
#define ANAPLL_CAPCONTROL_VCORESTART_BITS                          1
#define ANAPLL_CAPCONTROL_VCORESTART_SHIFT                         14

/* anaPLL :: CapControl :: vcoSelectM_en [13:13] */
#define ANAPLL_CAPCONTROL_VCOSELECTM_EN_MASK                       0x2000
#define ANAPLL_CAPCONTROL_VCOSELECTM_EN_ALIGN                      0
#define ANAPLL_CAPCONTROL_VCOSELECTM_EN_BITS                       1
#define ANAPLL_CAPCONTROL_VCOSELECTM_EN_SHIFT                      13

/* anaPLL :: CapControl :: vcoForceSlowdn_en [12:12] */
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDN_EN_MASK                   0x1000
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDN_EN_ALIGN                  0
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDN_EN_BITS                   1
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDN_EN_SHIFT                  12

/* anaPLL :: CapControl :: vcoRstEn [11:11] */
#define ANAPLL_CAPCONTROL_VCORSTEN_MASK                            0x0800
#define ANAPLL_CAPCONTROL_VCORSTEN_ALIGN                           0
#define ANAPLL_CAPCONTROL_VCORSTEN_BITS                            1
#define ANAPLL_CAPCONTROL_VCORSTEN_SHIFT                           11

/* anaPLL :: CapControl :: vcoCntMask_en [10:10] */
#define ANAPLL_CAPCONTROL_VCOCNTMASK_EN_MASK                       0x0400
#define ANAPLL_CAPCONTROL_VCOCNTMASK_EN_ALIGN                      0
#define ANAPLL_CAPCONTROL_VCOCNTMASK_EN_BITS                       1
#define ANAPLL_CAPCONTROL_VCOCNTMASK_EN_SHIFT                      10

/* anaPLL :: CapControl :: slowdn_xor [09:09] */
#define ANAPLL_CAPCONTROL_SLOWDN_XOR_MASK                          0x0200
#define ANAPLL_CAPCONTROL_SLOWDN_XOR_ALIGN                         0
#define ANAPLL_CAPCONTROL_SLOWDN_XOR_BITS                          1
#define ANAPLL_CAPCONTROL_SLOWDN_XOR_SHIFT                         9

/* anaPLL :: CapControl :: vcoForceSlowDown [08:08] */
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDOWN_MASK                    0x0100
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDOWN_ALIGN                   0
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDOWN_BITS                    1
#define ANAPLL_CAPCONTROL_VCOFORCESLOWDOWN_SHIFT                   8

/* anaPLL :: CapControl :: vcoSelectM [07:00] */
#define ANAPLL_CAPCONTROL_VCOSELECTM_MASK                          0x00ff
#define ANAPLL_CAPCONTROL_VCOSELECTM_ALIGN                         0
#define ANAPLL_CAPCONTROL_VCOSELECTM_BITS                          8
#define ANAPLL_CAPCONTROL_VCOSELECTM_SHIFT                         0


/****************************************************************************
 * anaPLL :: anaPll_debug_status
 */
/* anaPLL :: anaPll_debug_status :: reserved0 [15:08] */
#define ANAPLL_ANAPLL_DEBUG_STATUS_RESERVED0_MASK                  0xff00
#define ANAPLL_ANAPLL_DEBUG_STATUS_RESERVED0_ALIGN                 0
#define ANAPLL_ANAPLL_DEBUG_STATUS_RESERVED0_BITS                  8
#define ANAPLL_ANAPLL_DEBUG_STATUS_RESERVED0_SHIFT                 8

/* anaPLL :: anaPll_debug_status :: tx_pll_tmux [07:00] */
#define ANAPLL_ANAPLL_DEBUG_STATUS_TX_PLL_TMUX_MASK                0x00ff
#define ANAPLL_ANAPLL_DEBUG_STATUS_TX_PLL_TMUX_ALIGN               0
#define ANAPLL_ANAPLL_DEBUG_STATUS_TX_PLL_TMUX_BITS                8
#define ANAPLL_ANAPLL_DEBUG_STATUS_TX_PLL_TMUX_SHIFT               0


/****************************************************************************
 * anaPLL :: FreqDetCntr
 */
/* anaPLL :: FreqDetCntr :: resolution [15:08] */
#define ANAPLL_FREQDETCNTR_RESOLUTION_MASK                         0xff00
#define ANAPLL_FREQDETCNTR_RESOLUTION_ALIGN                        0
#define ANAPLL_FREQDETCNTR_RESOLUTION_BITS                         8
#define ANAPLL_FREQDETCNTR_RESOLUTION_SHIFT                        8

/* anaPLL :: FreqDetCntr :: window [07:00] */
#define ANAPLL_FREQDETCNTR_WINDOW_MASK                             0x00ff
#define ANAPLL_FREQDETCNTR_WINDOW_ALIGN                            0
#define ANAPLL_FREQDETCNTR_WINDOW_BITS                             8
#define ANAPLL_FREQDETCNTR_WINDOW_SHIFT                            0


/****************************************************************************
 * anaPLL :: AStatus1
 */
/* anaPLL :: AStatus1 :: kvh [15:14] */
#define ANAPLL_ASTATUS1_KVH_MASK                                   0xc000
#define ANAPLL_ASTATUS1_KVH_ALIGN                                  0
#define ANAPLL_ASTATUS1_KVH_BITS                                   2
#define ANAPLL_ASTATUS1_KVH_SHIFT                                  14

/* anaPLL :: AStatus1 :: pll_range [13:06] */
#define ANAPLL_ASTATUS1_PLL_RANGE_MASK                             0x3fc0
#define ANAPLL_ASTATUS1_PLL_RANGE_ALIGN                            0
#define ANAPLL_ASTATUS1_PLL_RANGE_BITS                             8
#define ANAPLL_ASTATUS1_PLL_RANGE_SHIFT                            6

/* anaPLL :: AStatus1 :: pll_low [05:05] */
#define ANAPLL_ASTATUS1_PLL_LOW_MASK                               0x0020
#define ANAPLL_ASTATUS1_PLL_LOW_ALIGN                              0
#define ANAPLL_ASTATUS1_PLL_LOW_BITS                               1
#define ANAPLL_ASTATUS1_PLL_LOW_SHIFT                              5

/* anaPLL :: AStatus1 :: reserved0 [04:04] */
#define ANAPLL_ASTATUS1_RESERVED0_MASK                             0x0010
#define ANAPLL_ASTATUS1_RESERVED0_ALIGN                            0
#define ANAPLL_ASTATUS1_RESERVED0_BITS                             1
#define ANAPLL_ASTATUS1_RESERVED0_SHIFT                            4

/* anaPLL :: AStatus1 :: pll_Ndiv [03:00] */
#define ANAPLL_ASTATUS1_PLL_NDIV_MASK                              0x000f
#define ANAPLL_ASTATUS1_PLL_NDIV_ALIGN                             0
#define ANAPLL_ASTATUS1_PLL_NDIV_BITS                              4
#define ANAPLL_ASTATUS1_PLL_NDIV_SHIFT                             0


/****************************************************************************
 * anaPLL :: AControl0
 */
/* anaPLL :: AControl0 :: refl_clkgen [15:15] */
#define ANAPLL_ACONTROL0_REFL_CLKGEN_MASK                          0x8000
#define ANAPLL_ACONTROL0_REFL_CLKGEN_ALIGN                         0
#define ANAPLL_ACONTROL0_REFL_CLKGEN_BITS                          1
#define ANAPLL_ACONTROL0_REFL_CLKGEN_SHIFT                         15

/* anaPLL :: AControl0 :: iclkidrv1 [14:12] */
#define ANAPLL_ACONTROL0_ICLKIDRV1_MASK                            0x7000
#define ANAPLL_ACONTROL0_ICLKIDRV1_ALIGN                           0
#define ANAPLL_ACONTROL0_ICLKIDRV1_BITS                            3
#define ANAPLL_ACONTROL0_ICLKIDRV1_SHIFT                           12

/* anaPLL :: AControl0 :: iclkodrv1 [11:09] */
#define ANAPLL_ACONTROL0_ICLKODRV1_MASK                            0x0e00
#define ANAPLL_ACONTROL0_ICLKODRV1_ALIGN                           0
#define ANAPLL_ACONTROL0_ICLKODRV1_BITS                            3
#define ANAPLL_ACONTROL0_ICLKODRV1_SHIFT                           9

/* anaPLL :: AControl0 :: iclkodrv2 [08:06] */
#define ANAPLL_ACONTROL0_ICLKODRV2_MASK                            0x01c0
#define ANAPLL_ACONTROL0_ICLKODRV2_ALIGN                           0
#define ANAPLL_ACONTROL0_ICLKODRV2_BITS                            3
#define ANAPLL_ACONTROL0_ICLKODRV2_SHIFT                           6

/* anaPLL :: AControl0 :: iclkdiv2 [05:03] */
#define ANAPLL_ACONTROL0_ICLKDIV2_MASK                             0x0038
#define ANAPLL_ACONTROL0_ICLKDIV2_ALIGN                            0
#define ANAPLL_ACONTROL0_ICLKDIV2_BITS                             3
#define ANAPLL_ACONTROL0_ICLKDIV2_SHIFT                            3

/* anaPLL :: AControl0 :: reserved0 [02:02] */
#define ANAPLL_ACONTROL0_RESERVED0_MASK                            0x0004
#define ANAPLL_ACONTROL0_RESERVED0_ALIGN                           0
#define ANAPLL_ACONTROL0_RESERVED0_BITS                            1
#define ANAPLL_ACONTROL0_RESERVED0_SHIFT                           2

/* anaPLL :: AControl0 :: vddr_bgb [01:01] */
#define ANAPLL_ACONTROL0_VDDR_BGB_MASK                             0x0002
#define ANAPLL_ACONTROL0_VDDR_BGB_ALIGN                            0
#define ANAPLL_ACONTROL0_VDDR_BGB_BITS                             1
#define ANAPLL_ACONTROL0_VDDR_BGB_SHIFT                            1

/* anaPLL :: AControl0 :: amp_ctrl [00:00] */
#define ANAPLL_ACONTROL0_AMP_CTRL_MASK                             0x0001
#define ANAPLL_ACONTROL0_AMP_CTRL_ALIGN                            0
#define ANAPLL_ACONTROL0_AMP_CTRL_BITS                             1
#define ANAPLL_ACONTROL0_AMP_CTRL_SHIFT                            0


/****************************************************************************
 * anaPLL :: AControl1
 */
/* anaPLL :: AControl1 :: enable_ftune [15:15] */
#define ANAPLL_ACONTROL1_ENABLE_FTUNE_MASK                         0x8000
#define ANAPLL_ACONTROL1_ENABLE_FTUNE_ALIGN                        0
#define ANAPLL_ACONTROL1_ENABLE_FTUNE_BITS                         1
#define ANAPLL_ACONTROL1_ENABLE_FTUNE_SHIFT                        15

/* anaPLL :: AControl1 :: pll_reset [14:14] */
#define ANAPLL_ACONTROL1_PLL_RESET_MASK                            0x4000
#define ANAPLL_ACONTROL1_PLL_RESET_ALIGN                           0
#define ANAPLL_ACONTROL1_PLL_RESET_BITS                            1
#define ANAPLL_ACONTROL1_PLL_RESET_SHIFT                           14

/* anaPLL :: AControl1 :: reserved0 [13:08] */
#define ANAPLL_ACONTROL1_RESERVED0_MASK                            0x3f00
#define ANAPLL_ACONTROL1_RESERVED0_ALIGN                           0
#define ANAPLL_ACONTROL1_RESERVED0_BITS                            6
#define ANAPLL_ACONTROL1_RESERVED0_SHIFT                           8

/* anaPLL :: AControl1 :: ickgen [07:05] */
#define ANAPLL_ACONTROL1_ICKGEN_MASK                               0x00e0
#define ANAPLL_ACONTROL1_ICKGEN_ALIGN                              0
#define ANAPLL_ACONTROL1_ICKGEN_BITS                               3
#define ANAPLL_ACONTROL1_ICKGEN_SHIFT                              5

/* anaPLL :: AControl1 :: reserved1 [04:01] */
#define ANAPLL_ACONTROL1_RESERVED1_MASK                            0x001e
#define ANAPLL_ACONTROL1_RESERVED1_ALIGN                           0
#define ANAPLL_ACONTROL1_RESERVED1_BITS                            4
#define ANAPLL_ACONTROL1_RESERVED1_SHIFT                           1

/* anaPLL :: AControl1 :: refh_clkgen [00:00] */
#define ANAPLL_ACONTROL1_REFH_CLKGEN_MASK                          0x0001
#define ANAPLL_ACONTROL1_REFH_CLKGEN_ALIGN                         0
#define ANAPLL_ACONTROL1_REFH_CLKGEN_BITS                          1
#define ANAPLL_ACONTROL1_REFH_CLKGEN_SHIFT                         0


/****************************************************************************
 * anaPLL :: AControl2
 */
/* anaPLL :: AControl2 :: ick2 [15:15] */
#define ANAPLL_ACONTROL2_ICK2_MASK                                 0x8000
#define ANAPLL_ACONTROL2_ICK2_ALIGN                                0
#define ANAPLL_ACONTROL2_ICK2_BITS                                 1
#define ANAPLL_ACONTROL2_ICK2_SHIFT                                15

/* anaPLL :: AControl2 :: ick0 [14:14] */
#define ANAPLL_ACONTROL2_ICK0_MASK                                 0x4000
#define ANAPLL_ACONTROL2_ICK0_ALIGN                                0
#define ANAPLL_ACONTROL2_ICK0_BITS                                 1
#define ANAPLL_ACONTROL2_ICK0_SHIFT                                14

/* anaPLL :: AControl2 :: ick1 [13:13] */
#define ANAPLL_ACONTROL2_ICK1_MASK                                 0x2000
#define ANAPLL_ACONTROL2_ICK1_ALIGN                                0
#define ANAPLL_ACONTROL2_ICK1_BITS                                 1
#define ANAPLL_ACONTROL2_ICK1_SHIFT                                13

/* anaPLL :: AControl2 :: icp2 [12:12] */
#define ANAPLL_ACONTROL2_ICP2_MASK                                 0x1000
#define ANAPLL_ACONTROL2_ICP2_ALIGN                                0
#define ANAPLL_ACONTROL2_ICP2_BITS                                 1
#define ANAPLL_ACONTROL2_ICP2_SHIFT                                12

/* anaPLL :: AControl2 :: icp0 [11:11] */
#define ANAPLL_ACONTROL2_ICP0_MASK                                 0x0800
#define ANAPLL_ACONTROL2_ICP0_ALIGN                                0
#define ANAPLL_ACONTROL2_ICP0_BITS                                 1
#define ANAPLL_ACONTROL2_ICP0_SHIFT                                11

/* anaPLL :: AControl2 :: icp1 [10:10] */
#define ANAPLL_ACONTROL2_ICP1_MASK                                 0x0400
#define ANAPLL_ACONTROL2_ICP1_ALIGN                                0
#define ANAPLL_ACONTROL2_ICP1_BITS                                 1
#define ANAPLL_ACONTROL2_ICP1_SHIFT                                10

/* anaPLL :: AControl2 :: ibmax [09:09] */
#define ANAPLL_ACONTROL2_IBMAX_MASK                                0x0200
#define ANAPLL_ACONTROL2_IBMAX_ALIGN                               0
#define ANAPLL_ACONTROL2_IBMAX_BITS                                1
#define ANAPLL_ACONTROL2_IBMAX_SHIFT                               9

/* anaPLL :: AControl2 :: ibmode [08:08] */
#define ANAPLL_ACONTROL2_IBMODE_MASK                               0x0100
#define ANAPLL_ACONTROL2_IBMODE_ALIGN                              0
#define ANAPLL_ACONTROL2_IBMODE_BITS                               1
#define ANAPLL_ACONTROL2_IBMODE_SHIFT                              8

/* anaPLL :: AControl2 :: ibmin [07:07] */
#define ANAPLL_ACONTROL2_IBMIN_MASK                                0x0080
#define ANAPLL_ACONTROL2_IBMIN_ALIGN                               0
#define ANAPLL_ACONTROL2_IBMIN_BITS                                1
#define ANAPLL_ACONTROL2_IBMIN_SHIFT                               7

/* anaPLL :: AControl2 :: refh_pll [06:06] */
#define ANAPLL_ACONTROL2_REFH_PLL_MASK                             0x0040
#define ANAPLL_ACONTROL2_REFH_PLL_ALIGN                            0
#define ANAPLL_ACONTROL2_REFH_PLL_BITS                             1
#define ANAPLL_ACONTROL2_REFH_PLL_SHIFT                            6

/* anaPLL :: AControl2 :: refl_pll [05:05] */
#define ANAPLL_ACONTROL2_REFL_PLL_MASK                             0x0020
#define ANAPLL_ACONTROL2_REFL_PLL_ALIGN                            0
#define ANAPLL_ACONTROL2_REFL_PLL_BITS                             1
#define ANAPLL_ACONTROL2_REFL_PLL_SHIFT                            5

/* anaPLL :: AControl2 :: iqp [04:01] */
#define ANAPLL_ACONTROL2_IQP_MASK                                  0x001e
#define ANAPLL_ACONTROL2_IQP_ALIGN                                 0
#define ANAPLL_ACONTROL2_IQP_BITS                                  4
#define ANAPLL_ACONTROL2_IQP_SHIFT                                 1
#define ANAPLL_ACONTROL2_IQP_i50uA                                 0
#define ANAPLL_ACONTROL2_IQP_i100uA                                1
#define ANAPLL_ACONTROL2_IQP_i150uA                                2
#define ANAPLL_ACONTROL2_IQP_i200uA                                3
#define ANAPLL_ACONTROL2_IQP_i250uA                                4
#define ANAPLL_ACONTROL2_IQP_i300uA                                5
#define ANAPLL_ACONTROL2_IQP_i350uA                                6
#define ANAPLL_ACONTROL2_IQP_i400uA                                7
#define ANAPLL_ACONTROL2_IQP_i450uA                                8
#define ANAPLL_ACONTROL2_IQP_i500uA                                9
#define ANAPLL_ACONTROL2_IQP_i550uA                                10
#define ANAPLL_ACONTROL2_IQP_i600uA                                11
#define ANAPLL_ACONTROL2_IQP_i650uA                                12
#define ANAPLL_ACONTROL2_IQP_i700uA                                13
#define ANAPLL_ACONTROL2_IQP_i750uA                                14
#define ANAPLL_ACONTROL2_IQP_i800uA                                15

/* anaPLL :: AControl2 :: en_HRz [00:00] */
#define ANAPLL_ACONTROL2_EN_HRZ_MASK                               0x0001
#define ANAPLL_ACONTROL2_EN_HRZ_ALIGN                              0
#define ANAPLL_ACONTROL2_EN_HRZ_BITS                               1
#define ANAPLL_ACONTROL2_EN_HRZ_SHIFT                              0


/****************************************************************************
 * anaPLL :: AControl3
 */
/* anaPLL :: AControl3 :: test_rx [15:15] */
#define ANAPLL_ACONTROL3_TEST_RX_MASK                              0x8000
#define ANAPLL_ACONTROL3_TEST_RX_ALIGN                             0
#define ANAPLL_ACONTROL3_TEST_RX_BITS                              1
#define ANAPLL_ACONTROL3_TEST_RX_SHIFT                             15

/* anaPLL :: AControl3 :: test_pll [14:14] */
#define ANAPLL_ACONTROL3_TEST_PLL_MASK                             0x4000
#define ANAPLL_ACONTROL3_TEST_PLL_ALIGN                            0
#define ANAPLL_ACONTROL3_TEST_PLL_BITS                             1
#define ANAPLL_ACONTROL3_TEST_PLL_SHIFT                            14

/* anaPLL :: AControl3 :: test_vc [13:13] */
#define ANAPLL_ACONTROL3_TEST_VC_MASK                              0x2000
#define ANAPLL_ACONTROL3_TEST_VC_ALIGN                             0
#define ANAPLL_ACONTROL3_TEST_VC_BITS                              1
#define ANAPLL_ACONTROL3_TEST_VC_SHIFT                             13

/* anaPLL :: AControl3 :: test_vref [12:12] */
#define ANAPLL_ACONTROL3_TEST_VREF_MASK                            0x1000
#define ANAPLL_ACONTROL3_TEST_VREF_ALIGN                           0
#define ANAPLL_ACONTROL3_TEST_VREF_BITS                            1
#define ANAPLL_ACONTROL3_TEST_VREF_SHIFT                           12

/* anaPLL :: AControl3 :: iop2 [11:11] */
#define ANAPLL_ACONTROL3_IOP2_MASK                                 0x0800
#define ANAPLL_ACONTROL3_IOP2_ALIGN                                0
#define ANAPLL_ACONTROL3_IOP2_BITS                                 1
#define ANAPLL_ACONTROL3_IOP2_SHIFT                                11

/* anaPLL :: AControl3 :: iop0 [10:10] */
#define ANAPLL_ACONTROL3_IOP0_MASK                                 0x0400
#define ANAPLL_ACONTROL3_IOP0_ALIGN                                0
#define ANAPLL_ACONTROL3_IOP0_BITS                                 1
#define ANAPLL_ACONTROL3_IOP0_SHIFT                                10

/* anaPLL :: AControl3 :: iop1 [09:09] */
#define ANAPLL_ACONTROL3_IOP1_MASK                                 0x0200
#define ANAPLL_ACONTROL3_IOP1_ALIGN                                0
#define ANAPLL_ACONTROL3_IOP1_BITS                                 1
#define ANAPLL_ACONTROL3_IOP1_SHIFT                                9

/* anaPLL :: AControl3 :: icomp2 [08:08] */
#define ANAPLL_ACONTROL3_ICOMP2_MASK                               0x0100
#define ANAPLL_ACONTROL3_ICOMP2_ALIGN                              0
#define ANAPLL_ACONTROL3_ICOMP2_BITS                               1
#define ANAPLL_ACONTROL3_ICOMP2_SHIFT                              8

/* anaPLL :: AControl3 :: icomp0 [07:07] */
#define ANAPLL_ACONTROL3_ICOMP0_MASK                               0x0080
#define ANAPLL_ACONTROL3_ICOMP0_ALIGN                              0
#define ANAPLL_ACONTROL3_ICOMP0_BITS                               1
#define ANAPLL_ACONTROL3_ICOMP0_SHIFT                              7

/* anaPLL :: AControl3 :: icomp1 [06:06] */
#define ANAPLL_ACONTROL3_ICOMP1_MASK                               0x0040
#define ANAPLL_ACONTROL3_ICOMP1_ALIGN                              0
#define ANAPLL_ACONTROL3_ICOMP1_BITS                               1
#define ANAPLL_ACONTROL3_ICOMP1_SHIFT                              6

/* anaPLL :: AControl3 :: icml2 [05:05] */
#define ANAPLL_ACONTROL3_ICML2_MASK                                0x0020
#define ANAPLL_ACONTROL3_ICML2_ALIGN                               0
#define ANAPLL_ACONTROL3_ICML2_BITS                                1
#define ANAPLL_ACONTROL3_ICML2_SHIFT                               5

/* anaPLL :: AControl3 :: icml0 [04:04] */
#define ANAPLL_ACONTROL3_ICML0_MASK                                0x0010
#define ANAPLL_ACONTROL3_ICML0_ALIGN                               0
#define ANAPLL_ACONTROL3_ICML0_BITS                                1
#define ANAPLL_ACONTROL3_ICML0_SHIFT                               4

/* anaPLL :: AControl3 :: icml1 [03:03] */
#define ANAPLL_ACONTROL3_ICML1_MASK                                0x0008
#define ANAPLL_ACONTROL3_ICML1_ALIGN                               0
#define ANAPLL_ACONTROL3_ICML1_BITS                                1
#define ANAPLL_ACONTROL3_ICML1_SHIFT                               3

/* anaPLL :: AControl3 :: i10Gbuf2 [02:02] */
#define ANAPLL_ACONTROL3_I10GBUF2_MASK                             0x0004
#define ANAPLL_ACONTROL3_I10GBUF2_ALIGN                            0
#define ANAPLL_ACONTROL3_I10GBUF2_BITS                             1
#define ANAPLL_ACONTROL3_I10GBUF2_SHIFT                            2

/* anaPLL :: AControl3 :: i10Gbuf0 [01:01] */
#define ANAPLL_ACONTROL3_I10GBUF0_MASK                             0x0002
#define ANAPLL_ACONTROL3_I10GBUF0_ALIGN                            0
#define ANAPLL_ACONTROL3_I10GBUF0_BITS                             1
#define ANAPLL_ACONTROL3_I10GBUF0_SHIFT                            1

/* anaPLL :: AControl3 :: i10Gbuf1 [00:00] */
#define ANAPLL_ACONTROL3_I10GBUF1_MASK                             0x0001
#define ANAPLL_ACONTROL3_I10GBUF1_ALIGN                            0
#define ANAPLL_ACONTROL3_I10GBUF1_BITS                             1
#define ANAPLL_ACONTROL3_I10GBUF1_SHIFT                            0


/****************************************************************************
 * anaPLL :: AControl4
 */
/* anaPLL :: AControl4 :: en40lp [15:15] */
#define ANAPLL_ACONTROL4_EN40LP_MASK                               0x8000
#define ANAPLL_ACONTROL4_EN40LP_ALIGN                              0
#define ANAPLL_ACONTROL4_EN40LP_BITS                               1
#define ANAPLL_ACONTROL4_EN40LP_SHIFT                              15

/* anaPLL :: AControl4 :: VCO_Imax [14:14] */
#define ANAPLL_ACONTROL4_VCO_IMAX_MASK                             0x4000
#define ANAPLL_ACONTROL4_VCO_IMAX_ALIGN                            0
#define ANAPLL_ACONTROL4_VCO_IMAX_BITS                             1
#define ANAPLL_ACONTROL4_VCO_IMAX_SHIFT                            14

/* anaPLL :: AControl4 :: kvh_force [13:12] */
#define ANAPLL_ACONTROL4_KVH_FORCE_MASK                            0x3000
#define ANAPLL_ACONTROL4_KVH_FORCE_ALIGN                           0
#define ANAPLL_ACONTROL4_KVH_FORCE_BITS                            2
#define ANAPLL_ACONTROL4_KVH_FORCE_SHIFT                           12

/* anaPLL :: AControl4 :: vvddr_bgb [11:11] */
#define ANAPLL_ACONTROL4_VVDDR_BGB_MASK                            0x0800
#define ANAPLL_ACONTROL4_VVDDR_BGB_ALIGN                           0
#define ANAPLL_ACONTROL4_VVDDR_BGB_BITS                            1
#define ANAPLL_ACONTROL4_VVDDR_BGB_SHIFT                           11

/* anaPLL :: AControl4 :: comp_vth [10:10] */
#define ANAPLL_ACONTROL4_COMP_VTH_MASK                             0x0400
#define ANAPLL_ACONTROL4_COMP_VTH_ALIGN                            0
#define ANAPLL_ACONTROL4_COMP_VTH_BITS                             1
#define ANAPLL_ACONTROL4_COMP_VTH_SHIFT                            10

/* anaPLL :: AControl4 :: pll2rx_clkbw [09:08] */
#define ANAPLL_ACONTROL4_PLL2RX_CLKBW_MASK                         0x0300
#define ANAPLL_ACONTROL4_PLL2RX_CLKBW_ALIGN                        0
#define ANAPLL_ACONTROL4_PLL2RX_CLKBW_BITS                         2
#define ANAPLL_ACONTROL4_PLL2RX_CLKBW_SHIFT                        8

/* anaPLL :: AControl4 :: ctatadj [07:04] */
#define ANAPLL_ACONTROL4_CTATADJ_MASK                              0x00f0
#define ANAPLL_ACONTROL4_CTATADJ_ALIGN                             0
#define ANAPLL_ACONTROL4_CTATADJ_BITS                              4
#define ANAPLL_ACONTROL4_CTATADJ_SHIFT                             4

/* anaPLL :: AControl4 :: ptatadj [03:00] */
#define ANAPLL_ACONTROL4_PTATADJ_MASK                              0x000f
#define ANAPLL_ACONTROL4_PTATADJ_ALIGN                             0
#define ANAPLL_ACONTROL4_PTATADJ_BITS                              4
#define ANAPLL_ACONTROL4_PTATADJ_SHIFT                             0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen0
 */
/****************************************************************************
 * PktGen0 :: PktGenCtrl1
 */
/* PktGen0 :: PktGenCtrl1 :: number_pkt [15:12] */
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_MASK                        0xf000
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_BITS                        4
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_SHIFT                       12

/* PktGen0 :: PktGenCtrl1 :: rx_pkt_check_en [11:11] */
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_MASK                   0x0800
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_ALIGN                  0
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_BITS                   1
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_SHIFT                  11

/* PktGen0 :: PktGenCtrl1 :: rx_MSBUS_type [10:10] */
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_MASK                     0x0400
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_SHIFT                    10

/* PktGen0 :: PktGenCtrl1 :: clr_crccnt [09:09] */
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_MASK                        0x0200
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_BITS                        1
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_SHIFT                       9

/* PktGen0 :: PktGenCtrl1 :: rx_port_sel [08:07] */
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_MASK                       0x0180
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_ALIGN                      0
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_BITS                       2
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_SHIFT                      7

/* PktGen0 :: PktGenCtrl1 :: tx_prtp_en [06:06] */
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_MASK                        0x0040
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_BITS                        1
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_SHIFT                       6

/* PktGen0 :: PktGenCtrl1 :: prtp_data_pattern_sel [05:05] */
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_MASK             0x0020
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_ALIGN            0
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_BITS             1
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_SHIFT            5

/* PktGen0 :: PktGenCtrl1 :: reserved0 [04:04] */
#define PKTGEN0_PKTGENCTRL1_RESERVED0_MASK                         0x0010
#define PKTGEN0_PKTGENCTRL1_RESERVED0_ALIGN                        0
#define PKTGEN0_PKTGENCTRL1_RESERVED0_BITS                         1
#define PKTGEN0_PKTGENCTRL1_RESERVED0_SHIFT                        4

/* PktGen0 :: PktGenCtrl1 :: lpi_en [03:03] */
#define PKTGEN0_PKTGENCTRL1_LPI_EN_MASK                            0x0008
#define PKTGEN0_PKTGENCTRL1_LPI_EN_ALIGN                           0
#define PKTGEN0_PKTGENCTRL1_LPI_EN_BITS                            1
#define PKTGEN0_PKTGENCTRL1_LPI_EN_SHIFT                           3

/* PktGen0 :: PktGenCtrl1 :: tx_test_port_sel [02:01] */
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_MASK                  0x0006
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_ALIGN                 0
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_BITS                  2
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_SHIFT                 1

/* PktGen0 :: PktGenCtrl1 :: pkt_or_prtp [00:00] */
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_MASK                       0x0001
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_ALIGN                      0
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_BITS                       1
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_SHIFT                      0


/****************************************************************************
 * PktGen0 :: PktGenCtrl2
 */
/* PktGen0 :: PktGenCtrl2 :: pktgen_en [15:15] */
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_MASK                         0x8000
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_ALIGN                        0
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_BITS                         1
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_SHIFT                        15

/* PktGen0 :: PktGenCtrl2 :: tx_MSBUS_type [14:14] */
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_MASK                     0x4000
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_SHIFT                    14

/* PktGen0 :: PktGenCtrl2 :: payload_type [13:11] */
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_MASK                      0x3800
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_ALIGN                     0
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_BITS                      3
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_SHIFT                     11

/* PktGen0 :: PktGenCtrl2 :: pkt_size [10:05] */
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_MASK                          0x07e0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_BITS                          6
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_SHIFT                         5

/* PktGen0 :: PktGenCtrl2 :: ipg_size [04:00] */
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_MASK                          0x001f
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_BITS                          5
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_SHIFT                         0


/****************************************************************************
 * PktGen0 :: PrtpControl
 */
/* PktGen0 :: PrtpControl :: reserved0 [15:09] */
#define PKTGEN0_PRTPCONTROL_RESERVED0_MASK                         0xfe00
#define PKTGEN0_PRTPCONTROL_RESERVED0_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_RESERVED0_BITS                         7
#define PKTGEN0_PRTPCONTROL_RESERVED0_SHIFT                        9

/* PktGen0 :: PrtpControl :: errgen_en [08:05] */
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_MASK                         0x01e0
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_BITS                         4
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_SHIFT                        5

/* PktGen0 :: PrtpControl :: rx_prtp_en [04:04] */
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_MASK                        0x0010
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_BITS                        1
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_SHIFT                       4

/* PktGen0 :: PrtpControl :: prtp_match_cnt [03:00] */
#define PKTGEN0_PRTPCONTROL_PRTP_MATCH_CNT_MASK                    0x000f
#define PKTGEN0_PRTPCONTROL_PRTP_MATCH_CNT_ALIGN                   0
#define PKTGEN0_PRTPCONTROL_PRTP_MATCH_CNT_BITS                    4
#define PKTGEN0_PRTPCONTROL_PRTP_MATCH_CNT_SHIFT                   0


/****************************************************************************
 * PktGen0 :: CrcErrorCount
 */
/* PktGen0 :: CrcErrorCount :: crcerrcnt [15:00] */
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_MASK                       0xffff
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_ALIGN                      0
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_BITS                       16
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_SHIFT                      0


/****************************************************************************
 * PktGen0 :: PrtpErrorCounter
 */
/* PktGen0 :: PrtpErrorCounter :: prtp_err_count [15:00] */
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_MASK               0xffff
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_ALIGN              0
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_BITS               16
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_SHIFT              0


/****************************************************************************
 * PktGen0 :: PCS_seedA0
 */
/* PktGen0 :: PCS_seedA0 :: seedA0 [15:00] */
#define PKTGEN0_PCS_SEEDA0_SEEDA0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA0_SEEDA0_ALIGN                            0
#define PKTGEN0_PCS_SEEDA0_SEEDA0_BITS                             16
#define PKTGEN0_PCS_SEEDA0_SEEDA0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA1
 */
/* PktGen0 :: PCS_seedA1 :: seedA1 [15:00] */
#define PKTGEN0_PCS_SEEDA1_SEEDA1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA1_SEEDA1_ALIGN                            0
#define PKTGEN0_PCS_SEEDA1_SEEDA1_BITS                             16
#define PKTGEN0_PCS_SEEDA1_SEEDA1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA2
 */
/* PktGen0 :: PCS_seedA2 :: seedA2 [15:00] */
#define PKTGEN0_PCS_SEEDA2_SEEDA2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA2_SEEDA2_ALIGN                            0
#define PKTGEN0_PCS_SEEDA2_SEEDA2_BITS                             16
#define PKTGEN0_PCS_SEEDA2_SEEDA2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA3
 */
/* PktGen0 :: PCS_seedA3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDA3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDA3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDA3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDA3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedA3 :: seedA3 [09:00] */
#define PKTGEN0_PCS_SEEDA3_SEEDA3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDA3_SEEDA3_ALIGN                            0
#define PKTGEN0_PCS_SEEDA3_SEEDA3_BITS                             10
#define PKTGEN0_PCS_SEEDA3_SEEDA3_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB0
 */
/* PktGen0 :: PCS_seedB0 :: seedB0 [15:00] */
#define PKTGEN0_PCS_SEEDB0_SEEDB0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB0_SEEDB0_ALIGN                            0
#define PKTGEN0_PCS_SEEDB0_SEEDB0_BITS                             16
#define PKTGEN0_PCS_SEEDB0_SEEDB0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB1
 */
/* PktGen0 :: PCS_seedB1 :: seedB1 [15:00] */
#define PKTGEN0_PCS_SEEDB1_SEEDB1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB1_SEEDB1_ALIGN                            0
#define PKTGEN0_PCS_SEEDB1_SEEDB1_BITS                             16
#define PKTGEN0_PCS_SEEDB1_SEEDB1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB2
 */
/* PktGen0 :: PCS_seedB2 :: seedB2 [15:00] */
#define PKTGEN0_PCS_SEEDB2_SEEDB2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB2_SEEDB2_ALIGN                            0
#define PKTGEN0_PCS_SEEDB2_SEEDB2_BITS                             16
#define PKTGEN0_PCS_SEEDB2_SEEDB2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB3
 */
/* PktGen0 :: PCS_seedB3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDB3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDB3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDB3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDB3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedB3 :: seedB3 [09:00] */
#define PKTGEN0_PCS_SEEDB3_SEEDB3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDB3_SEEDB3_ALIGN                            0
#define PKTGEN0_PCS_SEEDB3_SEEDB3_BITS                             10
#define PKTGEN0_PCS_SEEDB3_SEEDB3_SHIFT                            0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PktGen1
 */
/****************************************************************************
 * PktGen1 :: PayloadBytes
 */
/* PktGen1 :: PayloadBytes :: byte1 [15:08] */
#define PKTGEN1_PAYLOADBYTES_BYTE1_MASK                            0xff00
#define PKTGEN1_PAYLOADBYTES_BYTE1_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE1_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE1_SHIFT                           8

/* PktGen1 :: PayloadBytes :: byte0 [07:00] */
#define PKTGEN1_PAYLOADBYTES_BYTE0_MASK                            0x00ff
#define PKTGEN1_PAYLOADBYTES_BYTE0_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE0_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE0_SHIFT                           0


/****************************************************************************
 * PktGen1 :: ErrorMask4
 */
/* PktGen1 :: ErrorMask4 :: error_mask_79_64 [15:00] */
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_MASK                   0xffff
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_ALIGN                  0
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_BITS                   16
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask3
 */
/* PktGen1 :: ErrorMask3 :: error_mask_63_48 [15:00] */
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_MASK                   0xffff
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_ALIGN                  0
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_BITS                   16
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask2
 */
/* PktGen1 :: ErrorMask2 :: error_mask_47_32 [15:00] */
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_MASK                   0xffff
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_ALIGN                  0
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_BITS                   16
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask1
 */
/* PktGen1 :: ErrorMask1 :: error_mask_31_16 [15:00] */
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_MASK                   0xffff
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_ALIGN                  0
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_BITS                   16
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask0
 */
/* PktGen1 :: ErrorMask0 :: error_mask_15_0 [15:00] */
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_MASK                    0xffff
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_ALIGN                   0
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_BITS                    16
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_SHIFT                   0


/****************************************************************************
 * PktGen1 :: Prtp_test_counts
 */
/* PktGen1 :: Prtp_test_counts :: sync_cnt [15:08] */
#define PKTGEN1_PRTP_TEST_COUNTS_SYNC_CNT_MASK                     0xff00
#define PKTGEN1_PRTP_TEST_COUNTS_SYNC_CNT_ALIGN                    0
#define PKTGEN1_PRTP_TEST_COUNTS_SYNC_CNT_BITS                     8
#define PKTGEN1_PRTP_TEST_COUNTS_SYNC_CNT_SHIFT                    8

/* PktGen1 :: Prtp_test_counts :: block_cnt [07:00] */
#define PKTGEN1_PRTP_TEST_COUNTS_BLOCK_CNT_MASK                    0x00ff
#define PKTGEN1_PRTP_TEST_COUNTS_BLOCK_CNT_ALIGN                   0
#define PKTGEN1_PRTP_TEST_COUNTS_BLOCK_CNT_BITS                    8
#define PKTGEN1_PRTP_TEST_COUNTS_BLOCK_CNT_SHIFT                   0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PATGEN_256_0
 */
/****************************************************************************
 * PATGEN_256_0 :: reg0
 */
/* PATGEN_256_0 :: reg0 :: reg0 [15:00] */
#define PATGEN_256_0_REG0_REG0_MASK                                0xffff
#define PATGEN_256_0_REG0_REG0_ALIGN                               0
#define PATGEN_256_0_REG0_REG0_BITS                                16
#define PATGEN_256_0_REG0_REG0_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg1
 */
/* PATGEN_256_0 :: reg1 :: reg1 [15:00] */
#define PATGEN_256_0_REG1_REG1_MASK                                0xffff
#define PATGEN_256_0_REG1_REG1_ALIGN                               0
#define PATGEN_256_0_REG1_REG1_BITS                                16
#define PATGEN_256_0_REG1_REG1_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg2
 */
/* PATGEN_256_0 :: reg2 :: reg2 [15:00] */
#define PATGEN_256_0_REG2_REG2_MASK                                0xffff
#define PATGEN_256_0_REG2_REG2_ALIGN                               0
#define PATGEN_256_0_REG2_REG2_BITS                                16
#define PATGEN_256_0_REG2_REG2_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg3
 */
/* PATGEN_256_0 :: reg3 :: reg3 [15:00] */
#define PATGEN_256_0_REG3_REG3_MASK                                0xffff
#define PATGEN_256_0_REG3_REG3_ALIGN                               0
#define PATGEN_256_0_REG3_REG3_BITS                                16
#define PATGEN_256_0_REG3_REG3_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg4
 */
/* PATGEN_256_0 :: reg4 :: reg4 [15:00] */
#define PATGEN_256_0_REG4_REG4_MASK                                0xffff
#define PATGEN_256_0_REG4_REG4_ALIGN                               0
#define PATGEN_256_0_REG4_REG4_BITS                                16
#define PATGEN_256_0_REG4_REG4_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg5
 */
/* PATGEN_256_0 :: reg5 :: reg5 [15:00] */
#define PATGEN_256_0_REG5_REG5_MASK                                0xffff
#define PATGEN_256_0_REG5_REG5_ALIGN                               0
#define PATGEN_256_0_REG5_REG5_BITS                                16
#define PATGEN_256_0_REG5_REG5_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg6
 */
/* PATGEN_256_0 :: reg6 :: reg6 [15:00] */
#define PATGEN_256_0_REG6_REG6_MASK                                0xffff
#define PATGEN_256_0_REG6_REG6_ALIGN                               0
#define PATGEN_256_0_REG6_REG6_BITS                                16
#define PATGEN_256_0_REG6_REG6_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg7
 */
/* PATGEN_256_0 :: reg7 :: reg7 [15:00] */
#define PATGEN_256_0_REG7_REG7_MASK                                0xffff
#define PATGEN_256_0_REG7_REG7_ALIGN                               0
#define PATGEN_256_0_REG7_REG7_BITS                                16
#define PATGEN_256_0_REG7_REG7_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg8
 */
/* PATGEN_256_0 :: reg8 :: reg8 [15:00] */
#define PATGEN_256_0_REG8_REG8_MASK                                0xffff
#define PATGEN_256_0_REG8_REG8_ALIGN                               0
#define PATGEN_256_0_REG8_REG8_BITS                                16
#define PATGEN_256_0_REG8_REG8_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg9
 */
/* PATGEN_256_0 :: reg9 :: reg9 [15:00] */
#define PATGEN_256_0_REG9_REG9_MASK                                0xffff
#define PATGEN_256_0_REG9_REG9_ALIGN                               0
#define PATGEN_256_0_REG9_REG9_BITS                                16
#define PATGEN_256_0_REG9_REG9_SHIFT                               0


/****************************************************************************
 * PATGEN_256_0 :: reg10
 */
/* PATGEN_256_0 :: reg10 :: reg10 [15:00] */
#define PATGEN_256_0_REG10_REG10_MASK                              0xffff
#define PATGEN_256_0_REG10_REG10_ALIGN                             0
#define PATGEN_256_0_REG10_REG10_BITS                              16
#define PATGEN_256_0_REG10_REG10_SHIFT                             0


/****************************************************************************
 * PATGEN_256_0 :: reg11
 */
/* PATGEN_256_0 :: reg11 :: reg11 [15:00] */
#define PATGEN_256_0_REG11_REG11_MASK                              0xffff
#define PATGEN_256_0_REG11_REG11_ALIGN                             0
#define PATGEN_256_0_REG11_REG11_BITS                              16
#define PATGEN_256_0_REG11_REG11_SHIFT                             0


/****************************************************************************
 * PATGEN_256_0 :: reg12
 */
/* PATGEN_256_0 :: reg12 :: reg12 [15:00] */
#define PATGEN_256_0_REG12_REG12_MASK                              0xffff
#define PATGEN_256_0_REG12_REG12_ALIGN                             0
#define PATGEN_256_0_REG12_REG12_BITS                              16
#define PATGEN_256_0_REG12_REG12_SHIFT                             0


/****************************************************************************
 * PATGEN_256_0 :: reg13
 */
/* PATGEN_256_0 :: reg13 :: reg13 [15:00] */
#define PATGEN_256_0_REG13_REG13_MASK                              0xffff
#define PATGEN_256_0_REG13_REG13_ALIGN                             0
#define PATGEN_256_0_REG13_REG13_BITS                              16
#define PATGEN_256_0_REG13_REG13_SHIFT                             0


/****************************************************************************
 * PATGEN_256_0 :: reg14
 */
/* PATGEN_256_0 :: reg14 :: reg14 [15:00] */
#define PATGEN_256_0_REG14_REG14_MASK                              0xffff
#define PATGEN_256_0_REG14_REG14_ALIGN                             0
#define PATGEN_256_0_REG14_REG14_BITS                              16
#define PATGEN_256_0_REG14_REG14_SHIFT                             0


/****************************************************************************
 * TSC_WC4_TSC_USER1_PATGEN_256_1
 */
/****************************************************************************
 * PATGEN_256_1 :: regF
 */
/* PATGEN_256_1 :: regF :: reg15 [15:00] */
#define PATGEN_256_1_REGF_REG15_MASK                               0xffff
#define PATGEN_256_1_REGF_REG15_ALIGN                              0
#define PATGEN_256_1_REGF_REG15_BITS                               16
#define PATGEN_256_1_REGF_REG15_SHIFT                              0


/****************************************************************************
 * PATGEN_256_1 :: PrbsErrChkCfg
 */
/* PATGEN_256_1 :: PrbsErrChkCfg :: reserved0 [15:11] */
#define PATGEN_256_1_PRBSERRCHKCFG_RESERVED0_MASK                  0xf800
#define PATGEN_256_1_PRBSERRCHKCFG_RESERVED0_ALIGN                 0
#define PATGEN_256_1_PRBSERRCHKCFG_RESERVED0_BITS                  5
#define PATGEN_256_1_PRBSERRCHKCFG_RESERVED0_SHIFT                 11

/* PATGEN_256_1 :: PrbsErrChkCfg :: good_blk_cnt_to_lock [10:08] */
#define PATGEN_256_1_PRBSERRCHKCFG_GOOD_BLK_CNT_TO_LOCK_MASK       0x0700
#define PATGEN_256_1_PRBSERRCHKCFG_GOOD_BLK_CNT_TO_LOCK_ALIGN      0
#define PATGEN_256_1_PRBSERRCHKCFG_GOOD_BLK_CNT_TO_LOCK_BITS       3
#define PATGEN_256_1_PRBSERRCHKCFG_GOOD_BLK_CNT_TO_LOCK_SHIFT      8

/* PATGEN_256_1 :: PrbsErrChkCfg :: err_blk_cnt_to_unlock [07:03] */
#define PATGEN_256_1_PRBSERRCHKCFG_ERR_BLK_CNT_TO_UNLOCK_MASK      0x00f8
#define PATGEN_256_1_PRBSERRCHKCFG_ERR_BLK_CNT_TO_UNLOCK_ALIGN     0
#define PATGEN_256_1_PRBSERRCHKCFG_ERR_BLK_CNT_TO_UNLOCK_BITS      5
#define PATGEN_256_1_PRBSERRCHKCFG_ERR_BLK_CNT_TO_UNLOCK_SHIFT     3

/* PATGEN_256_1 :: PrbsErrChkCfg :: burst_ignore_cnt [02:00] */
#define PATGEN_256_1_PRBSERRCHKCFG_BURST_IGNORE_CNT_MASK           0x0007
#define PATGEN_256_1_PRBSERRCHKCFG_BURST_IGNORE_CNT_ALIGN          0
#define PATGEN_256_1_PRBSERRCHKCFG_BURST_IGNORE_CNT_BITS           3
#define PATGEN_256_1_PRBSERRCHKCFG_BURST_IGNORE_CNT_SHIFT          0


/****************************************************************************
 * TSC_XgxsBlk1
 */
/****************************************************************************
 * XgxsBlk1 :: laneTest
 */
/* XgxsBlk1 :: laneTest :: reserved0 [15:09] */
#define XGXSBLK1_LANETEST_RESERVED0_MASK                           0xfe00
#define XGXSBLK1_LANETEST_RESERVED0_ALIGN                          0
#define XGXSBLK1_LANETEST_RESERVED0_BITS                           7
#define XGXSBLK1_LANETEST_RESERVED0_SHIFT                          9

/* XgxsBlk1 :: laneTest :: pwrdwn_clks_en [08:08] */
#define XGXSBLK1_LANETEST_PWRDWN_CLKS_EN_MASK                      0x0100
#define XGXSBLK1_LANETEST_PWRDWN_CLKS_EN_ALIGN                     0
#define XGXSBLK1_LANETEST_PWRDWN_CLKS_EN_BITS                      1
#define XGXSBLK1_LANETEST_PWRDWN_CLKS_EN_SHIFT                     8

/* XgxsBlk1 :: laneTest :: reserved1 [07:06] */
#define XGXSBLK1_LANETEST_RESERVED1_MASK                           0x00c0
#define XGXSBLK1_LANETEST_RESERVED1_ALIGN                          0
#define XGXSBLK1_LANETEST_RESERVED1_BITS                           2
#define XGXSBLK1_LANETEST_RESERVED1_SHIFT                          6

/* XgxsBlk1 :: laneTest :: lfck_bypass [05:05] */
#define XGXSBLK1_LANETEST_LFCK_BYPASS_MASK                         0x0020
#define XGXSBLK1_LANETEST_LFCK_BYPASS_ALIGN                        0
#define XGXSBLK1_LANETEST_LFCK_BYPASS_BITS                         1
#define XGXSBLK1_LANETEST_LFCK_BYPASS_SHIFT                        5

/* XgxsBlk1 :: laneTest :: reserved2 [04:00] */
#define XGXSBLK1_LANETEST_RESERVED2_MASK                           0x001f
#define XGXSBLK1_LANETEST_RESERVED2_ALIGN                          0
#define XGXSBLK1_LANETEST_RESERVED2_BITS                           5
#define XGXSBLK1_LANETEST_RESERVED2_SHIFT                          0


/****************************************************************************
 * TSC_XgxsBlk4
 */
/****************************************************************************
 * XgxsBlk4 :: xgxsStatus0
 */
/* XgxsBlk4 :: xgxsStatus0 :: status_en [15:15] */
#define XGXSBLK4_XGXSSTATUS0_STATUS_EN_MASK                        0x8000
#define XGXSBLK4_XGXSSTATUS0_STATUS_EN_ALIGN                       0
#define XGXSBLK4_XGXSSTATUS0_STATUS_EN_BITS                        1
#define XGXSBLK4_XGXSSTATUS0_STATUS_EN_SHIFT                       15

/* XgxsBlk4 :: xgxsStatus0 :: reserved0 [14:01] */
#define XGXSBLK4_XGXSSTATUS0_RESERVED0_MASK                        0x7ffe
#define XGXSBLK4_XGXSSTATUS0_RESERVED0_ALIGN                       0
#define XGXSBLK4_XGXSSTATUS0_RESERVED0_BITS                        14
#define XGXSBLK4_XGXSSTATUS0_RESERVED0_SHIFT                       1

/* XgxsBlk4 :: xgxsStatus0 :: skew_status [00:00] */
#define XGXSBLK4_XGXSSTATUS0_SKEW_STATUS_MASK                      0x0001
#define XGXSBLK4_XGXSSTATUS0_SKEW_STATUS_ALIGN                     0
#define XGXSBLK4_XGXSSTATUS0_SKEW_STATUS_BITS                      1
#define XGXSBLK4_XGXSSTATUS0_SKEW_STATUS_SHIFT                     0


/****************************************************************************
 * TSC_GP2
 */
/****************************************************************************
 * GP2 :: reg_8
 */
/* GP2 :: reg_8 :: reserved0 [15:09] */
#define GP2_REG_8_RESERVED0_MASK                                   0xfe00
#define GP2_REG_8_RESERVED0_ALIGN                                  0
#define GP2_REG_8_RESERVED0_BITS                                   7
#define GP2_REG_8_RESERVED0_SHIFT                                  9

/* GP2 :: reg_8 :: micro_init_done [08:08] */
#define GP2_REG_8_MICRO_INIT_DONE_MASK                             0x0100
#define GP2_REG_8_MICRO_INIT_DONE_ALIGN                            0
#define GP2_REG_8_MICRO_INIT_DONE_BITS                             1
#define GP2_REG_8_MICRO_INIT_DONE_SHIFT                            8

/* GP2 :: reg_8 :: micro_fsm [07:04] */
#define GP2_REG_8_MICRO_FSM_MASK                                   0x00f0
#define GP2_REG_8_MICRO_FSM_ALIGN                                  0
#define GP2_REG_8_MICRO_FSM_BITS                                   4
#define GP2_REG_8_MICRO_FSM_SHIFT                                  4

/* GP2 :: reg_8 :: micro_err [03:02] */
#define GP2_REG_8_MICRO_ERR_MASK                                   0x000c
#define GP2_REG_8_MICRO_ERR_ALIGN                                  0
#define GP2_REG_8_MICRO_ERR_BITS                                   2
#define GP2_REG_8_MICRO_ERR_SHIFT                                  2

/* GP2 :: reg_8 :: micro_wdog [01:00] */
#define GP2_REG_8_MICRO_WDOG_MASK                                  0x0003
#define GP2_REG_8_MICRO_WDOG_ALIGN                                 0
#define GP2_REG_8_MICRO_WDOG_BITS                                  2
#define GP2_REG_8_MICRO_WDOG_SHIFT                                 0


/****************************************************************************
 * TSC_CL72_Shared
 */
/****************************************************************************
 * CL72_Shared :: AN_os_default_control
 */
/* CL72_Shared :: AN_os_default_control :: reserved0 [15:15] */
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_RESERVED0_MASK           0x8000
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_RESERVED0_ALIGN          0
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_RESERVED0_BITS           1
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_RESERVED0_SHIFT          15

/* CL72_Shared :: AN_os_default_control :: tx_fir_tap_post_os_init_val [14:10] */
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_MASK 0x7c00
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_BITS 5
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_SHIFT 10

/* CL72_Shared :: AN_os_default_control :: tx_fir_tap_main_os_init_val [09:04] */
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_MASK 0x03f0
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_BITS 6
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_SHIFT 4

/* CL72_Shared :: AN_os_default_control :: tx_fir_tap_pre_os_init_val [03:00] */
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_MASK 0x000f
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_BITS 4
#define CL72_SHARED_AN_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_SHIFT 0


/****************************************************************************
 * CL72_Shared :: AN_br_default_control
 */
/* CL72_Shared :: AN_br_default_control :: reserved0 [15:15] */
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_RESERVED0_MASK           0x8000
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_RESERVED0_ALIGN          0
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_RESERVED0_BITS           1
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_RESERVED0_SHIFT          15

/* CL72_Shared :: AN_br_default_control :: tx_fir_tap_post_br_init_val [14:10] */
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_MASK 0x7c00
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_BITS 5
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_SHIFT 10

/* CL72_Shared :: AN_br_default_control :: tx_fir_tap_main_br_init_val [09:04] */
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_MASK 0x03f0
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_BITS 6
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_SHIFT 4

/* CL72_Shared :: AN_br_default_control :: tx_fir_tap_pre_br_init_val [03:00] */
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_MASK 0x000f
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_BITS 4
#define CL72_SHARED_AN_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_SHIFT 0


/****************************************************************************
 * CL72_Shared :: AN_twop5_default_control
 */
/* CL72_Shared :: AN_twop5_default_control :: cl72_en_mask [15:15] */
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_CL72_EN_MASK_MASK     0x8000
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_CL72_EN_MASK_ALIGN    0
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_CL72_EN_MASK_BITS     1
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_CL72_EN_MASK_SHIFT    15

/* CL72_Shared :: AN_twop5_default_control :: tx_fir_tap_post_2p5_init_val [14:10] */
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_POST_2P5_INIT_VAL_MASK 0x7c00
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_POST_2P5_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_POST_2P5_INIT_VAL_BITS 5
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_POST_2P5_INIT_VAL_SHIFT 10

/* CL72_Shared :: AN_twop5_default_control :: tx_fir_tap_main_2p5_init_val [09:04] */
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_2P5_INIT_VAL_MASK 0x03f0
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_2P5_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_2P5_INIT_VAL_BITS 6
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_2P5_INIT_VAL_SHIFT 4

/* CL72_Shared :: AN_twop5_default_control :: tx_fir_tap_pre_2p5_init_val [03:00] */
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_PRE_2P5_INIT_VAL_MASK 0x000f
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_PRE_2P5_INIT_VAL_ALIGN 0
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_PRE_2P5_INIT_VAL_BITS 4
#define CL72_SHARED_AN_TWOP5_DEFAULT_CONTROL_TX_FIR_TAP_PRE_2P5_INIT_VAL_SHIFT 0


/****************************************************************************
 * CL72_Shared :: CL72_tap_limit_control
 */
/* CL72_Shared :: CL72_tap_limit_control :: reserved0 [15:15] */
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_RESERVED0_MASK          0x8000
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_RESERVED0_ALIGN         0
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_RESERVED0_BITS          1
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_RESERVED0_SHIFT         15

/* CL72_Shared :: CL72_tap_limit_control :: post_tap_limit [14:10] */
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_MASK     0x7c00
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_ALIGN    0
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_BITS     5
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_SHIFT    10

/* CL72_Shared :: CL72_tap_limit_control :: main_tap_limit [09:04] */
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_MASK     0x03f0
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_ALIGN    0
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_BITS     6
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_SHIFT    4

/* CL72_Shared :: CL72_tap_limit_control :: pre_tap_limit [03:00] */
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_MASK      0x000f
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_ALIGN     0
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_BITS      4
#define CL72_SHARED_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_SHIFT     0


/****************************************************************************
 * CL72_Shared :: CL72_misc3_control
 */
/* CL72_Shared :: CL72_misc3_control :: cl72_en_mask_en [15:00] */
#define CL72_SHARED_CL72_MISC3_CONTROL_CL72_EN_MASK_EN_MASK        0xffff
#define CL72_SHARED_CL72_MISC3_CONTROL_CL72_EN_MASK_EN_ALIGN       0
#define CL72_SHARED_CL72_MISC3_CONTROL_CL72_EN_MASK_EN_BITS        16
#define CL72_SHARED_CL72_MISC3_CONTROL_CL72_EN_MASK_EN_SHIFT       0


/****************************************************************************
 * CL72_Shared :: CL72_tap_preset_control
 */
/* CL72_Shared :: CL72_tap_preset_control :: reserved0 [15:09] */
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_RESERVED0_MASK         0xfe00
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_RESERVED0_ALIGN        0
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_RESERVED0_BITS         7
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_RESERVED0_SHIFT        9

/* CL72_Shared :: CL72_tap_preset_control :: pre_init_val [08:05] */
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_MASK      0x01e0
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_ALIGN     0
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_BITS      4
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_SHIFT     5

/* CL72_Shared :: CL72_tap_preset_control :: post_init_val [04:00] */
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_MASK     0x001f
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_ALIGN    0
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_BITS     5
#define CL72_SHARED_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_SHIFT    0


/****************************************************************************
 * CL72_Shared :: CL72_debug_1_register
 */
/* CL72_Shared :: CL72_debug_1_register :: reserved0 [15:12] */
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_RESERVED0_MASK           0xf000
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_RESERVED0_ALIGN          0
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_RESERVED0_BITS           4
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_RESERVED0_SHIFT          12

/* CL72_Shared :: CL72_debug_1_register :: tap_max_val [11:06] */
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_MASK         0x0fc0
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_ALIGN        0
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_BITS         6
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_SHIFT        6

/* CL72_Shared :: CL72_debug_1_register :: tap_min_val [05:00] */
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_MASK         0x003f
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_ALIGN        0
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_BITS         6
#define CL72_SHARED_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_SHIFT        0


/****************************************************************************
 * CL72_Shared :: cl72_debug_2_register_type
 */
/* CL72_Shared :: cl72_debug_2_register_type :: reserved0 [15:05] */
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_RESERVED0_MASK      0xffe0
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_RESERVED0_ALIGN     0
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_RESERVED0_BITS      11
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_RESERVED0_SHIFT     5

/* CL72_Shared :: cl72_debug_2_register_type :: cl72_prbs_type [04:04] */
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_TYPE_MASK 0x0010
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_TYPE_ALIGN 0
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_TYPE_BITS 1
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_TYPE_SHIFT 4

/* CL72_Shared :: cl72_debug_2_register_type :: cl72_prbs_enable [03:00] */
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_ENABLE_MASK 0x000f
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_ENABLE_ALIGN 0
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_ENABLE_BITS 4
#define CL72_SHARED_CL72_DEBUG_2_REGISTER_TYPE_CL72_PRBS_ENABLE_SHIFT 0


/****************************************************************************
 * TSC_CL82_Shared
 */
/****************************************************************************
 * CL82_Shared :: cl82_rx_am_timer
 */
/* CL82_Shared :: cl82_rx_am_timer :: AM_timer_init_rx_val [15:00] */
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_MASK     0xffff
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_ALIGN    0
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_BITS     16
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_SHIFT    0


/****************************************************************************
 * TSC_CL82_AM_regs
 */
/****************************************************************************
 * CL82_AM_regs :: lane_0_am_byte10
 */
/* CL82_AM_regs :: lane_0_am_byte10 :: LANE_0_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lane_1_am_byte10
 */
/* CL82_AM_regs :: lane_1_am_byte10 :: LANE_1_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lanes_1_0_am_byte2
 */
/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_1_AM_0 [15:08] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_0_MASK           0xff00
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_0_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_0_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_0_SHIFT          8

/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_0_AM_0 [07:00] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_0_MASK           0x00ff
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_0_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_0_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_0_SHIFT          0


/****************************************************************************
 * TSC_CL82_AM_regs_tsc_12
 */
/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lane_2_am_byte10
 */
/* CL82_AM_regs_tsc_12 :: lane_2_am_byte10 :: LANE_2_AM_1_0 [15:00] */
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_MASK    0xffff
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_BITS    16
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_SHIFT   0


/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lane_3_am_byte10
 */
/* CL82_AM_regs_tsc_12 :: lane_3_am_byte10 :: LANE_3_AM_1_0 [15:00] */
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_MASK    0xffff
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_BITS    16
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_SHIFT   0


/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2
 */
/* CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2 :: LANE_3_AM_2 [15:08] */
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_MASK    0xff00
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_BITS    8
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_SHIFT   8

/* CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2 :: LANE_2_AM_2 [07:00] */
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_MASK    0x00ff
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_BITS    8
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_SHIFT   0


/****************************************************************************
 * TSC_TX_X1_Control0
 */
/****************************************************************************
 * TX_X1_Control0 :: tx_pi_control1
 */
/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_integ_sat_sel [15:15] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_MASK     0x8000
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_ALIGN    0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_BITS     1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_SHIFT    15

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_integ_sat_1_or_2 [14:14] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_MASK  0x4000
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_ALIGN 0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_BITS  1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_SHIFT 14

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_invert [13:13] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_MASK      0x2000
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_ALIGN     0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_BITS      1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_SHIFT     13

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_step_mult [12:12] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_MASK   0x1000
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_ALIGN  0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_BITS   1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_SHIFT  12

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_step_dir [11:11] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_MASK    0x0800
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_ALIGN   0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_BITS    1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_SHIFT   11

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_step [10:09] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MASK        0x0600
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_ALIGN       0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_BITS        2
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STEP_SHIFT       9

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_delta [08:04] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_MASK       0x01f0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_ALIGN      0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_BITS       5
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_SHIFT      4

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_strobe [03:03] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_MASK      0x0008
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_ALIGN     0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_BITS      1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_SHIFT     3

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_phase_override [02:02] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_MASK    0x0004
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_ALIGN   0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_BITS    1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_SHIFT   2

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_bypass_mode [01:01] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_MASK       0x0002
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_ALIGN      0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_BITS       1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_SHIFT      1

/* TX_X1_Control0 :: tx_pi_control1 :: tx_pi_en [00:00] */
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_EN_MASK                0x0001
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_EN_ALIGN               0
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_EN_BITS                1
#define TX_X1_CONTROL0_TX_PI_CONTROL1_TX_PI_EN_SHIFT               0


/****************************************************************************
 * TX_X1_Control0 :: tx_pi_control2
 */
/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_sm_timer_sel [15:14] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_MASK      0xc000
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_ALIGN     0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_BITS      2
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_SHIFT     14

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_sm_done_override [13:13] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_MASK  0x2000
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_ALIGN 0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_BITS  1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_SHIFT 13

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_sm_en_override [12:12] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_MASK    0x1000
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_ALIGN   0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_BITS    1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_SHIFT   12

/* TX_X1_Control0 :: tx_pi_control2 :: reserved0 [11:09] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_RESERVED0_MASK               0x0e00
#define TX_X1_CONTROL0_TX_PI_CONTROL2_RESERVED0_ALIGN              0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_RESERVED0_BITS               3
#define TX_X1_CONTROL0_TX_PI_CONTROL2_RESERVED0_SHIFT              9

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_ckgate_en [08:08] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_CKGATE_EN_MASK         0x0100
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_CKGATE_EN_ALIGN        0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_CKGATE_EN_BITS         1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_CKGATE_EN_SHIFT        8

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_loopback_mode [07:07] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_MASK     0x0080
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_ALIGN    0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_BITS     1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_SHIFT    7

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_sm_bypass [06:06] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_BYPASS_MASK         0x0040
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_BYPASS_ALIGN        0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_BYPASS_BITS         1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_SM_BYPASS_SHIFT        6

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_integ_reg_clr [05:05] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_MASK     0x0020
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_ALIGN    0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_BITS     1
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_SHIFT    5

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_bwsel_integ [04:02] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_MASK       0x001c
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_ALIGN      0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_BITS       3
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_SHIFT      2

/* TX_X1_Control0 :: tx_pi_control2 :: tx_pi_rx_lane_sel [01:00] */
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_MASK       0x0003
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_ALIGN      0
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_BITS       2
#define TX_X1_CONTROL0_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_SHIFT      0


/****************************************************************************
 * TX_X1_Control0 :: tx_pi_control3
 */
/* TX_X1_Control0 :: tx_pi_control3 :: tx_pi_freq_override_val [15:01] */
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_MASK 0xfffe
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_ALIGN 0
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_BITS 15
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_SHIFT 1

/* TX_X1_Control0 :: tx_pi_control3 :: tx_pi_freq_override_en [00:00] */
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_MASK  0x0001
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_ALIGN 0
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_BITS  1
#define TX_X1_CONTROL0_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_SHIFT 0


/****************************************************************************
 * TSC_TX_X1_status0
 */
/****************************************************************************
 * TX_X1_status0 :: tx_pi_status1
 */
/* TX_X1_status0 :: tx_pi_status1 :: reserved0 [15:15] */
#define TX_X1_STATUS0_TX_PI_STATUS1_RESERVED0_MASK                 0x8000
#define TX_X1_STATUS0_TX_PI_STATUS1_RESERVED0_ALIGN                0
#define TX_X1_STATUS0_TX_PI_STATUS1_RESERVED0_BITS                 1
#define TX_X1_STATUS0_TX_PI_STATUS1_RESERVED0_SHIFT                15

/* TX_X1_status0 :: tx_pi_status1 :: tx_pi_integ_reg [14:00] */
#define TX_X1_STATUS0_TX_PI_STATUS1_TX_PI_INTEG_REG_MASK           0x7fff
#define TX_X1_STATUS0_TX_PI_STATUS1_TX_PI_INTEG_REG_ALIGN          0
#define TX_X1_STATUS0_TX_PI_STATUS1_TX_PI_INTEG_REG_BITS           15
#define TX_X1_STATUS0_TX_PI_STATUS1_TX_PI_INTEG_REG_SHIFT          0


/****************************************************************************
 * TX_X1_status0 :: tx_pi_status2
 */
/* TX_X1_status0 :: tx_pi_status2 :: reserved0 [15:07] */
#define TX_X1_STATUS0_TX_PI_STATUS2_RESERVED0_MASK                 0xff80
#define TX_X1_STATUS0_TX_PI_STATUS2_RESERVED0_ALIGN                0
#define TX_X1_STATUS0_TX_PI_STATUS2_RESERVED0_BITS                 9
#define TX_X1_STATUS0_TX_PI_STATUS2_RESERVED0_SHIFT                7

/* TX_X1_status0 :: tx_pi_status2 :: tx_pi_phase_cntr [06:00] */
#define TX_X1_STATUS0_TX_PI_STATUS2_TX_PI_PHASE_CNTR_MASK          0x007f
#define TX_X1_STATUS0_TX_PI_STATUS2_TX_PI_PHASE_CNTR_ALIGN         0
#define TX_X1_STATUS0_TX_PI_STATUS2_TX_PI_PHASE_CNTR_BITS          7
#define TX_X1_STATUS0_TX_PI_STATUS2_TX_PI_PHASE_CNTR_SHIFT         0


/****************************************************************************
 * TX_X1_status0 :: tla_status
 */
/* TX_X1_status0 :: tla_status :: reserved0 [15:05] */
#define TX_X1_STATUS0_TLA_STATUS_RESERVED0_MASK                    0xffe0
#define TX_X1_STATUS0_TLA_STATUS_RESERVED0_ALIGN                   0
#define TX_X1_STATUS0_TLA_STATUS_RESERVED0_BITS                    11
#define TX_X1_STATUS0_TLA_STATUS_RESERVED0_SHIFT                   5

/* TX_X1_status0 :: tla_status :: tla_pll_sequencer_fsm_status [04:00] */
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_MASK 0x001f
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_ALIGN 0
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_BITS 5
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_SHIFT 0
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_INIT 1
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_PLL_LOCKED 2
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_RESET_PLL 4
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_CHANGE_PLL_MODE 8
#define TX_X1_STATUS0_TLA_STATUS_TLA_PLL_SEQUENCER_FSM_STATUS_PLL_SWITCH 16


/****************************************************************************
 * TSC_RX_X1_Control0
 */
/****************************************************************************
 * RX_X1_Control0 :: decode_control_0
 */
/* RX_X1_Control0 :: decode_control_0 :: reserved0 [15:12] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_MASK             0xf000
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_BITS             4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_SHIFT            12

/* RX_X1_Control0 :: decode_control_0 :: scwCount [11:08] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_MASK              0x0f00
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_ALIGN             0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_BITS              4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_SHIFT             8

/* RX_X1_Control0 :: decode_control_0 :: gcwCount [07:04] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_MASK              0x00f0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_ALIGN             0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_BITS              4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_SHIFT             4

/* RX_X1_Control0 :: decode_control_0 :: hystCount [03:00] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_MASK             0x000f
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_BITS             4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_SHIFT            0


/****************************************************************************
 * RX_X1_Control0 :: decode_control_1
 */
/* RX_X1_Control0 :: decode_control_1 :: SET_BER_WINDOW_512 [15:15] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_MASK    0x8000
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_ALIGN   0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_BITS    1
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_SHIFT   15

/* RX_X1_Control0 :: decode_control_1 :: CL82_BER_LIMIT [14:08] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_MASK        0x7f00
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_BITS        7
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_SHIFT       8

/* RX_X1_Control0 :: decode_control_1 :: CL49_BER_LIMIT [07:02] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_MASK        0x00fc
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_BITS        6
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_SHIFT       2

/* RX_X1_Control0 :: decode_control_1 :: reserved0 [01:00] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_MASK             0x0003
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_BITS             2
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_SHIFT            0


/****************************************************************************
 * RX_X1_Control0 :: deskew_windows
 */
/* RX_X1_Control0 :: deskew_windows :: reserved0 [15:12] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_RESERVED0_MASK               0xf000
#define RX_X1_CONTROL0_DESKEW_WINDOWS_RESERVED0_ALIGN              0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_RESERVED0_BITS               4
#define RX_X1_CONTROL0_DESKEW_WINDOWS_RESERVED0_SHIFT              12

/* RX_X1_Control0 :: deskew_windows :: cl82_dswin [11:07] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_MASK              0x0f80
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_ALIGN             0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_BITS              5
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_SHIFT             7

/* RX_X1_Control0 :: deskew_windows :: cl48_dswin64b66b [06:04] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_MASK        0x0070
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_ALIGN       0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_BITS        3
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_SHIFT       4

/* RX_X1_Control0 :: deskew_windows :: cl48_dswin8b10b [03:00] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_MASK         0x000f
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_ALIGN        0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_BITS         4
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_SHIFT        0


/****************************************************************************
 * RX_X1_Control0 :: cx4_sigdet_filter
 */
/* RX_X1_Control0 :: cx4_sigdet_filter :: reserved0 [15:14] */
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_RESERVED0_MASK            0xc000
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_RESERVED0_ALIGN           0
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_RESERVED0_BITS            2
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_RESERVED0_SHIFT           14

/* RX_X1_Control0 :: cx4_sigdet_filter :: Cx4_Signal_detect_filter_period [13:00] */
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_CX4_SIGNAL_DETECT_FILTER_PERIOD_MASK 0x3fff
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_CX4_SIGNAL_DETECT_FILTER_PERIOD_ALIGN 0
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_CX4_SIGNAL_DETECT_FILTER_PERIOD_BITS 14
#define RX_X1_CONTROL0_CX4_SIGDET_FILTER_CX4_SIGNAL_DETECT_FILTER_PERIOD_SHIFT 0


/****************************************************************************
 * TSC_RX_X1_Control1
 */
/****************************************************************************
 * RX_X1_Control1 :: shcnt_cl49
 */
/* RX_X1_Control1 :: shcnt_cl49 :: cl49_valid_sh_cnt [15:08] */
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_MASK           0xff00
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_ALIGN          0
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_BITS           8
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_SHIFT          8

/* RX_X1_Control1 :: shcnt_cl49 :: cl49_invalid_sh_cnt [07:00] */
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_MASK         0x00ff
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_ALIGN        0
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_BITS         8
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_SHIFT        0


/****************************************************************************
 * RX_X1_Control1 :: valid_shcnt_cl82
 */
/* RX_X1_Control1 :: valid_shcnt_cl82 :: reserved0 [15:12] */
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_MASK             0xf000
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_ALIGN            0
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_BITS             4
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_SHIFT            12

/* RX_X1_Control1 :: valid_shcnt_cl82 :: cl82_valid_sh_cnt [11:00] */
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_MASK     0x0fff
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_ALIGN    0
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_BITS     12
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_SHIFT    0


/****************************************************************************
 * RX_X1_Control1 :: invalid_shcnt_cl82
 */
/* RX_X1_Control1 :: invalid_shcnt_cl82 :: reserved0 [15:12] */
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_MASK           0xf000
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_ALIGN          0
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_BITS           4
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_SHIFT          12

/* RX_X1_Control1 :: invalid_shcnt_cl82 :: cl82_invalid_sh_cnt [11:00] */
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_MASK 0x0fff
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_ALIGN 0
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_BITS 12
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_SHIFT 0


/****************************************************************************
 * RX_X1_Control1 :: scw0
 */
/* RX_X1_Control1 :: scw0 :: scw0 [15:00] */
#define RX_X1_CONTROL1_SCW0_SCW0_MASK                              0xffff
#define RX_X1_CONTROL1_SCW0_SCW0_ALIGN                             0
#define RX_X1_CONTROL1_SCW0_SCW0_BITS                              16
#define RX_X1_CONTROL1_SCW0_SCW0_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw1
 */
/* RX_X1_Control1 :: scw1 :: scw1 [15:00] */
#define RX_X1_CONTROL1_SCW1_SCW1_MASK                              0xffff
#define RX_X1_CONTROL1_SCW1_SCW1_ALIGN                             0
#define RX_X1_CONTROL1_SCW1_SCW1_BITS                              16
#define RX_X1_CONTROL1_SCW1_SCW1_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw2
 */
/* RX_X1_Control1 :: scw2 :: scw2 [15:00] */
#define RX_X1_CONTROL1_SCW2_SCW2_MASK                              0xffff
#define RX_X1_CONTROL1_SCW2_SCW2_ALIGN                             0
#define RX_X1_CONTROL1_SCW2_SCW2_BITS                              16
#define RX_X1_CONTROL1_SCW2_SCW2_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw3
 */
/* RX_X1_Control1 :: scw3 :: scw3 [15:00] */
#define RX_X1_CONTROL1_SCW3_SCW3_MASK                              0xffff
#define RX_X1_CONTROL1_SCW3_SCW3_ALIGN                             0
#define RX_X1_CONTROL1_SCW3_SCW3_BITS                              16
#define RX_X1_CONTROL1_SCW3_SCW3_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw4
 */
/* RX_X1_Control1 :: scw4 :: reserved0 [15:02] */
#define RX_X1_CONTROL1_SCW4_RESERVED0_MASK                         0xfffc
#define RX_X1_CONTROL1_SCW4_RESERVED0_ALIGN                        0
#define RX_X1_CONTROL1_SCW4_RESERVED0_BITS                         14
#define RX_X1_CONTROL1_SCW4_RESERVED0_SHIFT                        2

/* RX_X1_Control1 :: scw4 :: scw4 [01:00] */
#define RX_X1_CONTROL1_SCW4_SCW4_MASK                              0x0003
#define RX_X1_CONTROL1_SCW4_SCW4_ALIGN                             0
#define RX_X1_CONTROL1_SCW4_SCW4_BITS                              2
#define RX_X1_CONTROL1_SCW4_SCW4_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw0_mask
 */
/* RX_X1_Control1 :: scw0_mask :: scw0_mask [15:00] */
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw1_mask
 */
/* RX_X1_Control1 :: scw1_mask :: scw1_mask [15:00] */
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw2_mask
 */
/* RX_X1_Control1 :: scw2_mask :: scw2_mask [15:00] */
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw3_mask
 */
/* RX_X1_Control1 :: scw3_mask :: scw3_mask [15:00] */
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw4_mask
 */
/* RX_X1_Control1 :: scw4_mask :: reserved0 [15:02] */
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_MASK                    0xfffc
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_ALIGN                   0
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_BITS                    14
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_SHIFT                   2

/* RX_X1_Control1 :: scw4_mask :: scw4_mask [01:00] */
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_MASK                    0x0003
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_BITS                    2
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_SHIFT                   0


/****************************************************************************
 * TSC_AN_X1_CONTROL
 */
/****************************************************************************
 * AN_X1_CONTROL :: oui_upper
 */
/* AN_X1_CONTROL :: oui_upper :: reserved0 [15:08] */
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_MASK                     0xff00
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_ALIGN                    0
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_BITS                     8
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_SHIFT                    8

/* AN_X1_CONTROL :: oui_upper :: oui_upper_data [07:00] */
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_MASK                0x00ff
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_BITS                8
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: oui_lower
 */
/* AN_X1_CONTROL :: oui_lower :: oui_lower_data [15:00] */
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_MASK                0xffff
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_BITS                16
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_5_0
 */
/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_MASK             0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_ALIGN            0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_BITS             4
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_SHIFT            12

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_1GKX [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_MASK      0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_SHIFT     10

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_2p5GX1 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_MASK    0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_SHIFT   8

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_5GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_MASK      0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_SHIFT     6

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_10M [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_MASK       0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_ALIGN      0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_BITS       2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_SHIFT      4

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_100M [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_MASK      0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_SHIFT     2

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_1000M [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_11_6
 */
/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_MASK            0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_ALIGN           0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_BITS            4
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_SHIFT           12

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GKR [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_MASK    0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_SHIFT   10

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GKX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_MASK   0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_SHIFT  8

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_MASK    0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_SHIFT   6

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_6GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_MASK     0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_SHIFT    4

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GCX1 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GCX4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_MASK   0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_SHIFT  0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_17_12
 */
/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12GX4 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_MASK   0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_SHIFT  10

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12p5GX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_MASK 0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12p7GX2 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10GCX2 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_MASK  0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_SHIFT 4

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10GX2 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10p5GX2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_23_18
 */
/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_40GCR4 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_MASK  0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_40GKR4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_MASK  0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_100GCR10 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_13GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_15GX4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_15p75GX2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_29_24
 */
/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GKR2 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_MASK  0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_MASK  0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GX2 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_MASK   0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_SHIFT  6

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_16GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCX2 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_MASK  0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCR2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_MASK  0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_35_30
 */
/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_31p5G [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_MASK   0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_SHIFT  10

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_32p7G [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_MASK   0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_SHIFT  8

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_40GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_MASK   0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_SHIFT  6

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_20GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_21GX4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_25p45GX4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: config_control
 */
/* AN_X1_CONTROL :: config_control :: ram_base [15:00] */
#define AN_X1_CONTROL_CONFIG_CONTROL_RAM_BASE_MASK                 0xffff
#define AN_X1_CONTROL_CONFIG_CONTROL_RAM_BASE_ALIGN                0
#define AN_X1_CONTROL_CONFIG_CONTROL_RAM_BASE_BITS                 16
#define AN_X1_CONTROL_CONFIG_CONTROL_RAM_BASE_SHIFT                0


/****************************************************************************
 * AN_X1_CONTROL :: pll_reset_timer
 */
/* AN_X1_CONTROL :: pll_reset_timer :: pll_reset_timer_period [15:00] */
#define AN_X1_CONTROL_PLL_RESET_TIMER_PLL_RESET_TIMER_PERIOD_MASK  0xffff
#define AN_X1_CONTROL_PLL_RESET_TIMER_PLL_RESET_TIMER_PERIOD_ALIGN 0
#define AN_X1_CONTROL_PLL_RESET_TIMER_PLL_RESET_TIMER_PERIOD_BITS  16
#define AN_X1_CONTROL_PLL_RESET_TIMER_PLL_RESET_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * TSC_AN_X1_TIMERS
 */
/****************************************************************************
 * AN_X1_TIMERS :: cl37_restart
 */
/* AN_X1_TIMERS :: cl37_restart :: cl37_restart_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_MASK   0xffff
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_BITS   16
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: cl37_ack
 */
/* AN_X1_TIMERS :: cl37_ack :: cl37_ack_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_MASK           0xffff
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_ALIGN          0
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_BITS           16
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_SHIFT          0


/****************************************************************************
 * AN_X1_TIMERS :: cl37_error
 */
/* AN_X1_TIMERS :: cl37_error :: cl37_error_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_MASK       0xffff
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_ALIGN      0
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_BITS       16
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_SHIFT      0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_break_link
 */
/* AN_X1_TIMERS :: cl73_break_link :: tx_disable_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_MASK  0xffff
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_BITS  16
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_error
 */
/* AN_X1_TIMERS :: cl73_error :: cl73_error_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_MASK       0xffff
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_ALIGN      0
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_BITS       16
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_SHIFT      0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_dme_lock
 */
/* AN_X1_TIMERS :: cl73_dme_lock :: pd_dme_lock_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_MASK   0xffff
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_BITS   16
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: link_up
 */
/* AN_X1_TIMERS :: link_up :: cl73_link_up_timer_period [15:00] */
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_MASK        0xffff
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_ALIGN       0
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_BITS        16
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_SHIFT       0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_cl72 :: link_fail_inhibit_timer_cl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72 :: link_fail_inhibit_timer_ncl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: pd_sd_timer
 */
/* AN_X1_TIMERS :: pd_sd_timer :: pd_sd_timer_period [15:00] */
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_MASK           0xffff
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_ALIGN          0
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_BITS           16
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_SHIFT          0


/****************************************************************************
 * AN_X1_TIMERS :: cl72_max_wait_timer
 */
/* AN_X1_TIMERS :: cl72_max_wait_timer :: cl72_max_wait_timer_period [15:00] */
#define AN_X1_TIMERS_CL72_MAX_WAIT_TIMER_CL72_MAX_WAIT_TIMER_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_CL72_MAX_WAIT_TIMER_CL72_MAX_WAIT_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_CL72_MAX_WAIT_TIMER_CL72_MAX_WAIT_TIMER_PERIOD_BITS 16
#define AN_X1_TIMERS_CL72_MAX_WAIT_TIMER_CL72_MAX_WAIT_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: cl72_wait_timer
 */
/* AN_X1_TIMERS :: cl72_wait_timer :: reserved0 [15:09] */
#define AN_X1_TIMERS_CL72_WAIT_TIMER_RESERVED0_MASK                0xfe00
#define AN_X1_TIMERS_CL72_WAIT_TIMER_RESERVED0_ALIGN               0
#define AN_X1_TIMERS_CL72_WAIT_TIMER_RESERVED0_BITS                7
#define AN_X1_TIMERS_CL72_WAIT_TIMER_RESERVED0_SHIFT               9

/* AN_X1_TIMERS :: cl72_wait_timer :: cl72_wait_timer_period [08:00] */
#define AN_X1_TIMERS_CL72_WAIT_TIMER_CL72_WAIT_TIMER_PERIOD_MASK   0x01ff
#define AN_X1_TIMERS_CL72_WAIT_TIMER_CL72_WAIT_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL72_WAIT_TIMER_CL72_WAIT_TIMER_PERIOD_BITS   9
#define AN_X1_TIMERS_CL72_WAIT_TIMER_CL72_WAIT_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: ignore_link_timer
 */
/* AN_X1_TIMERS :: ignore_link_timer :: ignore_link_timer_period [15:00] */
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_BITS 16
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: dme_page_timer
 */
/* AN_X1_TIMERS :: dme_page_timer :: reserved0 [15:14] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_MASK                 0xc000
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_ALIGN                0
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_BITS                 2
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_SHIFT                14

/* AN_X1_TIMERS :: dme_page_timer :: cl73_page_test_max_timer [13:07] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_MASK  0x3f80
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_BITS  7
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_SHIFT 7

/* AN_X1_TIMERS :: dme_page_timer :: cl73_page_test_min_timer [06:00] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_MASK  0x007f
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_BITS  7
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: sgmii_cl73_timer_type
 */
/* AN_X1_TIMERS :: sgmii_cl73_timer_type :: sgmii_timer [15:00] */
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_MASK        0xffff
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_ALIGN       0
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_BITS        16
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_SHIFT       0


/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Control0
 */
/****************************************************************************
 * TX_X2_Control0 :: MLD_swap_count
 */
/* TX_X2_Control0 :: MLD_swap_count :: MLD_swap_count [15:00] */
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_MASK          0xffff
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_ALIGN         0
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_BITS          16
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_SHIFT         0


/****************************************************************************
 * TX_X2_Control0 :: cl48_0
 */
/* TX_X2_Control0 :: cl48_0 :: BRCM_MODE_USE_K20PT5 [15:15] */
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_MASK            0x8000
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_ALIGN           0
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_BITS            1
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_SHIFT           15

/* TX_X2_Control0 :: cl48_0 :: reserved0 [14:07] */
#define TX_X2_CONTROL0_CL48_0_RESERVED0_MASK                       0x7f80
#define TX_X2_CONTROL0_CL48_0_RESERVED0_ALIGN                      0
#define TX_X2_CONTROL0_CL48_0_RESERVED0_BITS                       8
#define TX_X2_CONTROL0_CL48_0_RESERVED0_SHIFT                      7

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_li_enable [06:06] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_MASK               0x0040
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_SHIFT              6

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_lf_enable [05:05] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_MASK               0x0020
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_SHIFT              5

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_rf_enable [04:04] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_MASK               0x0010
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_SHIFT              4

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_QrsvdCtrl [03:00] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_MASK               0x000f
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_BITS               4
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_SHIFT              0


/****************************************************************************
 * TX_X2_Control0 :: cl82_0
 */
/* TX_X2_Control0 :: cl82_0 :: reserved0 [15:11] */
#define TX_X2_CONTROL0_CL82_0_RESERVED0_MASK                       0xf800
#define TX_X2_CONTROL0_CL82_0_RESERVED0_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED0_BITS                       5
#define TX_X2_CONTROL0_CL82_0_RESERVED0_SHIFT                      11

/* TX_X2_Control0 :: cl82_0 :: cl82_bypass_txsm [10:10] */
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_MASK                0x0400
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_ALIGN               0
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_BITS                1
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_SHIFT               10

/* TX_X2_Control0 :: cl82_0 :: reserved1 [09:07] */
#define TX_X2_CONTROL0_CL82_0_RESERVED1_MASK                       0x0380
#define TX_X2_CONTROL0_CL82_0_RESERVED1_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED1_BITS                       3
#define TX_X2_CONTROL0_CL82_0_RESERVED1_SHIFT                      7

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_li_enable [06:06] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_MASK               0x0040
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_SHIFT              6

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_lf_enable [05:05] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_MASK               0x0020
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_SHIFT              5

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_rf_enable [04:04] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_MASK               0x0010
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_SHIFT              4

/* TX_X2_Control0 :: cl82_0 :: reserved2 [03:00] */
#define TX_X2_CONTROL0_CL82_0_RESERVED2_MASK                       0x000f
#define TX_X2_CONTROL0_CL82_0_RESERVED2_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED2_BITS                       4
#define TX_X2_CONTROL0_CL82_0_RESERVED2_SHIFT                      0


/****************************************************************************
 * TX_X2_Control0 :: brcm_mode
 */
/* TX_X2_Control0 :: brcm_mode :: reserved0 [15:08] */
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_MASK                    0xff00
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_ALIGN                   0
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_BITS                    8
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_SHIFT                   8

/* TX_X2_Control0 :: brcm_mode :: acol_swap_count64B66B [07:00] */
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_MASK        0x00ff
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_ALIGN       0
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_BITS        8
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_SHIFT       0


/****************************************************************************
 * TSC_WC4_TSC_USER2_TX_X2_Status0
 */
/****************************************************************************
 * TX_X2_Status0 :: cl82_tx_status_0
 */
/* TX_X2_Status0 :: cl82_tx_status_0 :: reserved0 [15:14] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_MASK              0xc000
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_ALIGN             0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_BITS              2
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_SHIFT             14

/* TX_X2_Status0 :: cl82_tx_status_0 :: cl82_idle_deletion_underflow [13:13] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_MASK 0x2000
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_ALIGN 0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_BITS 1
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_SHIFT 13

/* TX_X2_Status0 :: cl82_tx_status_0 :: t_type_coded [12:10] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_MASK           0x1c00
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_ALIGN          0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_BITS           3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_SHIFT          10

/* TX_X2_Status0 :: cl82_tx_status_0 :: ltxsm_state [09:03] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_MASK            0x03f8
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_ALIGN           0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_BITS            7
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_SHIFT           3

/* TX_X2_Status0 :: cl82_tx_status_0 :: txsm_state [02:00] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_MASK             0x0007
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_ALIGN            0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_BITS             3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_SHIFT            0


/****************************************************************************
 * TSC_WC4_TSC_USER2_RX_X2_Control0
 */
/****************************************************************************
 * RX_X2_Control0 :: qrsvd_0
 */
/* RX_X2_Control0 :: qrsvd_0 :: reserved0 [15:15] */
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_MASK                      0x8000
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_BITS                      1
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_SHIFT                     15

/* RX_X2_Control0 :: qrsvd_0 :: QrsvdSwap [14:05] */
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_MASK                      0x7fe0
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_BITS                      10
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_SHIFT                     5

/* RX_X2_Control0 :: qrsvd_0 :: CL48_rx_QrsvdCtrl [04:01] */
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_MASK              0x001e
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_ALIGN             0
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_BITS              4
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_SHIFT             1

/* RX_X2_Control0 :: qrsvd_0 :: reserved1 [00:00] */
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_MASK                      0x0001
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_BITS                      1
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_SHIFT                     0


/****************************************************************************
 * RX_X2_Control0 :: qrsvd_1
 */
/* RX_X2_Control0 :: qrsvd_1 :: Qrsvd1 [15:07] */
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_MASK                         0xff80
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_ALIGN                        0
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_BITS                         9
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_SHIFT                        7

/* RX_X2_Control0 :: qrsvd_1 :: Qrsvd2_8_2 [06:00] */
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_MASK                     0x007f
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_ALIGN                    0
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_BITS                     7
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_SHIFT                    0


/****************************************************************************
 * RX_X2_Control0 :: qrsvd_2
 */
/* RX_X2_Control0 :: qrsvd_2 :: Qrsvd2_1_0 [15:14] */
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_MASK                     0xc000
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_ALIGN                    0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_BITS                     2
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_SHIFT                    14

/* RX_X2_Control0 :: qrsvd_2 :: Qrsvd3 [13:05] */
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_MASK                         0x3fe0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_ALIGN                        0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_BITS                         9
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_SHIFT                        5

/* RX_X2_Control0 :: qrsvd_2 :: reserved0 [04:00] */
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_MASK                      0x001f
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_BITS                      5
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_SHIFT                     0


/****************************************************************************
 * RX_X2_Control0 :: misc_0
 */
/* RX_X2_Control0 :: misc_0 :: reserved0 [15:13] */
#define RX_X2_CONTROL0_MISC_0_RESERVED0_MASK                       0xe000
#define RX_X2_CONTROL0_MISC_0_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED0_BITS                       3
#define RX_X2_CONTROL0_MISC_0_RESERVED0_SHIFT                      13

/* RX_X2_Control0 :: misc_0 :: link_en [12:12] */
#define RX_X2_CONTROL0_MISC_0_LINK_EN_MASK                         0x1000
#define RX_X2_CONTROL0_MISC_0_LINK_EN_ALIGN                        0
#define RX_X2_CONTROL0_MISC_0_LINK_EN_BITS                         1
#define RX_X2_CONTROL0_MISC_0_LINK_EN_SHIFT                        12

/* RX_X2_Control0 :: misc_0 :: reserved1 [11:11] */
#define RX_X2_CONTROL0_MISC_0_RESERVED1_MASK                       0x0800
#define RX_X2_CONTROL0_MISC_0_RESERVED1_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED1_BITS                       1
#define RX_X2_CONTROL0_MISC_0_RESERVED1_SHIFT                      11

/* RX_X2_Control0 :: misc_0 :: chk_end_en [10:10] */
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_MASK                      0x0400
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_ALIGN                     0
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_BITS                      1
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_SHIFT                     10

/* RX_X2_Control0 :: misc_0 :: chk_end_override [09:09] */
#define RX_X2_CONTROL0_MISC_0_CHK_END_OVERRIDE_MASK                0x0200
#define RX_X2_CONTROL0_MISC_0_CHK_END_OVERRIDE_ALIGN               0
#define RX_X2_CONTROL0_MISC_0_CHK_END_OVERRIDE_BITS                1
#define RX_X2_CONTROL0_MISC_0_CHK_END_OVERRIDE_SHIFT               9

/* RX_X2_Control0 :: misc_0 :: brcm_mode_use_k20pt5 [08:08] */
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_MASK            0x0100
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_ALIGN           0
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_BITS            1
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_SHIFT           8

/* RX_X2_Control0 :: misc_0 :: reserved2 [07:02] */
#define RX_X2_CONTROL0_MISC_0_RESERVED2_MASK                       0x00fc
#define RX_X2_CONTROL0_MISC_0_RESERVED2_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED2_BITS                       6
#define RX_X2_CONTROL0_MISC_0_RESERVED2_SHIFT                      2

/* RX_X2_Control0 :: misc_0 :: dis_cl82_bermon [01:01] */
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_MASK                 0x0002
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_BITS                 1
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_SHIFT                1

/* RX_X2_Control0 :: misc_0 :: bypass_cl82rxsm [00:00] */
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_MASK                 0x0001
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_BITS                 1
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_SHIFT                0


/****************************************************************************
 * RX_X2_Control0 :: misc_1
 */
/* RX_X2_Control0 :: misc_1 :: reserved0 [15:10] */
#define RX_X2_CONTROL0_MISC_1_RESERVED0_MASK                       0xfc00
#define RX_X2_CONTROL0_MISC_1_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED0_BITS                       6
#define RX_X2_CONTROL0_MISC_1_RESERVED0_SHIFT                      10

/* RX_X2_Control0 :: misc_1 :: cl82_rx_li_enable [09:09] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_MASK               0x0200
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_SHIFT              9

/* RX_X2_Control0 :: misc_1 :: cl48_rx_li_enable [08:08] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_MASK               0x0100
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_SHIFT              8

/* RX_X2_Control0 :: misc_1 :: reserved1 [07:04] */
#define RX_X2_CONTROL0_MISC_1_RESERVED1_MASK                       0x00f0
#define RX_X2_CONTROL0_MISC_1_RESERVED1_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED1_BITS                       4
#define RX_X2_CONTROL0_MISC_1_RESERVED1_SHIFT                      4

/* RX_X2_Control0 :: misc_1 :: cl48_rx_lf_enable [03:03] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_MASK               0x0008
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_SHIFT              3

/* RX_X2_Control0 :: misc_1 :: cl48_rx_rf_enable [02:02] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_MASK               0x0004
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_SHIFT              2

/* RX_X2_Control0 :: misc_1 :: cl82_rx_lf_enable [01:01] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_MASK               0x0002
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_SHIFT              1

/* RX_X2_Control0 :: misc_1 :: cl82_rx_rf_enable [00:00] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_MASK               0x0001
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_SHIFT              0


/****************************************************************************
 * TSC_WC4_TSC_USER2_RX_X2_Status0
 */
/****************************************************************************
 * RX_X2_Status0 :: skew_status_0
 */
/* RX_X2_Status0 :: skew_status_0 :: cl48_skew_status [15:15] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_MASK          0x8000
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_ALIGN         0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_BITS          1
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_SHIFT         15

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_0 [14:12] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_MASK    0x7000
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_SHIFT   12

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_1 [11:09] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_MASK    0x0e00
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_SHIFT   9

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_2 [08:06] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_MASK    0x01c0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_SHIFT   6

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_3 [05:03] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_MASK    0x0038
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_SHIFT   3

/* RX_X2_Status0 :: skew_status_0 :: reserved0 [02:00] */
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_MASK                 0x0007
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_ALIGN                0
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_BITS                 3
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_SHIFT                0


/****************************************************************************
 * RX_X2_Status0 :: skew_status_1
 */
/* RX_X2_Status0 :: skew_status_1 :: reserved0 [15:08] */
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_MASK                 0xff00
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_ALIGN                0
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_BITS                 8
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_SHIFT                8

/* RX_X2_Status0 :: skew_status_1 :: cl48_skewacq_state_l [07:00] */
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_MASK      0x00ff
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_ALIGN     0
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_BITS      8
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_SHIFT     0


/****************************************************************************
 * TSC_WC4_TSC_USER2_CL82
 */
/****************************************************************************
 * CL82 :: rx_decoder_status
 */
/* CL82 :: rx_decoder_status :: reserved0 [15:13] */
#define CL82_RX_DECODER_STATUS_RESERVED0_MASK                      0xe000
#define CL82_RX_DECODER_STATUS_RESERVED0_ALIGN                     0
#define CL82_RX_DECODER_STATUS_RESERVED0_BITS                      3
#define CL82_RX_DECODER_STATUS_RESERVED0_SHIFT                     13

/* CL82 :: rx_decoder_status :: r_type_coded [12:07] */
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_MASK                   0x1f80
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_ALIGN                  0
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_BITS                   6
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_SHIFT                  7

/* CL82 :: rx_decoder_status :: rxsm_state [06:00] */
#define CL82_RX_DECODER_STATUS_RXSM_STATE_MASK                     0x007f
#define CL82_RX_DECODER_STATUS_RXSM_STATE_ALIGN                    0
#define CL82_RX_DECODER_STATUS_RXSM_STATE_BITS                     7
#define CL82_RX_DECODER_STATUS_RXSM_STATE_SHIFT                    0


/****************************************************************************
 * CL82 :: rx_deskew_ber_status
 */
/* CL82 :: rx_deskew_ber_status :: deskew_state [15:14] */
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_MASK                0xc000
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_ALIGN               0
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_BITS                2
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_SHIFT               14

/* CL82 :: rx_deskew_ber_status :: deskew_his_state [13:12] */
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_MASK            0x3000
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_ALIGN           0
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_BITS            2
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_SHIFT           12

/* CL82 :: rx_deskew_ber_status :: lbermon_state [11:06] */
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_MASK               0x0fc0
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_ALIGN              0
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_BITS               6
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_SHIFT              6

/* CL82 :: rx_deskew_ber_status :: bermon_state [05:00] */
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_MASK                0x003f
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_ALIGN               0
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_BITS                6
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_SHIFT               0


/****************************************************************************
 * CL82 :: cl82_ber_ho
 */
/* CL82 :: cl82_ber_ho :: reserved0 [15:14] */
#define CL82_CL82_BER_HO_RESERVED0_MASK                            0xc000
#define CL82_CL82_BER_HO_RESERVED0_ALIGN                           0
#define CL82_CL82_BER_HO_RESERVED0_BITS                            2
#define CL82_CL82_BER_HO_RESERVED0_SHIFT                           14

/* CL82 :: cl82_ber_ho :: cl82_ber_ho [13:00] */
#define CL82_CL82_BER_HO_CL82_BER_HO_MASK                          0x3fff
#define CL82_CL82_BER_HO_CL82_BER_HO_ALIGN                         0
#define CL82_CL82_BER_HO_CL82_BER_HO_BITS                          14
#define CL82_CL82_BER_HO_CL82_BER_HO_SHIFT                         0


/****************************************************************************
 * TSC_WC4_TSC_USER4_anaTx
 */
/****************************************************************************
 * anaTx :: AStatus0
 */
/* anaTx :: AStatus0 :: tx_sel_halfrate [15:15] */
#define ANATX_ASTATUS0_TX_SEL_HALFRATE_MASK                        0x8000
#define ANATX_ASTATUS0_TX_SEL_HALFRATE_ALIGN                       0
#define ANATX_ASTATUS0_TX_SEL_HALFRATE_BITS                        1
#define ANATX_ASTATUS0_TX_SEL_HALFRATE_SHIFT                       15

/* anaTx :: AStatus0 :: tx_fir_tap_post [14:10] */
#define ANATX_ASTATUS0_TX_FIR_TAP_POST_MASK                        0x7c00
#define ANATX_ASTATUS0_TX_FIR_TAP_POST_ALIGN                       0
#define ANATX_ASTATUS0_TX_FIR_TAP_POST_BITS                        5
#define ANATX_ASTATUS0_TX_FIR_TAP_POST_SHIFT                       10

/* anaTx :: AStatus0 :: tx_fir_tap_main [09:04] */
#define ANATX_ASTATUS0_TX_FIR_TAP_MAIN_MASK                        0x03f0
#define ANATX_ASTATUS0_TX_FIR_TAP_MAIN_ALIGN                       0
#define ANATX_ASTATUS0_TX_FIR_TAP_MAIN_BITS                        6
#define ANATX_ASTATUS0_TX_FIR_TAP_MAIN_SHIFT                       4

/* anaTx :: AStatus0 :: tx_fir_tap_pre [03:00] */
#define ANATX_ASTATUS0_TX_FIR_TAP_PRE_MASK                         0x000f
#define ANATX_ASTATUS0_TX_FIR_TAP_PRE_ALIGN                        0
#define ANATX_ASTATUS0_TX_FIR_TAP_PRE_BITS                         4
#define ANATX_ASTATUS0_TX_FIR_TAP_PRE_SHIFT                        0


/****************************************************************************
 * anaTx :: AControl0
 */
/* anaTx :: AControl0 :: reserved0 [15:06] */
#define ANATX_ACONTROL0_RESERVED0_MASK                             0xffc0
#define ANATX_ACONTROL0_RESERVED0_ALIGN                            0
#define ANATX_ACONTROL0_RESERVED0_BITS                             10
#define ANATX_ACONTROL0_RESERVED0_SHIFT                            6

/* anaTx :: AControl0 :: txpol_flip [05:05] */
#define ANATX_ACONTROL0_TXPOL_FLIP_MASK                            0x0020
#define ANATX_ACONTROL0_TXPOL_FLIP_ALIGN                           0
#define ANATX_ACONTROL0_TXPOL_FLIP_BITS                            1
#define ANATX_ACONTROL0_TXPOL_FLIP_SHIFT                           5

/* anaTx :: AControl0 :: reserved1 [04:00] */
#define ANATX_ACONTROL0_RESERVED1_MASK                             0x001f
#define ANATX_ACONTROL0_RESERVED1_ALIGN                            0
#define ANATX_ACONTROL0_RESERVED1_BITS                             5
#define ANATX_ACONTROL0_RESERVED1_SHIFT                            0


/****************************************************************************
 * anaTx :: AStatus1
 */
/* anaTx :: AStatus1 :: tx_sts [15:00] */
#define ANATX_ASTATUS1_TX_STS_MASK                                 0xffff
#define ANATX_ASTATUS1_TX_STS_ALIGN                                0
#define ANATX_ASTATUS1_TX_STS_BITS                                 16
#define ANATX_ASTATUS1_TX_STS_SHIFT                                0


/****************************************************************************
 * anaTx :: TxAControl1
 */
/* anaTx :: TxAControl1 :: ipredrv [15:13] */
#define ANATX_TXACONTROL1_IPREDRV_MASK                             0xe000
#define ANATX_TXACONTROL1_IPREDRV_ALIGN                            0
#define ANATX_TXACONTROL1_IPREDRV_BITS                             3
#define ANATX_TXACONTROL1_IPREDRV_SHIFT                            13

/* anaTx :: TxAControl1 :: refl_tx [12:12] */
#define ANATX_TXACONTROL1_REFL_TX_MASK                             0x1000
#define ANATX_TXACONTROL1_REFL_TX_ALIGN                            0
#define ANATX_TXACONTROL1_REFL_TX_BITS                             1
#define ANATX_TXACONTROL1_REFL_TX_SHIFT                            12

/* anaTx :: TxAControl1 :: refh_tx [11:11] */
#define ANATX_TXACONTROL1_REFH_TX_MASK                             0x0800
#define ANATX_TXACONTROL1_REFH_TX_ALIGN                            0
#define ANATX_TXACONTROL1_REFH_TX_BITS                             1
#define ANATX_TXACONTROL1_REFH_TX_SHIFT                            11

/* anaTx :: TxAControl1 :: newbias_en [10:10] */
#define ANATX_TXACONTROL1_NEWBIAS_EN_MASK                          0x0400
#define ANATX_TXACONTROL1_NEWBIAS_EN_ALIGN                         0
#define ANATX_TXACONTROL1_NEWBIAS_EN_BITS                          1
#define ANATX_TXACONTROL1_NEWBIAS_EN_SHIFT                         10

/* anaTx :: TxAControl1 :: drivermode [09:09] */
#define ANATX_TXACONTROL1_DRIVERMODE_MASK                          0x0200
#define ANATX_TXACONTROL1_DRIVERMODE_ALIGN                         0
#define ANATX_TXACONTROL1_DRIVERMODE_BITS                          1
#define ANATX_TXACONTROL1_DRIVERMODE_SHIFT                         9

/* anaTx :: TxAControl1 :: vddr_bgb [08:08] */
#define ANATX_TXACONTROL1_VDDR_BGB_MASK                            0x0100
#define ANATX_TXACONTROL1_VDDR_BGB_ALIGN                           0
#define ANATX_TXACONTROL1_VDDR_BGB_BITS                            1
#define ANATX_TXACONTROL1_VDDR_BGB_SHIFT                           8

/* anaTx :: TxAControl1 :: ticksel [07:06] */
#define ANATX_TXACONTROL1_TICKSEL_MASK                             0x00c0
#define ANATX_TXACONTROL1_TICKSEL_ALIGN                            0
#define ANATX_TXACONTROL1_TICKSEL_BITS                             2
#define ANATX_TXACONTROL1_TICKSEL_SHIFT                            6

/* anaTx :: TxAControl1 :: reserved0 [05:04] */
#define ANATX_TXACONTROL1_RESERVED0_MASK                           0x0030
#define ANATX_TXACONTROL1_RESERVED0_ALIGN                          0
#define ANATX_TXACONTROL1_RESERVED0_BITS                           2
#define ANATX_TXACONTROL1_RESERVED0_SHIFT                          4

/* anaTx :: TxAControl1 :: amp_ctrl [03:03] */
#define ANATX_TXACONTROL1_AMP_CTRL_MASK                            0x0008
#define ANATX_TXACONTROL1_AMP_CTRL_ALIGN                           0
#define ANATX_TXACONTROL1_AMP_CTRL_BITS                            1
#define ANATX_TXACONTROL1_AMP_CTRL_SHIFT                           3

/* anaTx :: TxAControl1 :: ibias [02:00] */
#define ANATX_TXACONTROL1_IBIAS_MASK                               0x0007
#define ANATX_TXACONTROL1_IBIAS_ALIGN                              0
#define ANATX_TXACONTROL1_IBIAS_BITS                               3
#define ANATX_TXACONTROL1_IBIAS_SHIFT                              0


/****************************************************************************
 * anaTx :: TxAControl2
 */
/* anaTx :: TxAControl2 :: ickbuf [15:14] */
#define ANATX_TXACONTROL2_ICKBUF_MASK                              0xc000
#define ANATX_TXACONTROL2_ICKBUF_ALIGN                             0
#define ANATX_TXACONTROL2_ICKBUF_BITS                              2
#define ANATX_TXACONTROL2_ICKBUF_SHIFT                             14

/* anaTx :: TxAControl2 :: ickbuf2T [13:11] */
#define ANATX_TXACONTROL2_ICKBUF2T_MASK                            0x3800
#define ANATX_TXACONTROL2_ICKBUF2T_ALIGN                           0
#define ANATX_TXACONTROL2_ICKBUF2T_BITS                            3
#define ANATX_TXACONTROL2_ICKBUF2T_SHIFT                           11

/* anaTx :: TxAControl2 :: imin_predrv [10:10] */
#define ANATX_TXACONTROL2_IMIN_PREDRV_MASK                         0x0400
#define ANATX_TXACONTROL2_IMIN_PREDRV_ALIGN                        0
#define ANATX_TXACONTROL2_IMIN_PREDRV_BITS                         1
#define ANATX_TXACONTROL2_IMIN_PREDRV_SHIFT                        10

/* anaTx :: TxAControl2 :: imax_predrv [09:09] */
#define ANATX_TXACONTROL2_IMAX_PREDRV_MASK                         0x0200
#define ANATX_TXACONTROL2_IMAX_PREDRV_ALIGN                        0
#define ANATX_TXACONTROL2_IMAX_PREDRV_BITS                         1
#define ANATX_TXACONTROL2_IMAX_PREDRV_SHIFT                        9

/* anaTx :: TxAControl2 :: imode_predrv [08:08] */
#define ANATX_TXACONTROL2_IMODE_PREDRV_MASK                        0x0100
#define ANATX_TXACONTROL2_IMODE_PREDRV_ALIGN                       0
#define ANATX_TXACONTROL2_IMODE_PREDRV_BITS                        1
#define ANATX_TXACONTROL2_IMODE_PREDRV_SHIFT                       8

/* anaTx :: TxAControl2 :: imux [07:05] */
#define ANATX_TXACONTROL2_IMUX_MASK                                0x00e0
#define ANATX_TXACONTROL2_IMUX_ALIGN                               0
#define ANATX_TXACONTROL2_IMUX_BITS                                3
#define ANATX_TXACONTROL2_IMUX_SHIFT                               5

/* anaTx :: TxAControl2 :: imin_drvr [04:04] */
#define ANATX_TXACONTROL2_IMIN_DRVR_MASK                           0x0010
#define ANATX_TXACONTROL2_IMIN_DRVR_ALIGN                          0
#define ANATX_TXACONTROL2_IMIN_DRVR_BITS                           1
#define ANATX_TXACONTROL2_IMIN_DRVR_SHIFT                          4

/* anaTx :: TxAControl2 :: imax_drvr [03:03] */
#define ANATX_TXACONTROL2_IMAX_DRVR_MASK                           0x0008
#define ANATX_TXACONTROL2_IMAX_DRVR_ALIGN                          0
#define ANATX_TXACONTROL2_IMAX_DRVR_BITS                           1
#define ANATX_TXACONTROL2_IMAX_DRVR_SHIFT                          3

/* anaTx :: TxAControl2 :: imode_drvr [02:02] */
#define ANATX_TXACONTROL2_IMODE_DRVR_MASK                          0x0004
#define ANATX_TXACONTROL2_IMODE_DRVR_ALIGN                         0
#define ANATX_TXACONTROL2_IMODE_DRVR_BITS                          1
#define ANATX_TXACONTROL2_IMODE_DRVR_SHIFT                         2

/* anaTx :: TxAControl2 :: reserved0 [01:00] */
#define ANATX_TXACONTROL2_RESERVED0_MASK                           0x0003
#define ANATX_TXACONTROL2_RESERVED0_ALIGN                          0
#define ANATX_TXACONTROL2_RESERVED0_BITS                           2
#define ANATX_TXACONTROL2_RESERVED0_SHIFT                          0


/****************************************************************************
 * anaTx :: Tx_Driver
 */
/* anaTx :: Tx_Driver :: Elec_Idle [15:15] */
#define ANATX_TX_DRIVER_ELEC_IDLE_MASK                             0x8000
#define ANATX_TX_DRIVER_ELEC_IDLE_ALIGN                            0
#define ANATX_TX_DRIVER_ELEC_IDLE_BITS                             1
#define ANATX_TX_DRIVER_ELEC_IDLE_SHIFT                            15

/* anaTx :: Tx_Driver :: post2_coeff [14:12] */
#define ANATX_TX_DRIVER_POST2_COEFF_MASK                           0x7000
#define ANATX_TX_DRIVER_POST2_COEFF_ALIGN                          0
#define ANATX_TX_DRIVER_POST2_COEFF_BITS                           3
#define ANATX_TX_DRIVER_POST2_COEFF_SHIFT                          12

/* anaTx :: Tx_Driver :: Idriver [11:08] */
#define ANATX_TX_DRIVER_IDRIVER_MASK                               0x0f00
#define ANATX_TX_DRIVER_IDRIVER_ALIGN                              0
#define ANATX_TX_DRIVER_IDRIVER_BITS                               4
#define ANATX_TX_DRIVER_IDRIVER_SHIFT                              8
#define ANATX_TX_DRIVER_IDRIVER_v680mV                             0
#define ANATX_TX_DRIVER_IDRIVER_v730mV                             1
#define ANATX_TX_DRIVER_IDRIVER_v780mV                             2
#define ANATX_TX_DRIVER_IDRIVER_v830mV                             3
#define ANATX_TX_DRIVER_IDRIVER_v880mV                             4
#define ANATX_TX_DRIVER_IDRIVER_v930mV                             5
#define ANATX_TX_DRIVER_IDRIVER_v980mV                             6
#define ANATX_TX_DRIVER_IDRIVER_v1010mV                            7
#define ANATX_TX_DRIVER_IDRIVER_v1040mV                            8
#define ANATX_TX_DRIVER_IDRIVER_v1060mV                            9
#define ANATX_TX_DRIVER_IDRIVER_v1070mV                            10
#define ANATX_TX_DRIVER_IDRIVER_v1080mV                            11
#define ANATX_TX_DRIVER_IDRIVER_v1085mV                            12
#define ANATX_TX_DRIVER_IDRIVER_v1090mV                            13
#define ANATX_TX_DRIVER_IDRIVER_v1095mV                            14
#define ANATX_TX_DRIVER_IDRIVER_v1100mV                            15

/* anaTx :: Tx_Driver :: Ipredriver [07:04] */
#define ANATX_TX_DRIVER_IPREDRIVER_MASK                            0x00f0
#define ANATX_TX_DRIVER_IPREDRIVER_ALIGN                           0
#define ANATX_TX_DRIVER_IPREDRIVER_BITS                            4
#define ANATX_TX_DRIVER_IPREDRIVER_SHIFT                           4

/* anaTx :: Tx_Driver :: ifir [03:01] */
#define ANATX_TX_DRIVER_IFIR_MASK                                  0x000e
#define ANATX_TX_DRIVER_IFIR_ALIGN                                 0
#define ANATX_TX_DRIVER_IFIR_BITS                                  3
#define ANATX_TX_DRIVER_IFIR_SHIFT                                 1

/* anaTx :: Tx_Driver :: ickbuf2 [00:00] */
#define ANATX_TX_DRIVER_ICKBUF2_MASK                               0x0001
#define ANATX_TX_DRIVER_ICKBUF2_ALIGN                              0
#define ANATX_TX_DRIVER_ICKBUF2_BITS                               1
#define ANATX_TX_DRIVER_ICKBUF2_SHIFT                              0


/****************************************************************************
 * anaTx :: AControl5
 */
/* anaTx :: AControl5 :: reserved0 [15:02] */
#define ANATX_ACONTROL5_RESERVED0_MASK                             0xfffc
#define ANATX_ACONTROL5_RESERVED0_ALIGN                            0
#define ANATX_ACONTROL5_RESERVED0_BITS                             14
#define ANATX_ACONTROL5_RESERVED0_SHIFT                            2

/* anaTx :: AControl5 :: force_tx_sel_halfrate_val [01:01] */
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_VAL_MASK             0x0002
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_VAL_ALIGN            0
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_VAL_BITS             1
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_VAL_SHIFT            1

/* anaTx :: AControl5 :: force_tx_sel_halfrate [00:00] */
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_MASK                 0x0001
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_ALIGN                0
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_BITS                 1
#define ANATX_ACONTROL5_FORCE_TX_SEL_HALFRATE_SHIFT                0


/****************************************************************************
 * anaTx :: AControl6
 */
/* anaTx :: AControl6 :: reserved0 [15:01] */
#define ANATX_ACONTROL6_RESERVED0_MASK                             0xfffe
#define ANATX_ACONTROL6_RESERVED0_ALIGN                            0
#define ANATX_ACONTROL6_RESERVED0_BITS                             15
#define ANATX_ACONTROL6_RESERVED0_SHIFT                            1

/* anaTx :: AControl6 :: disable_tx_r [00:00] */
#define ANATX_ACONTROL6_DISABLE_TX_R_MASK                          0x0001
#define ANATX_ACONTROL6_DISABLE_TX_R_ALIGN                         0
#define ANATX_ACONTROL6_DISABLE_TX_R_BITS                          1
#define ANATX_ACONTROL6_DISABLE_TX_R_SHIFT                         0


/****************************************************************************
 * TSC_WC4_TSC_USER4_anaRx
 */
/****************************************************************************
 * anaRx :: AControl0
 */
/* anaRx :: AControl0 :: rxpol_flip [15:15] */
#define ANARX_ACONTROL0_RXPOL_FLIP_MASK                            0x8000
#define ANARX_ACONTROL0_RXPOL_FLIP_ALIGN                           0
#define ANARX_ACONTROL0_RXPOL_FLIP_BITS                            1
#define ANARX_ACONTROL0_RXPOL_FLIP_SHIFT                           15

/* anaRx :: AControl0 :: reserved0 [14:12] */
#define ANARX_ACONTROL0_RESERVED0_MASK                             0x7000
#define ANARX_ACONTROL0_RESERVED0_ALIGN                            0
#define ANARX_ACONTROL0_RESERVED0_BITS                             3
#define ANARX_ACONTROL0_RESERVED0_SHIFT                            12

/* anaRx :: AControl0 :: Non_cx4_Signal_detect_filter_period [11:03] */
#define ANARX_ACONTROL0_NON_CX4_SIGNAL_DETECT_FILTER_PERIOD_MASK   0x0ff8
#define ANARX_ACONTROL0_NON_CX4_SIGNAL_DETECT_FILTER_PERIOD_ALIGN  0
#define ANARX_ACONTROL0_NON_CX4_SIGNAL_DETECT_FILTER_PERIOD_BITS   9
#define ANARX_ACONTROL0_NON_CX4_SIGNAL_DETECT_FILTER_PERIOD_SHIFT  3

/* anaRx :: AControl0 :: reserved1 [02:00] */
#define ANARX_ACONTROL0_RESERVED1_MASK                             0x0007
#define ANARX_ACONTROL0_RESERVED1_ALIGN                            0
#define ANARX_ACONTROL0_RESERVED1_BITS                             3
#define ANARX_ACONTROL0_RESERVED1_SHIFT                            0


/****************************************************************************
 * anaRx :: Astatus1
 */
/* anaRx :: Astatus1 :: sigdet [15:15] */
#define ANARX_ASTATUS1_SIGDET_MASK                                 0x8000
#define ANARX_ASTATUS1_SIGDET_ALIGN                                0
#define ANARX_ASTATUS1_SIGDET_BITS                                 1
#define ANARX_ASTATUS1_SIGDET_SHIFT                                15

/* anaRx :: Astatus1 :: rx_pf [14:11] */
#define ANARX_ASTATUS1_RX_PF_MASK                                  0x7800
#define ANARX_ASTATUS1_RX_PF_ALIGN                                 0
#define ANARX_ASTATUS1_RX_PF_BITS                                  4
#define ANARX_ASTATUS1_RX_PF_SHIFT                                 11

/* anaRx :: Astatus1 :: tap1_dfe_gray [10:05] */
#define ANARX_ASTATUS1_TAP1_DFE_GRAY_MASK                          0x07e0
#define ANARX_ASTATUS1_TAP1_DFE_GRAY_ALIGN                         0
#define ANARX_ASTATUS1_TAP1_DFE_GRAY_BITS                          6
#define ANARX_ASTATUS1_TAP1_DFE_GRAY_SHIFT                         5

/* anaRx :: Astatus1 :: vga [04:00] */
#define ANARX_ASTATUS1_VGA_MASK                                    0x001f
#define ANARX_ASTATUS1_VGA_ALIGN                                   0
#define ANARX_ASTATUS1_VGA_BITS                                    5
#define ANARX_ASTATUS1_VGA_SHIFT                                   0


/****************************************************************************
 * anaRx :: RxAControl1
 */
/* anaRx :: RxAControl1 :: imode_vcm [15:15] */
#define ANARX_RXACONTROL1_IMODE_VCM_MASK                           0x8000
#define ANARX_RXACONTROL1_IMODE_VCM_ALIGN                          0
#define ANARX_RXACONTROL1_IMODE_VCM_BITS                           1
#define ANARX_RXACONTROL1_IMODE_VCM_SHIFT                          15

/* anaRx :: RxAControl1 :: imin_vcm [14:14] */
#define ANARX_RXACONTROL1_IMIN_VCM_MASK                            0x4000
#define ANARX_RXACONTROL1_IMIN_VCM_ALIGN                           0
#define ANARX_RXACONTROL1_IMIN_VCM_BITS                            1
#define ANARX_RXACONTROL1_IMIN_VCM_SHIFT                           14

/* anaRx :: RxAControl1 :: en_10gmode [13:13] */
#define ANARX_RXACONTROL1_EN_10GMODE_MASK                          0x2000
#define ANARX_RXACONTROL1_EN_10GMODE_ALIGN                         0
#define ANARX_RXACONTROL1_EN_10GMODE_BITS                          1
#define ANARX_RXACONTROL1_EN_10GMODE_SHIFT                         13

/* anaRx :: RxAControl1 :: imode_sigdet [12:12] */
#define ANARX_RXACONTROL1_IMODE_SIGDET_MASK                        0x1000
#define ANARX_RXACONTROL1_IMODE_SIGDET_ALIGN                       0
#define ANARX_RXACONTROL1_IMODE_SIGDET_BITS                        1
#define ANARX_RXACONTROL1_IMODE_SIGDET_SHIFT                       12

/* anaRx :: RxAControl1 :: vga_bw_ext [11:11] */
#define ANARX_RXACONTROL1_VGA_BW_EXT_MASK                          0x0800
#define ANARX_RXACONTROL1_VGA_BW_EXT_ALIGN                         0
#define ANARX_RXACONTROL1_VGA_BW_EXT_BITS                          1
#define ANARX_RXACONTROL1_VGA_BW_EXT_SHIFT                         11

/* anaRx :: RxAControl1 :: refh_rx [10:10] */
#define ANARX_RXACONTROL1_REFH_RX_MASK                             0x0400
#define ANARX_RXACONTROL1_REFH_RX_ALIGN                            0
#define ANARX_RXACONTROL1_REFH_RX_BITS                             1
#define ANARX_RXACONTROL1_REFH_RX_SHIFT                            10

/* anaRx :: RxAControl1 :: refl_rx [09:09] */
#define ANARX_RXACONTROL1_REFL_RX_MASK                             0x0200
#define ANARX_RXACONTROL1_REFL_RX_ALIGN                            0
#define ANARX_RXACONTROL1_REFL_RX_BITS                             1
#define ANARX_RXACONTROL1_REFL_RX_SHIFT                            9

/* anaRx :: RxAControl1 :: tport_en [08:08] */
#define ANARX_RXACONTROL1_TPORT_EN_MASK                            0x0100
#define ANARX_RXACONTROL1_TPORT_EN_ALIGN                           0
#define ANARX_RXACONTROL1_TPORT_EN_BITS                            1
#define ANARX_RXACONTROL1_TPORT_EN_SHIFT                           8

/* anaRx :: RxAControl1 :: vddr_bg [07:07] */
#define ANARX_RXACONTROL1_VDDR_BG_MASK                             0x0080
#define ANARX_RXACONTROL1_VDDR_BG_ALIGN                            0
#define ANARX_RXACONTROL1_VDDR_BG_BITS                             1
#define ANARX_RXACONTROL1_VDDR_BG_SHIFT                            7

/* anaRx :: RxAControl1 :: sig_pwrdn [06:06] */
#define ANARX_RXACONTROL1_SIG_PWRDN_MASK                           0x0040
#define ANARX_RXACONTROL1_SIG_PWRDN_ALIGN                          0
#define ANARX_RXACONTROL1_SIG_PWRDN_BITS                           1
#define ANARX_RXACONTROL1_SIG_PWRDN_SHIFT                          6

/* anaRx :: RxAControl1 :: offset_ctrl [05:03] */
#define ANARX_RXACONTROL1_OFFSET_CTRL_MASK                         0x0038
#define ANARX_RXACONTROL1_OFFSET_CTRL_ALIGN                        0
#define ANARX_RXACONTROL1_OFFSET_CTRL_BITS                         3
#define ANARX_RXACONTROL1_OFFSET_CTRL_SHIFT                        3

/* anaRx :: RxAControl1 :: offset_sel [02:02] */
#define ANARX_RXACONTROL1_OFFSET_SEL_MASK                          0x0004
#define ANARX_RXACONTROL1_OFFSET_SEL_ALIGN                         0
#define ANARX_RXACONTROL1_OFFSET_SEL_BITS                          1
#define ANARX_RXACONTROL1_OFFSET_SEL_SHIFT                         2

/* anaRx :: RxAControl1 :: sel_dfeckdelay1 [01:01] */
#define ANARX_RXACONTROL1_SEL_DFECKDELAY1_MASK                     0x0002
#define ANARX_RXACONTROL1_SEL_DFECKDELAY1_ALIGN                    0
#define ANARX_RXACONTROL1_SEL_DFECKDELAY1_BITS                     1
#define ANARX_RXACONTROL1_SEL_DFECKDELAY1_SHIFT                    1

/* anaRx :: RxAControl1 :: sel_dfeckdelay0 [00:00] */
#define ANARX_RXACONTROL1_SEL_DFECKDELAY0_MASK                     0x0001
#define ANARX_RXACONTROL1_SEL_DFECKDELAY0_ALIGN                    0
#define ANARX_RXACONTROL1_SEL_DFECKDELAY0_BITS                     1
#define ANARX_RXACONTROL1_SEL_DFECKDELAY0_SHIFT                    0


/****************************************************************************
 * anaRx :: RxAControl2
 */
/* anaRx :: RxAControl2 :: imax_ctat [15:15] */
#define ANARX_RXACONTROL2_IMAX_CTAT_MASK                           0x8000
#define ANARX_RXACONTROL2_IMAX_CTAT_ALIGN                          0
#define ANARX_RXACONTROL2_IMAX_CTAT_BITS                           1
#define ANARX_RXACONTROL2_IMAX_CTAT_SHIFT                          15

/* anaRx :: RxAControl2 :: imode_ctat [14:14] */
#define ANARX_RXACONTROL2_IMODE_CTAT_MASK                          0x4000
#define ANARX_RXACONTROL2_IMODE_CTAT_ALIGN                         0
#define ANARX_RXACONTROL2_IMODE_CTAT_BITS                          1
#define ANARX_RXACONTROL2_IMODE_CTAT_SHIFT                         14

/* anaRx :: RxAControl2 :: imin_ctat [13:13] */
#define ANARX_RXACONTROL2_IMIN_CTAT_MASK                           0x2000
#define ANARX_RXACONTROL2_IMIN_CTAT_ALIGN                          0
#define ANARX_RXACONTROL2_IMIN_CTAT_BITS                           1
#define ANARX_RXACONTROL2_IMIN_CTAT_SHIFT                          13

/* anaRx :: RxAControl2 :: imax_eqfl [12:12] */
#define ANARX_RXACONTROL2_IMAX_EQFL_MASK                           0x1000
#define ANARX_RXACONTROL2_IMAX_EQFL_ALIGN                          0
#define ANARX_RXACONTROL2_IMAX_EQFL_BITS                           1
#define ANARX_RXACONTROL2_IMAX_EQFL_SHIFT                          12

/* anaRx :: RxAControl2 :: imode_eqfl [11:11] */
#define ANARX_RXACONTROL2_IMODE_EQFL_MASK                          0x0800
#define ANARX_RXACONTROL2_IMODE_EQFL_ALIGN                         0
#define ANARX_RXACONTROL2_IMODE_EQFL_BITS                          1
#define ANARX_RXACONTROL2_IMODE_EQFL_SHIFT                         11

/* anaRx :: RxAControl2 :: imin_eqfl [10:10] */
#define ANARX_RXACONTROL2_IMIN_EQFL_MASK                           0x0400
#define ANARX_RXACONTROL2_IMIN_EQFL_ALIGN                          0
#define ANARX_RXACONTROL2_IMIN_EQFL_BITS                           1
#define ANARX_RXACONTROL2_IMIN_EQFL_SHIFT                          10

/* anaRx :: RxAControl2 :: imax_dfesum [09:09] */
#define ANARX_RXACONTROL2_IMAX_DFESUM_MASK                         0x0200
#define ANARX_RXACONTROL2_IMAX_DFESUM_ALIGN                        0
#define ANARX_RXACONTROL2_IMAX_DFESUM_BITS                         1
#define ANARX_RXACONTROL2_IMAX_DFESUM_SHIFT                        9

/* anaRx :: RxAControl2 :: imode_dfesum [08:08] */
#define ANARX_RXACONTROL2_IMODE_DFESUM_MASK                        0x0100
#define ANARX_RXACONTROL2_IMODE_DFESUM_ALIGN                       0
#define ANARX_RXACONTROL2_IMODE_DFESUM_BITS                        1
#define ANARX_RXACONTROL2_IMODE_DFESUM_SHIFT                       8

/* anaRx :: RxAControl2 :: imin_dfesum [07:07] */
#define ANARX_RXACONTROL2_IMIN_DFESUM_MASK                         0x0080
#define ANARX_RXACONTROL2_IMIN_DFESUM_ALIGN                        0
#define ANARX_RXACONTROL2_IMIN_DFESUM_BITS                         1
#define ANARX_RXACONTROL2_IMIN_DFESUM_SHIFT                        7

/* anaRx :: RxAControl2 :: imax_vga [06:06] */
#define ANARX_RXACONTROL2_IMAX_VGA_MASK                            0x0040
#define ANARX_RXACONTROL2_IMAX_VGA_ALIGN                           0
#define ANARX_RXACONTROL2_IMAX_VGA_BITS                            1
#define ANARX_RXACONTROL2_IMAX_VGA_SHIFT                           6

/* anaRx :: RxAControl2 :: imode_vga [05:05] */
#define ANARX_RXACONTROL2_IMODE_VGA_MASK                           0x0020
#define ANARX_RXACONTROL2_IMODE_VGA_ALIGN                          0
#define ANARX_RXACONTROL2_IMODE_VGA_BITS                           1
#define ANARX_RXACONTROL2_IMODE_VGA_SHIFT                          5

/* anaRx :: RxAControl2 :: imin_vga [04:04] */
#define ANARX_RXACONTROL2_IMIN_VGA_MASK                            0x0010
#define ANARX_RXACONTROL2_IMIN_VGA_ALIGN                           0
#define ANARX_RXACONTROL2_IMIN_VGA_BITS                            1
#define ANARX_RXACONTROL2_IMIN_VGA_SHIFT                           4

/* anaRx :: RxAControl2 :: imax_interp [03:03] */
#define ANARX_RXACONTROL2_IMAX_INTERP_MASK                         0x0008
#define ANARX_RXACONTROL2_IMAX_INTERP_ALIGN                        0
#define ANARX_RXACONTROL2_IMAX_INTERP_BITS                         1
#define ANARX_RXACONTROL2_IMAX_INTERP_SHIFT                        3

/* anaRx :: RxAControl2 :: imode_interp [02:02] */
#define ANARX_RXACONTROL2_IMODE_INTERP_MASK                        0x0004
#define ANARX_RXACONTROL2_IMODE_INTERP_ALIGN                       0
#define ANARX_RXACONTROL2_IMODE_INTERP_BITS                        1
#define ANARX_RXACONTROL2_IMODE_INTERP_SHIFT                       2

/* anaRx :: RxAControl2 :: imin_interp [01:01] */
#define ANARX_RXACONTROL2_IMIN_INTERP_MASK                         0x0002
#define ANARX_RXACONTROL2_IMIN_INTERP_ALIGN                        0
#define ANARX_RXACONTROL2_IMIN_INTERP_BITS                         1
#define ANARX_RXACONTROL2_IMIN_INTERP_SHIFT                        1

/* anaRx :: RxAControl2 :: imax_vcm [00:00] */
#define ANARX_RXACONTROL2_IMAX_VCM_MASK                            0x0001
#define ANARX_RXACONTROL2_IMAX_VCM_ALIGN                           0
#define ANARX_RXACONTROL2_IMAX_VCM_BITS                            1
#define ANARX_RXACONTROL2_IMAX_VCM_SHIFT                           0


/****************************************************************************
 * anaRx :: RxAControl3
 */
/* anaRx :: RxAControl3 :: en_clk16 [15:15] */
#define ANARX_RXACONTROL3_EN_CLK16_MASK                            0x8000
#define ANARX_RXACONTROL3_EN_CLK16_ALIGN                           0
#define ANARX_RXACONTROL3_EN_CLK16_BITS                            1
#define ANARX_RXACONTROL3_EN_CLK16_SHIFT                           15

/* anaRx :: RxAControl3 :: en_clk33 [14:14] */
#define ANARX_RXACONTROL3_EN_CLK33_MASK                            0x4000
#define ANARX_RXACONTROL3_EN_CLK33_ALIGN                           0
#define ANARX_RXACONTROL3_EN_CLK33_BITS                            1
#define ANARX_RXACONTROL3_EN_CLK33_SHIFT                           14

/* anaRx :: RxAControl3 :: en_vcctrl [13:13] */
#define ANARX_RXACONTROL3_EN_VCCTRL_MASK                           0x2000
#define ANARX_RXACONTROL3_EN_VCCTRL_ALIGN                          0
#define ANARX_RXACONTROL3_EN_VCCTRL_BITS                           1
#define ANARX_RXACONTROL3_EN_VCCTRL_SHIFT                          13

/* anaRx :: RxAControl3 :: sel_th4dfe1 [12:12] */
#define ANARX_RXACONTROL3_SEL_TH4DFE1_MASK                         0x1000
#define ANARX_RXACONTROL3_SEL_TH4DFE1_ALIGN                        0
#define ANARX_RXACONTROL3_SEL_TH4DFE1_BITS                         1
#define ANARX_RXACONTROL3_SEL_TH4DFE1_SHIFT                        12

/* anaRx :: RxAControl3 :: sel_th4dfe0 [11:11] */
#define ANARX_RXACONTROL3_SEL_TH4DFE0_MASK                         0x0800
#define ANARX_RXACONTROL3_SEL_TH4DFE0_ALIGN                        0
#define ANARX_RXACONTROL3_SEL_TH4DFE0_BITS                         1
#define ANARX_RXACONTROL3_SEL_TH4DFE0_SHIFT                        11

/* anaRx :: RxAControl3 :: selugbw1 [10:10] */
#define ANARX_RXACONTROL3_SELUGBW1_MASK                            0x0400
#define ANARX_RXACONTROL3_SELUGBW1_ALIGN                           0
#define ANARX_RXACONTROL3_SELUGBW1_BITS                            1
#define ANARX_RXACONTROL3_SELUGBW1_SHIFT                           10

/* anaRx :: RxAControl3 :: selugbw0 [09:09] */
#define ANARX_RXACONTROL3_SELUGBW0_MASK                            0x0200
#define ANARX_RXACONTROL3_SELUGBW0_ALIGN                           0
#define ANARX_RXACONTROL3_SELUGBW0_BITS                            1
#define ANARX_RXACONTROL3_SELUGBW0_SHIFT                           9

/* anaRx :: RxAControl3 :: imax_dfetap [08:08] */
#define ANARX_RXACONTROL3_IMAX_DFETAP_MASK                         0x0100
#define ANARX_RXACONTROL3_IMAX_DFETAP_ALIGN                        0
#define ANARX_RXACONTROL3_IMAX_DFETAP_BITS                         1
#define ANARX_RXACONTROL3_IMAX_DFETAP_SHIFT                        8

/* anaRx :: RxAControl3 :: imode_dfetap [07:07] */
#define ANARX_RXACONTROL3_IMODE_DFETAP_MASK                        0x0080
#define ANARX_RXACONTROL3_IMODE_DFETAP_ALIGN                       0
#define ANARX_RXACONTROL3_IMODE_DFETAP_BITS                        1
#define ANARX_RXACONTROL3_IMODE_DFETAP_SHIFT                       7

/* anaRx :: RxAControl3 :: imin_dfetap [06:06] */
#define ANARX_RXACONTROL3_IMIN_DFETAP_MASK                         0x0040
#define ANARX_RXACONTROL3_IMIN_DFETAP_ALIGN                        0
#define ANARX_RXACONTROL3_IMIN_DFETAP_BITS                         1
#define ANARX_RXACONTROL3_IMIN_DFETAP_SHIFT                        6

/* anaRx :: RxAControl3 :: imax_slcd2c [05:05] */
#define ANARX_RXACONTROL3_IMAX_SLCD2C_MASK                         0x0020
#define ANARX_RXACONTROL3_IMAX_SLCD2C_ALIGN                        0
#define ANARX_RXACONTROL3_IMAX_SLCD2C_BITS                         1
#define ANARX_RXACONTROL3_IMAX_SLCD2C_SHIFT                        5

/* anaRx :: RxAControl3 :: imode_slcd2c [04:04] */
#define ANARX_RXACONTROL3_IMODE_SLCD2C_MASK                        0x0010
#define ANARX_RXACONTROL3_IMODE_SLCD2C_ALIGN                       0
#define ANARX_RXACONTROL3_IMODE_SLCD2C_BITS                        1
#define ANARX_RXACONTROL3_IMODE_SLCD2C_SHIFT                       4

/* anaRx :: RxAControl3 :: imin_slcd2c [03:03] */
#define ANARX_RXACONTROL3_IMIN_SLCD2C_MASK                         0x0008
#define ANARX_RXACONTROL3_IMIN_SLCD2C_ALIGN                        0
#define ANARX_RXACONTROL3_IMIN_SLCD2C_BITS                         1
#define ANARX_RXACONTROL3_IMIN_SLCD2C_SHIFT                        3

/* anaRx :: RxAControl3 :: imax_dfevref [02:02] */
#define ANARX_RXACONTROL3_IMAX_DFEVREF_MASK                        0x0004
#define ANARX_RXACONTROL3_IMAX_DFEVREF_ALIGN                       0
#define ANARX_RXACONTROL3_IMAX_DFEVREF_BITS                        1
#define ANARX_RXACONTROL3_IMAX_DFEVREF_SHIFT                       2

/* anaRx :: RxAControl3 :: imode_dfevref [01:01] */
#define ANARX_RXACONTROL3_IMODE_DFEVREF_MASK                       0x0002
#define ANARX_RXACONTROL3_IMODE_DFEVREF_ALIGN                      0
#define ANARX_RXACONTROL3_IMODE_DFEVREF_BITS                       1
#define ANARX_RXACONTROL3_IMODE_DFEVREF_SHIFT                      1

/* anaRx :: RxAControl3 :: imin_dfevref [00:00] */
#define ANARX_RXACONTROL3_IMIN_DFEVREF_MASK                        0x0001
#define ANARX_RXACONTROL3_IMIN_DFEVREF_ALIGN                       0
#define ANARX_RXACONTROL3_IMIN_DFEVREF_BITS                        1
#define ANARX_RXACONTROL3_IMIN_DFEVREF_SHIFT                       0


/****************************************************************************
 * TSC_WC4_TSC_USER4_PatGen0
 */
/****************************************************************************
 * PatGen0 :: PatGenCtrl
 */
/* PatGen0 :: PatGenCtrl :: number_bit [15:13] */
#define PATGEN0_PATGENCTRL_NUMBER_BIT_MASK                         0xe000
#define PATGEN0_PATGENCTRL_NUMBER_BIT_ALIGN                        0
#define PATGEN0_PATGENCTRL_NUMBER_BIT_BITS                         3
#define PATGEN0_PATGENCTRL_NUMBER_BIT_SHIFT                        13

/* PatGen0 :: PatGenCtrl :: reserved0 [12:09] */
#define PATGEN0_PATGENCTRL_RESERVED0_MASK                          0x1e00
#define PATGEN0_PATGENCTRL_RESERVED0_ALIGN                         0
#define PATGEN0_PATGENCTRL_RESERVED0_BITS                          4
#define PATGEN0_PATGENCTRL_RESERVED0_SHIFT                         9

/* PatGen0 :: PatGenCtrl :: rx_fixed_pattern_check_enable [08:08] */
#define PATGEN0_PATGENCTRL_RX_FIXED_PATTERN_CHECK_ENABLE_MASK      0x0100
#define PATGEN0_PATGENCTRL_RX_FIXED_PATTERN_CHECK_ENABLE_ALIGN     0
#define PATGEN0_PATGENCTRL_RX_FIXED_PATTERN_CHECK_ENABLE_BITS      1
#define PATGEN0_PATGENCTRL_RX_FIXED_PATTERN_CHECK_ENABLE_SHIFT     8

/* PatGen0 :: PatGenCtrl :: testgen_bus_width_rx [07:07] */
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_RX_MASK               0x0080
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_RX_ALIGN              0
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_RX_BITS               1
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_RX_SHIFT              7

/* PatGen0 :: PatGenCtrl :: testgen_bus_width_tx [06:06] */
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_TX_MASK               0x0040
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_TX_ALIGN              0
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_TX_BITS               1
#define PATGEN0_PATGENCTRL_TESTGEN_BUS_WIDTH_TX_SHIFT              6

/* PatGen0 :: PatGenCtrl :: clr_rxcnt [05:05] */
#define PATGEN0_PATGENCTRL_CLR_RXCNT_MASK                          0x0020
#define PATGEN0_PATGENCTRL_CLR_RXCNT_ALIGN                         0
#define PATGEN0_PATGENCTRL_CLR_RXCNT_BITS                          1
#define PATGEN0_PATGENCTRL_CLR_RXCNT_SHIFT                         5

/* PatGen0 :: PatGenCtrl :: clr_txcnt [04:04] */
#define PATGEN0_PATGENCTRL_CLR_TXCNT_MASK                          0x0010
#define PATGEN0_PATGENCTRL_CLR_TXCNT_ALIGN                         0
#define PATGEN0_PATGENCTRL_CLR_TXCNT_BITS                          1
#define PATGEN0_PATGENCTRL_CLR_TXCNT_SHIFT                         4

/* PatGen0 :: PatGenCtrl :: patgen_en [03:03] */
#define PATGEN0_PATGENCTRL_PATGEN_EN_MASK                          0x0008
#define PATGEN0_PATGENCTRL_PATGEN_EN_ALIGN                         0
#define PATGEN0_PATGENCTRL_PATGEN_EN_BITS                          1
#define PATGEN0_PATGENCTRL_PATGEN_EN_SHIFT                         3

/* PatGen0 :: PatGenCtrl :: prbs_rx_en [02:02] */
#define PATGEN0_PATGENCTRL_PRBS_RX_EN_MASK                         0x0004
#define PATGEN0_PATGENCTRL_PRBS_RX_EN_ALIGN                        0
#define PATGEN0_PATGENCTRL_PRBS_RX_EN_BITS                         1
#define PATGEN0_PATGENCTRL_PRBS_RX_EN_SHIFT                        2

/* PatGen0 :: PatGenCtrl :: prbs_tx_en [01:01] */
#define PATGEN0_PATGENCTRL_PRBS_TX_EN_MASK                         0x0002
#define PATGEN0_PATGENCTRL_PRBS_TX_EN_ALIGN                        0
#define PATGEN0_PATGENCTRL_PRBS_TX_EN_BITS                         1
#define PATGEN0_PATGENCTRL_PRBS_TX_EN_SHIFT                        1

/* PatGen0 :: PatGenCtrl :: testsource_sel [00:00] */
#define PATGEN0_PATGENCTRL_TESTSOURCE_SEL_MASK                     0x0001
#define PATGEN0_PATGENCTRL_TESTSOURCE_SEL_ALIGN                    0
#define PATGEN0_PATGENCTRL_TESTSOURCE_SEL_BITS                     1
#define PATGEN0_PATGENCTRL_TESTSOURCE_SEL_SHIFT                    0


/****************************************************************************
 * PatGen0 :: PrbsCtrl
 */
/* PatGen0 :: PrbsCtrl :: reserved0 [15:15] */
#define PATGEN0_PRBSCTRL_RESERVED0_MASK                            0x8000
#define PATGEN0_PRBSCTRL_RESERVED0_ALIGN                           0
#define PATGEN0_PRBSCTRL_RESERVED0_BITS                            1
#define PATGEN0_PRBSCTRL_RESERVED0_SHIFT                           15

/* PatGen0 :: PrbsCtrl :: prbs_check_mode [14:12] */
#define PATGEN0_PRBSCTRL_PRBS_CHECK_MODE_MASK                      0x7000
#define PATGEN0_PRBSCTRL_PRBS_CHECK_MODE_ALIGN                     0
#define PATGEN0_PRBSCTRL_PRBS_CHECK_MODE_BITS                      3
#define PATGEN0_PRBSCTRL_PRBS_CHECK_MODE_SHIFT                     12

/* PatGen0 :: PrbsCtrl :: prbs_inv_rx [11:11] */
#define PATGEN0_PRBSCTRL_PRBS_INV_RX_MASK                          0x0800
#define PATGEN0_PRBSCTRL_PRBS_INV_RX_ALIGN                         0
#define PATGEN0_PRBSCTRL_PRBS_INV_RX_BITS                          1
#define PATGEN0_PRBSCTRL_PRBS_INV_RX_SHIFT                         11

/* PatGen0 :: PrbsCtrl :: prbs_sel_rx [10:08] */
#define PATGEN0_PRBSCTRL_PRBS_SEL_RX_MASK                          0x0700
#define PATGEN0_PRBSCTRL_PRBS_SEL_RX_ALIGN                         0
#define PATGEN0_PRBSCTRL_PRBS_SEL_RX_BITS                          3
#define PATGEN0_PRBSCTRL_PRBS_SEL_RX_SHIFT                         8

/* PatGen0 :: PrbsCtrl :: reserved1 [07:05] */
#define PATGEN0_PRBSCTRL_RESERVED1_MASK                            0x00e0
#define PATGEN0_PRBSCTRL_RESERVED1_ALIGN                           0
#define PATGEN0_PRBSCTRL_RESERVED1_BITS                            3
#define PATGEN0_PRBSCTRL_RESERVED1_SHIFT                           5

/* PatGen0 :: PrbsCtrl :: load_prbs_seed [04:04] */
#define PATGEN0_PRBSCTRL_LOAD_PRBS_SEED_MASK                       0x0010
#define PATGEN0_PRBSCTRL_LOAD_PRBS_SEED_ALIGN                      0
#define PATGEN0_PRBSCTRL_LOAD_PRBS_SEED_BITS                       1
#define PATGEN0_PRBSCTRL_LOAD_PRBS_SEED_SHIFT                      4

/* PatGen0 :: PrbsCtrl :: prbs_inv_tx [03:03] */
#define PATGEN0_PRBSCTRL_PRBS_INV_TX_MASK                          0x0008
#define PATGEN0_PRBSCTRL_PRBS_INV_TX_ALIGN                         0
#define PATGEN0_PRBSCTRL_PRBS_INV_TX_BITS                          1
#define PATGEN0_PRBSCTRL_PRBS_INV_TX_SHIFT                         3

/* PatGen0 :: PrbsCtrl :: prbs_sel_tx [02:00] */
#define PATGEN0_PRBSCTRL_PRBS_SEL_TX_MASK                          0x0007
#define PATGEN0_PRBSCTRL_PRBS_SEL_TX_ALIGN                         0
#define PATGEN0_PRBSCTRL_PRBS_SEL_TX_BITS                          3
#define PATGEN0_PRBSCTRL_PRBS_SEL_TX_SHIFT                         0


/****************************************************************************
 * PatGen0 :: PrbsStat0
 */
/* PatGen0 :: PrbsStat0 :: prbs_lock_lost_lh [15:15] */
#define PATGEN0_PRBSSTAT0_PRBS_LOCK_LOST_LH_MASK                   0x8000
#define PATGEN0_PRBSSTAT0_PRBS_LOCK_LOST_LH_ALIGN                  0
#define PATGEN0_PRBSSTAT0_PRBS_LOCK_LOST_LH_BITS                   1
#define PATGEN0_PRBSSTAT0_PRBS_LOCK_LOST_LH_SHIFT                  15

/* PatGen0 :: PrbsStat0 :: prbs_error_HI [14:00] */
#define PATGEN0_PRBSSTAT0_PRBS_ERROR_HI_MASK                       0x7fff
#define PATGEN0_PRBSSTAT0_PRBS_ERROR_HI_ALIGN                      0
#define PATGEN0_PRBSSTAT0_PRBS_ERROR_HI_BITS                       15
#define PATGEN0_PRBSSTAT0_PRBS_ERROR_HI_SHIFT                      0


/****************************************************************************
 * PatGen0 :: PrbsStat1
 */
/* PatGen0 :: PrbsStat1 :: prbs_error_LO [15:00] */
#define PATGEN0_PRBSSTAT1_PRBS_ERROR_LO_MASK                       0xffff
#define PATGEN0_PRBSSTAT1_PRBS_ERROR_LO_ALIGN                      0
#define PATGEN0_PRBSSTAT1_PRBS_ERROR_LO_BITS                       16
#define PATGEN0_PRBSSTAT1_PRBS_ERROR_LO_SHIFT                      0


/****************************************************************************
 * PatGen0 :: TestMiscStatus
 */
/* PatGen0 :: TestMiscStatus :: reserved0 [15:02] */
#define PATGEN0_TESTMISCSTATUS_RESERVED0_MASK                      0xfffc
#define PATGEN0_TESTMISCSTATUS_RESERVED0_ALIGN                     0
#define PATGEN0_TESTMISCSTATUS_RESERVED0_BITS                      14
#define PATGEN0_TESTMISCSTATUS_RESERVED0_SHIFT                     2

/* PatGen0 :: TestMiscStatus :: prbs_lock [01:01] */
#define PATGEN0_TESTMISCSTATUS_PRBS_LOCK_MASK                      0x0002
#define PATGEN0_TESTMISCSTATUS_PRBS_LOCK_ALIGN                     0
#define PATGEN0_TESTMISCSTATUS_PRBS_LOCK_BITS                      1
#define PATGEN0_TESTMISCSTATUS_PRBS_LOCK_SHIFT                     1

/* PatGen0 :: TestMiscStatus :: prtp_lock [00:00] */
#define PATGEN0_TESTMISCSTATUS_PRTP_LOCK_MASK                      0x0001
#define PATGEN0_TESTMISCSTATUS_PRTP_LOCK_ALIGN                     0
#define PATGEN0_TESTMISCSTATUS_PRTP_LOCK_BITS                      1
#define PATGEN0_TESTMISCSTATUS_PRTP_LOCK_SHIFT                     0


/****************************************************************************
 * TSC_WC4_TSC_USER4_PatGen1
 */
/****************************************************************************
 * PatGen1 :: txpktcnt_U
 */
/* PatGen1 :: txpktcnt_U :: txpktcnt_U [15:00] */
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_MASK                         0xffff
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_ALIGN                        0
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_BITS                         16
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_SHIFT                        0


/****************************************************************************
 * PatGen1 :: txpktcnt_L
 */
/* PatGen1 :: txpktcnt_L :: txpktcnt_L [15:00] */
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_MASK                         0xffff
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_ALIGN                        0
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_BITS                         16
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_SHIFT                        0


/****************************************************************************
 * PatGen1 :: rxpktcnt_U
 */
/* PatGen1 :: rxpktcnt_U :: rxpktcnt_U [15:00] */
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_MASK                         0xffff
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_ALIGN                        0
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_BITS                         16
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_SHIFT                        0


/****************************************************************************
 * PatGen1 :: rxpktcnt_L
 */
/* PatGen1 :: rxpktcnt_L :: rxpktcnt_L [15:00] */
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_MASK                         0xffff
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_ALIGN                        0
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_BITS                         16
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_SHIFT                        0


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Credit0
 */
/****************************************************************************
 * TX_X4_Credit0 :: credit0
 */
/* TX_X4_Credit0 :: credit0 :: sgmii_spd_switch [15:15] */
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_MASK                0x8000
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_ALIGN               0
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_BITS                1
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_SHIFT               15

/* TX_X4_Credit0 :: credit0 :: creditenable [14:14] */
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_MASK                    0x4000
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_ALIGN                   0
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_BITS                    1
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_SHIFT                   14

/* TX_X4_Credit0 :: credit0 :: clockcnt0 [13:00] */
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_MASK                       0x3fff
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_BITS                       14
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: credit1
 */
/* TX_X4_Credit0 :: credit1 :: reserved0 [15:08] */
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_MASK                       0xff00
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_SHIFT                      8

/* TX_X4_Credit0 :: credit1 :: clockcnt1 [07:00] */
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_MASK                       0x00ff
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: loopcnt
 */
/* TX_X4_Credit0 :: loopcnt :: reserved0 [15:14] */
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_MASK                       0xc000
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_BITS                       2
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_SHIFT                      14

/* TX_X4_Credit0 :: loopcnt :: loopcnt0 [13:06] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_MASK                        0x3fc0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_BITS                        8
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_SHIFT                       6

/* TX_X4_Credit0 :: loopcnt :: loopcnt1 [05:00] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_MASK                        0x003f
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_BITS                        6
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_SHIFT                       0


/****************************************************************************
 * TX_X4_Credit0 :: mac_creditgencnt
 */
/* TX_X4_Credit0 :: mac_creditgencnt :: reserved0 [15:13] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_MASK              0xe000
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_ALIGN             0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_BITS              3
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_SHIFT             13

/* TX_X4_Credit0 :: mac_creditgencnt :: mac_creditgencnt [12:00] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_MASK       0x1fff
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_ALIGN      0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_BITS       13
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_SHIFT      0


/****************************************************************************
 * TX_X4_Credit0 :: pcs_clockcnt0
 */
/* TX_X4_Credit0 :: pcs_clockcnt0 :: replication_cnt [15:15] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_MASK           0x8000
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_ALIGN          0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_BITS           1
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_SHIFT          15

/* TX_X4_Credit0 :: pcs_clockcnt0 :: pcs_creditenable [14:14] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_MASK          0x4000
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_ALIGN         0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_BITS          1
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_SHIFT         14

/* TX_X4_Credit0 :: pcs_clockcnt0 :: pcs_clockcnt0 [13:00] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_MASK             0x3fff
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_ALIGN            0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_BITS             14
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_SHIFT            0


/****************************************************************************
 * TX_X4_Credit0 :: pcs_creditgencnt
 */
/* TX_X4_Credit0 :: pcs_creditgencnt :: reserved0 [15:13] */
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_MASK              0xe000
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_ALIGN             0
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_BITS              3
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_SHIFT             13

/* TX_X4_Credit0 :: pcs_creditgencnt :: pcs_creditgencnt [12:00] */
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_MASK       0x1fff
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_ALIGN      0
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_BITS       13
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_SHIFT      0


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Control0
 */
/****************************************************************************
 * TX_X4_Control0 :: kr_default_control
 */
/* TX_X4_Control0 :: kr_default_control :: reserved0 [15:15] */
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_RESERVED0_MASK           0x8000
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_RESERVED0_ALIGN          0
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_RESERVED0_BITS           1
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_RESERVED0_SHIFT          15

/* TX_X4_Control0 :: kr_default_control :: tx_fir_tap_post_kr_init_val [14:10] */
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_MASK 0x7c00
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_ALIGN 0
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_BITS 5
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_SHIFT 10

/* TX_X4_Control0 :: kr_default_control :: tx_fir_tap_main_kr_init_val [09:04] */
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_MASK 0x03f0
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_ALIGN 0
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_BITS 6
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_SHIFT 4

/* TX_X4_Control0 :: kr_default_control :: tx_fir_tap_pre_kr_init_val [03:00] */
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_MASK 0x000f
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_ALIGN 0
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_BITS 4
#define TX_X4_CONTROL0_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_SHIFT 0


/****************************************************************************
 * TX_X4_Control0 :: encode_0
 */
/* TX_X4_Control0 :: encode_0 :: reserved0 [15:13] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_MASK                     0xe000
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_BITS                     3
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_SHIFT                    13

/* TX_X4_Control0 :: encode_0 :: HG2_CODEC [12:12] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_MASK                     0x1000
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_BITS                     1
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_SHIFT                    12

/* TX_X4_Control0 :: encode_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [11:11] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x0800
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 11

/* TX_X4_Control0 :: encode_0 :: HG2_ENABLE [10:10] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_MASK                    0x0400
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_BITS                    1
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_SHIFT                   10

/* TX_X4_Control0 :: encode_0 :: cl49_bypass_txsm [09:09] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_MASK              0x0200
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_ALIGN             0
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_BITS              1
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_SHIFT             9

/* TX_X4_Control0 :: encode_0 :: reserved1 [08:07] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_MASK                     0x0180
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_BITS                     2
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_SHIFT                    7

/* TX_X4_Control0 :: encode_0 :: cl49_tx_tl_mode [06:05] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_MASK               0x0060
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_ALIGN              0
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_BITS               2
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_SHIFT              5

/* TX_X4_Control0 :: encode_0 :: encodeMode [04:02] */
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_MASK                    0x001c
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_BITS                    3
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_SHIFT                   2

/* TX_X4_Control0 :: encode_0 :: reserved2 [01:00] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_MASK                     0x0003
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_BITS                     2
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_SHIFT                    0


/****************************************************************************
 * TX_X4_Control0 :: encode_1
 */
/* TX_X4_Control0 :: encode_1 :: reserved0 [15:10] */
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_MASK                     0xfc00
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_BITS                     6
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_SHIFT                    10

/* TX_X4_Control0 :: encode_1 :: catch_all_8b10b_dis [09:09] */
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_MASK           0x0200
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_ALIGN          0
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_BITS           1
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_SHIFT          9

/* TX_X4_Control0 :: encode_1 :: prog_tl_en [08:08] */
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_MASK                    0x0100
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_BITS                    1
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_SHIFT                   8

/* TX_X4_Control0 :: encode_1 :: prog_tl_char [07:00] */
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_MASK                  0x00ff
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_ALIGN                 0
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_BITS                  8
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_SHIFT                 0


/****************************************************************************
 * TX_X4_Control0 :: misc
 */
/* TX_X4_Control0 :: misc :: scr_mode [15:14] */
#define TX_X4_CONTROL0_MISC_SCR_MODE_MASK                          0xc000
#define TX_X4_CONTROL0_MISC_SCR_MODE_ALIGN                         0
#define TX_X4_CONTROL0_MISC_SCR_MODE_BITS                          2
#define TX_X4_CONTROL0_MISC_SCR_MODE_SHIFT                         14

/* TX_X4_Control0 :: misc :: reserved0 [13:11] */
#define TX_X4_CONTROL0_MISC_RESERVED0_MASK                         0x3800
#define TX_X4_CONTROL0_MISC_RESERVED0_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED0_BITS                         3
#define TX_X4_CONTROL0_MISC_RESERVED0_SHIFT                        11

/* TX_X4_Control0 :: misc :: fec_enable [10:10] */
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_MASK                        0x0400
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_ALIGN                       0
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_BITS                        1
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_SHIFT                       10

/* TX_X4_Control0 :: misc :: reserved1 [09:09] */
#define TX_X4_CONTROL0_MISC_RESERVED1_MASK                         0x0200
#define TX_X4_CONTROL0_MISC_RESERVED1_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED1_BITS                         1
#define TX_X4_CONTROL0_MISC_RESERVED1_SHIFT                        9

/* TX_X4_Control0 :: misc :: cl49_tx_li_enable [08:08] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_MASK                 0x0100
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_SHIFT                8

/* TX_X4_Control0 :: misc :: cl49_tx_lf_enable [07:07] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_MASK                 0x0080
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_SHIFT                7

/* TX_X4_Control0 :: misc :: cl49_tx_rf_enable [06:06] */
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_MASK                 0x0040
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_SHIFT                6

/* TX_X4_Control0 :: misc :: reserved2 [05:04] */
#define TX_X4_CONTROL0_MISC_RESERVED2_MASK                         0x0030
#define TX_X4_CONTROL0_MISC_RESERVED2_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED2_BITS                         2
#define TX_X4_CONTROL0_MISC_RESERVED2_SHIFT                        4

/* TX_X4_Control0 :: misc :: tx_fifo_watermark [03:02] */
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_MASK                 0x000c
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_ALIGN                0
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_BITS                 2
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_SHIFT                2

/* TX_X4_Control0 :: misc :: rstb_tx_lane [01:01] */
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_MASK                      0x0002
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_ALIGN                     0
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_BITS                      1
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_SHIFT                     1

/* TX_X4_Control0 :: misc :: enable_tx_lane [00:00] */
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_MASK                    0x0001
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_ALIGN                   0
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_BITS                    1
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_SHIFT                   0


/****************************************************************************
 * TX_X4_Control0 :: cl36_tx_0
 */
/* TX_X4_Control0 :: cl36_tx_0 :: reserved0 [15:05] */
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED0_MASK                    0xffe0
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED0_ALIGN                   0
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED0_BITS                    11
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED0_SHIFT                   5

/* TX_X4_Control0 :: cl36_tx_0 :: disable_TRRR_tx [04:04] */
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_TRRR_TX_MASK              0x0010
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_TRRR_TX_ALIGN             0
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_TRRR_TX_BITS              1
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_TRRR_TX_SHIFT             4

/* TX_X4_Control0 :: cl36_tx_0 :: reserved1 [03:03] */
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED1_MASK                    0x0008
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED1_ALIGN                   0
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED1_BITS                    1
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED1_SHIFT                   3

/* TX_X4_Control0 :: cl36_tx_0 :: disable_packet_misalign [02:02] */
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_PACKET_MISALIGN_MASK      0x0004
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_PACKET_MISALIGN_ALIGN     0
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_PACKET_MISALIGN_BITS      1
#define TX_X4_CONTROL0_CL36_TX_0_DISABLE_PACKET_MISALIGN_SHIFT     2

/* TX_X4_Control0 :: cl36_tx_0 :: reserved2 [01:00] */
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED2_MASK                    0x0003
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED2_ALIGN                   0
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED2_BITS                    2
#define TX_X4_CONTROL0_CL36_TX_0_RESERVED2_SHIFT                   0


/****************************************************************************
 * TSC_WC4_TSC_USER4_TX_X4_Status0
 */
/****************************************************************************
 * TX_X4_Status0 :: encode_status_0
 */
/* TX_X4_Status0 :: encode_status_0 :: cl49_t_type_coded [15:12] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_MASK       0xf000
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_BITS       4
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_SHIFT      12

/* TX_X4_Status0 :: encode_status_0 :: cl49_tx_fault_det [11:11] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_MASK       0x0800
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_BITS       1
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_SHIFT      11

/* TX_X4_Status0 :: encode_status_0 :: cl49_ltxsm_state [10:03] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_MASK        0x07f8
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_ALIGN       0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_BITS        8
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_SHIFT       3

/* TX_X4_Status0 :: encode_status_0 :: cl49_txsm_state [02:00] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_MASK         0x0007
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_ALIGN        0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_BITS         3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_SHIFT        0


/****************************************************************************
 * TX_X4_Status0 :: pcs_status
 */
/* TX_X4_Status0 :: pcs_status :: reserved0 [15:09] */
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_MASK                    0xfe00
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_ALIGN                   0
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_BITS                    7
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_SHIFT                   9

/* TX_X4_Status0 :: pcs_status :: tx_LOCAL_FAULT [08:08] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_MASK               0x0100
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_ALIGN              0
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_BITS               1
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_SHIFT              8

/* TX_X4_Status0 :: pcs_status :: tx_REMOTE_FAULT [07:07] */
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_MASK              0x0080
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_SHIFT             7

/* TX_X4_Status0 :: pcs_status :: tx_LINK_INTERRUPT [06:06] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_MASK            0x0040
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_ALIGN           0
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_BITS            1
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_SHIFT           6

/* TX_X4_Status0 :: pcs_status :: tx_LPI_RECEIVED [05:05] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_MASK              0x0020
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_SHIFT             5

/* TX_X4_Status0 :: pcs_status :: LINK_INTERRUPT_LH [04:04] */
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_MASK            0x0010
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_ALIGN           0
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_BITS            1
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_SHIFT           4

/* TX_X4_Status0 :: pcs_status :: LOCAL_FAULT_LH [03:03] */
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_MASK               0x0008
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_ALIGN              0
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_BITS               1
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_SHIFT              3

/* TX_X4_Status0 :: pcs_status :: REMOTE_FAULT_LH [02:02] */
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_MASK              0x0004
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_SHIFT             2

/* TX_X4_Status0 :: pcs_status :: RESERVED_ORDERED_SET_LH [01:01] */
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_MASK      0x0002
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_ALIGN     0
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_BITS      1
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_SHIFT     1

/* TX_X4_Status0 :: pcs_status :: LPI_RECEIVED_LH [00:00] */
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_MASK              0x0001
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_SHIFT             0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Control0
 */
/****************************************************************************
 * RX_X4_Control0 :: pcs_control_0
 */
/* RX_X4_Control0 :: pcs_control_0 :: descramblermode [15:14] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_MASK          0xc000
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_ALIGN         0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_BITS          2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_SHIFT         14

/* RX_X4_Control0 :: pcs_control_0 :: decodermode [13:11] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_MASK              0x3800
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_ALIGN             0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_BITS              3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_SHIFT             11

/* RX_X4_Control0 :: pcs_control_0 :: deskewmode [10:08] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_MASK               0x0700
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_BITS               3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_SHIFT              8

/* RX_X4_Control0 :: pcs_control_0 :: desc2_mode [07:05] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_MASK               0x00e0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_BITS               3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_SHIFT              5

/* RX_X4_Control0 :: pcs_control_0 :: CL36ByteDeleteMode [04:03] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMODE_MASK       0x0018
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMODE_ALIGN      0
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMODE_BITS       2
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMODE_SHIFT      3

/* RX_X4_Control0 :: pcs_control_0 :: LPI_ENABLE [02:02] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_MASK               0x0004
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_BITS               1
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_SHIFT              2

/* RX_X4_Control0 :: pcs_control_0 :: brcm64b66_descrambler_enable [01:01] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* RX_X4_Control0 :: pcs_control_0 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_MASK                0x0001
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_ALIGN               0
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_BITS                1
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_SHIFT               0


/****************************************************************************
 * RX_X4_Control0 :: fec_0
 */
/* RX_X4_Control0 :: fec_0 :: block_sync_override [15:15] */
#define RX_X4_CONTROL0_FEC_0_BLOCK_SYNC_OVERRIDE_MASK              0x8000
#define RX_X4_CONTROL0_FEC_0_BLOCK_SYNC_OVERRIDE_ALIGN             0
#define RX_X4_CONTROL0_FEC_0_BLOCK_SYNC_OVERRIDE_BITS              1
#define RX_X4_CONTROL0_FEC_0_BLOCK_SYNC_OVERRIDE_SHIFT             15

/* RX_X4_Control0 :: fec_0 :: reserved0 [14:14] */
#define RX_X4_CONTROL0_FEC_0_RESERVED0_MASK                        0x4000
#define RX_X4_CONTROL0_FEC_0_RESERVED0_ALIGN                       0
#define RX_X4_CONTROL0_FEC_0_RESERVED0_BITS                        1
#define RX_X4_CONTROL0_FEC_0_RESERVED0_SHIFT                       14

/* RX_X4_Control0 :: fec_0 :: fec_err_enable [13:13] */
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_MASK                   0x2000
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_ALIGN                  0
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_BITS                   1
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_SHIFT                  13

/* RX_X4_Control0 :: fec_0 :: error_en_ovr [12:12] */
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_MASK                     0x1000
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_ALIGN                    0
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_BITS                     1
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_SHIFT                    12

/* RX_X4_Control0 :: fec_0 :: error_en_ovr_val [11:11] */
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_MASK                 0x0800
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_ALIGN                0
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_BITS                 1
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_SHIFT                11

/* RX_X4_Control0 :: fec_0 :: dbg_enable [10:10] */
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_MASK                       0x0400
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_ALIGN                      0
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_BITS                       1
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_SHIFT                      10

/* RX_X4_Control0 :: fec_0 :: fast_lock_en [09:09] */
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_MASK                     0x0200
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_ALIGN                    0
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_BITS                     1
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_SHIFT                    9

/* RX_X4_Control0 :: fec_0 :: reserved1 [08:00] */
#define RX_X4_CONTROL0_FEC_0_RESERVED1_MASK                        0x01ff
#define RX_X4_CONTROL0_FEC_0_RESERVED1_ALIGN                       0
#define RX_X4_CONTROL0_FEC_0_RESERVED1_BITS                        9
#define RX_X4_CONTROL0_FEC_0_RESERVED1_SHIFT                       0


/****************************************************************************
 * RX_X4_Control0 :: fec_1
 */
/* RX_X4_Control0 :: fec_1 :: fec_error_code_all [15:15] */
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_MASK               0x8000
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_ALIGN              0
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_BITS               1
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_SHIFT              15

/* RX_X4_Control0 :: fec_1 :: good_parity_cnt [14:12] */
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_MASK                  0x7000
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_ALIGN                 0
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_BITS                  3
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_SHIFT                 12

/* RX_X4_Control0 :: fec_1 :: invalid_parity_cnt [11:08] */
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_MASK               0x0f00
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_ALIGN              0
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_BITS               4
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_SHIFT              8

/* RX_X4_Control0 :: fec_1 :: dec_max_pm [07:02] */
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_MASK                       0x00fc
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_ALIGN                      0
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_BITS                       6
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_SHIFT                      2

/* RX_X4_Control0 :: fec_1 :: burst_err_status_mode [01:01] */
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_MASK            0x0002
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_ALIGN           0
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_BITS            1
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_SHIFT           1

/* RX_X4_Control0 :: fec_1 :: dbg_err_mode [00:00] */
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_MASK                     0x0001
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_ALIGN                    0
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_BITS                     1
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_SHIFT                    0


/****************************************************************************
 * RX_X4_Control0 :: fec_2
 */
/* RX_X4_Control0 :: fec_2 :: dec_pm_mode [15:11] */
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_MASK                      0xf800
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_ALIGN                     0
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_BITS                      5
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_SHIFT                     11

/* RX_X4_Control0 :: fec_2 :: dec_19b_burst_gap_count [10:08] */
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_MASK          0x0700
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_SHIFT         8

/* RX_X4_Control0 :: fec_2 :: dec_18b_burst_gap_count [07:05] */
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_MASK          0x00e0
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_SHIFT         5

/* RX_X4_Control0 :: fec_2 :: dec_17b_burst_gap_count [04:02] */
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_MASK          0x001c
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_SHIFT         2

/* RX_X4_Control0 :: fec_2 :: dec_gap_count_mode [01:01] */
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_MASK               0x0002
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_ALIGN              0
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_BITS               1
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_SHIFT              1

/* RX_X4_Control0 :: fec_2 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_FEC_2_RESERVED0_MASK                        0x0001
#define RX_X4_CONTROL0_FEC_2_RESERVED0_ALIGN                       0
#define RX_X4_CONTROL0_FEC_2_RESERVED0_BITS                        1
#define RX_X4_CONTROL0_FEC_2_RESERVED0_SHIFT                       0


/****************************************************************************
 * RX_X4_Control0 :: decode_control_0
 */
/* RX_X4_Control0 :: decode_control_0 :: bypass_cl49rxsm [15:15] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_MASK       0x8000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_SHIFT      15

/* RX_X4_Control0 :: decode_control_0 :: r_test_mode_cfg [14:14] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_MASK       0x4000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_SHIFT      14

/* RX_X4_Control0 :: decode_control_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [13:13] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x2000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 13

/* RX_X4_Control0 :: decode_control_0 :: HG2_ENABLE [12:12] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_MASK            0x1000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_ALIGN           0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_BITS            1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_SHIFT           12

/* RX_X4_Control0 :: decode_control_0 :: cl48_syncacq_en [11:11] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_MASK       0x0800
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_SHIFT      11

/* RX_X4_Control0 :: decode_control_0 :: cl48_cgbad_en [10:10] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_MASK         0x0400
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_ALIGN        0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_BITS         1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_SHIFT        10

/* RX_X4_Control0 :: decode_control_0 :: HG2_CODEC [09:09] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_MASK             0x0200
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_SHIFT            9

/* RX_X4_Control0 :: decode_control_0 :: disable_cl49_bermon [08:08] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_MASK   0x0100
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_BITS   1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_SHIFT  8

/* RX_X4_Control0 :: decode_control_0 :: reserved0 [07:07] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_MASK             0x0080
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_SHIFT            7

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_li_enable [06:06] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_MASK     0x0040
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_SHIFT    6

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_lf_enable [05:05] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_MASK     0x0020
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_SHIFT    5

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_rf_enable [04:04] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_MASK     0x0010
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_SHIFT    4

/* RX_X4_Control0 :: decode_control_0 :: reserved1 [03:03] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_MASK             0x0008
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_SHIFT            3

/* RX_X4_Control0 :: decode_control_0 :: block_sync_mode [02:00] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_MASK       0x0007
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_BITS       3
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_SHIFT      0


/****************************************************************************
 * RX_X4_Control0 :: decode_control_1
 */
/* RX_X4_Control0 :: decode_control_1 :: b66dec_dout_errors_if_bad_sync [15:15] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_MASK 0x8000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_SHIFT 15

/* RX_X4_Control0 :: decode_control_1 :: b66dec_noblocklock_dout_sel [14:13] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_MASK 0x6000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_BITS 2
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_SHIFT 13

/* RX_X4_Control0 :: decode_control_1 :: b66dec_prog_tl_en [12:12] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_MASK     0x1000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_SHIFT    12

/* RX_X4_Control0 :: decode_control_1 :: b66dec_prog_tl_char [11:04] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_MASK   0x0ff0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_BITS   8
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_SHIFT  4

/* RX_X4_Control0 :: decode_control_1 :: b66dec_fault_det_en [03:03] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_MASK   0x0008
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_BITS   1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_SHIFT  3

/* RX_X4_Control0 :: decode_control_1 :: b66dec_kcode66ErrCount_en [02:02] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_MASK 0x0004
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_SHIFT 2

/* RX_X4_Control0 :: decode_control_1 :: b66dec_syncErrCount_en [01:01] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_MASK 0x0002
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_SHIFT 1

/* RX_X4_Control0 :: decode_control_1 :: b66dec_cgbad_en [00:00] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_MASK       0x0001
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_SHIFT      0


/****************************************************************************
 * RX_X4_Control0 :: cl36_rx_0
 */
/* RX_X4_Control0 :: cl36_rx_0 :: reserved0 [15:06] */
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_MASK                    0xffc0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_ALIGN                   0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_BITS                    10
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_SHIFT                   6

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_BER_en [05:05] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_MASK                  0x0020
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_ALIGN                 0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_BITS                  1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_SHIFT                 5

/* RX_X4_Control0 :: cl36_rx_0 :: reserved1 [04:04] */
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_MASK                    0x0010
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_ALIGN                   0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_BITS                    1
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_SHIFT                   4

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_force_comma_align_enable [03:03] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_MASK 0x0008
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_BITS 1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_SHIFT 3

/* RX_X4_Control0 :: cl36_rx_0 :: disable_carrier_extend [02:02] */
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_MASK       0x0004
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_ALIGN      0
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_BITS       1
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_SHIFT      2

/* RX_X4_Control0 :: cl36_rx_0 :: reorder_en [01:01] */
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_MASK                   0x0002
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_ALIGN                  0
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_BITS                   1
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_SHIFT                  1

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_en [00:00] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_MASK                      0x0001
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_ALIGN                     0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_BITS                      1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_SHIFT                     0


/****************************************************************************
 * RX_X4_Control0 :: pma_control_0
 */
/* RX_X4_Control0 :: pma_control_0 :: reserved0 [15:08] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_MASK                0xff00
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_BITS                8
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_SHIFT               8

/* RX_X4_Control0 :: pma_control_0 :: override_os_mode [07:07] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_OVERRIDE_OS_MODE_MASK         0x0080
#define RX_X4_CONTROL0_PMA_CONTROL_0_OVERRIDE_OS_MODE_ALIGN        0
#define RX_X4_CONTROL0_PMA_CONTROL_0_OVERRIDE_OS_MODE_BITS         1
#define RX_X4_CONTROL0_PMA_CONTROL_0_OVERRIDE_OS_MODE_SHIFT        7

/* RX_X4_Control0 :: pma_control_0 :: os_mode [06:03] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_MASK                  0x0078
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_ALIGN                 0
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_BITS                  4
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_SHIFT                 3

/* RX_X4_Control0 :: pma_control_0 :: reserved1 [02:02] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_MASK                0x0004
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_BITS                1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_SHIFT               2

/* RX_X4_Control0 :: pma_control_0 :: rx_gbox_afrst_en [01:01] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_MASK         0x0002
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_ALIGN        0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_BITS         1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_SHIFT        1

/* RX_X4_Control0 :: pma_control_0 :: rstb_lane [00:00] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_MASK                0x0001
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_BITS                1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_SHIFT               0


/****************************************************************************
 * RX_X4_Control0 :: Rx_Sigdet
 */
/* RX_X4_Control0 :: Rx_Sigdet :: reserved0 [15:10] */
#define RX_X4_CONTROL0_RX_SIGDET_RESERVED0_MASK                    0xfc00
#define RX_X4_CONTROL0_RX_SIGDET_RESERVED0_ALIGN                   0
#define RX_X4_CONTROL0_RX_SIGDET_RESERVED0_BITS                    6
#define RX_X4_CONTROL0_RX_SIGDET_RESERVED0_SHIFT                   10

/* RX_X4_Control0 :: Rx_Sigdet :: Enable_EXT_Signal_detect_Filtering [09:09] */
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_EXT_SIGNAL_DETECT_FILTERING_MASK 0x0200
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_EXT_SIGNAL_DETECT_FILTERING_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_EXT_SIGNAL_DETECT_FILTERING_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_EXT_SIGNAL_DETECT_FILTERING_SHIFT 9

/* RX_X4_Control0 :: Rx_Sigdet :: Use_cx4_signal_detect_filter_sel [08:08] */
#define RX_X4_CONTROL0_RX_SIGDET_USE_CX4_SIGNAL_DETECT_FILTER_SEL_MASK 0x0100
#define RX_X4_CONTROL0_RX_SIGDET_USE_CX4_SIGNAL_DETECT_FILTER_SEL_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_USE_CX4_SIGNAL_DETECT_FILTER_SEL_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_USE_CX4_SIGNAL_DETECT_FILTER_SEL_SHIFT 8

/* RX_X4_Control0 :: Rx_Sigdet :: Enable_AN_signal_detect_filter_sel [07:07] */
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AN_SIGNAL_DETECT_FILTER_SEL_MASK 0x0080
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AN_SIGNAL_DETECT_FILTER_SEL_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AN_SIGNAL_DETECT_FILTER_SEL_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AN_SIGNAL_DETECT_FILTER_SEL_SHIFT 7

/* RX_X4_Control0 :: Rx_Sigdet :: External_Signal_detect_invert [06:06] */
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_INVERT_MASK 0x0040
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_INVERT_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_INVERT_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_INVERT_SHIFT 6

/* RX_X4_Control0 :: Rx_Sigdet :: AFE_Signal_detect_invert [05:05] */
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_INVERT_MASK     0x0020
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_INVERT_ALIGN    0
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_INVERT_BITS     1
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_INVERT_SHIFT    5

/* RX_X4_Control0 :: Rx_Sigdet :: External_Signal_detect_enable [04:04] */
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_ENABLE_MASK 0x0010
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_ENABLE_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_EXTERNAL_SIGNAL_DETECT_ENABLE_SHIFT 4

/* RX_X4_Control0 :: Rx_Sigdet :: AFE_Signal_detect_enable [03:03] */
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_ENABLE_MASK     0x0008
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_ENABLE_BITS     1
#define RX_X4_CONTROL0_RX_SIGDET_AFE_SIGNAL_DETECT_ENABLE_SHIFT    3

/* RX_X4_Control0 :: Rx_Sigdet :: Override_signal_ok [02:02] */
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_SIGNAL_OK_MASK           0x0004
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_SIGNAL_OK_ALIGN          0
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_SIGNAL_OK_BITS           1
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_SIGNAL_OK_SHIFT          2

/* RX_X4_Control0 :: Rx_Sigdet :: Override_value_signal_ok [01:01] */
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_VALUE_SIGNAL_OK_MASK     0x0002
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_VALUE_SIGNAL_OK_ALIGN    0
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_VALUE_SIGNAL_OK_BITS     1
#define RX_X4_CONTROL0_RX_SIGDET_OVERRIDE_VALUE_SIGNAL_OK_SHIFT    1

/* RX_X4_Control0 :: Rx_Sigdet :: Enable_AFE_Signal_detect_Filtering [00:00] */
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AFE_SIGNAL_DETECT_FILTERING_MASK 0x0001
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AFE_SIGNAL_DETECT_FILTERING_ALIGN 0
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AFE_SIGNAL_DETECT_FILTERING_BITS 1
#define RX_X4_CONTROL0_RX_SIGDET_ENABLE_AFE_SIGNAL_DETECT_FILTERING_SHIFT 0


/****************************************************************************
 * RX_X4_Control0 :: link_control
 */
/* RX_X4_Control0 :: link_control :: reserved0 [15:01] */
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_MASK                 0xfffe
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_BITS                 15
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_SHIFT                1

/* RX_X4_Control0 :: link_control :: latch_linkdown_enable [00:00] */
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_MASK     0x0001
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_BITS     1
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_SHIFT    0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status0
 */
/****************************************************************************
 * RX_X4_Status0 :: fec_dbg_errL
 */
/* RX_X4_Status0 :: fec_dbg_errL :: dbg_errL [15:00] */
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_MASK                   0xffff
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_ALIGN                  0
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_BITS                   16
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_SHIFT                  0


/****************************************************************************
 * RX_X4_Status0 :: fec_dbg_erraH
 */
/* RX_X4_Status0 :: fec_dbg_erraH :: dbg_errH [15:00] */
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_MASK                  0xffff
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_ALIGN                 0
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_BITS                  16
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_SHIFT                 0


/****************************************************************************
 * RX_X4_Status0 :: fec_burst_err_statusL
 */
/* RX_X4_Status0 :: fec_burst_err_statusL :: burst_err_statusL [15:00] */
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_MASK 0xffff
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_ALIGN 0
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_BITS 16
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: fec_burst_err_statusH
 */
/* RX_X4_Status0 :: fec_burst_err_statusH :: burst_err_statusH [15:00] */
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_MASK 0xffff
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_ALIGN 0
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_BITS 16
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: barrel_shifter_state
 */
/* RX_X4_Status0 :: barrel_shifter_state :: reserved0 [15:08] */
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_MASK          0xff00
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_BITS          8
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_SHIFT         8

/* RX_X4_Status0 :: barrel_shifter_state :: shift_ammount [07:00] */
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_MASK      0x00ff
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_ALIGN     0
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_BITS      8
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_SHIFT     0


/****************************************************************************
 * RX_X4_Status0 :: cl49_lock_fsm_status
 */
/* RX_X4_Status0 :: cl49_lock_fsm_status :: reserved0 [15:05] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_MASK          0xffe0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_BITS          11
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_SHIFT         5

/* RX_X4_Status0 :: cl49_lock_fsm_status :: lsm_his_state [04:02] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_MASK      0x001c
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_ALIGN     0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_BITS      3
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_SHIFT     2

/* RX_X4_Status0 :: cl49_lock_fsm_status :: lsm_curr_state [01:00] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_MASK     0x0003
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_ALIGN    0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_BITS     2
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_SHIFT    0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_0
 */
/* RX_X4_Status0 :: decode_status_0 :: cl49_r_type_coded [15:12] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_MASK       0xf000
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_ALIGN      0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_BITS       4
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_SHIFT      12

/* RX_X4_Status0 :: decode_status_0 :: reserved0 [11:11] */
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_MASK               0x0800
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_BITS               1
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_SHIFT              11

/* RX_X4_Status0 :: decode_status_0 :: cl49_rxsm_history_state [10:03] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_MASK 0x07f8
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_BITS 8
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_SHIFT 3

/* RX_X4_Status0 :: decode_status_0 :: cl49_rxsm_current_state [02:00] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_MASK 0x0007
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_BITS 3
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_1
 */
/* RX_X4_Status0 :: decode_status_1 :: reserved0 [15:10] */
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_MASK               0xfc00
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_BITS               6
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_SHIFT              10

/* RX_X4_Status0 :: decode_status_1 :: cl49_bermon_history_state [09:05] */
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_MASK 0x03e0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_BITS 5
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_SHIFT 5

/* RX_X4_Status0 :: decode_status_1 :: cl49_bermon_current_state [04:00] */
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_MASK 0x001f
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_BITS 5
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_2
 */
/* RX_X4_Status0 :: decode_status_2 :: sync66ErrCount [15:08] */
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_MASK          0xff00
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_ALIGN         0
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_BITS          8
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_SHIFT         8

/* RX_X4_Status0 :: decode_status_2 :: kcode66ErrCount [07:00] */
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_MASK         0x00ff
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_ALIGN        0
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_BITS         8
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_SHIFT        0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_3
 */
/* RX_X4_Status0 :: decode_status_3 :: reserved0 [15:10] */
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_MASK               0xfc00
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_BITS               6
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_SHIFT              10

/* RX_X4_Status0 :: decode_status_3 :: cl49ieee_errored_blocks [09:02] */
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_MASK 0x03fc
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_BITS 8
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_SHIFT 2

/* RX_X4_Status0 :: decode_status_3 :: reserved1 [01:00] */
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_MASK               0x0003
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_BITS               2
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_SHIFT              0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_4
 */
/* RX_X4_Status0 :: decode_status_4 :: b66dec_fault_det [15:15] */
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_MASK        0x8000
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_ALIGN       0
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_BITS        1
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_SHIFT       15

/* RX_X4_Status0 :: decode_status_4 :: cl48_syncacq_state_l [14:04] */
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_MASK    0x7ff0
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_ALIGN   0
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_BITS    11
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_SHIFT   4

/* RX_X4_Status0 :: decode_status_4 :: reserved0 [03:00] */
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_MASK               0x000f
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_BITS               4
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_SHIFT              0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_5
 */
/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_0 [15:12] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_MASK  0xf000
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_SHIFT 12

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_1 [11:08] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_MASK  0x0f00
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_SHIFT 8

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_2 [07:04] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_MASK  0x00f0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_SHIFT 4

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_3 [03:00] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_MASK  0x000f
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: syncacq_status_0
 */
/* RX_X4_Status0 :: syncacq_status_0 :: reserved0 [15:04] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_MASK              0xfff0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_ALIGN             0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_BITS              12
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_SHIFT             4

/* RX_X4_Status0 :: syncacq_status_0 :: cl36_syncacq_state_coded_per_ln [03:00] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_MASK 0x000f
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_ALIGN 0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_BITS 4
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: syncacq_status_1
 */
/* RX_X4_Status0 :: syncacq_status_1 :: reserved0 [15:13] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_MASK              0xe000
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_ALIGN             0
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_BITS              3
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_SHIFT             13

/* RX_X4_Status0 :: syncacq_status_1 :: cl36_syncacq_his_state_per_ln [12:00] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_MASK 0x1fff
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_ALIGN 0
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_BITS 13
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: bercount
 */
/* RX_X4_Status0 :: bercount :: BIP_ERROR_COUNT_PER_LANE [15:08] */
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_MASK       0xff00
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_ALIGN      0
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_BITS       8
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_SHIFT      8

/* RX_X4_Status0 :: bercount :: BER_count_per_ln [07:00] */
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_MASK               0x00ff
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_ALIGN              0
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_BITS               8
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_SHIFT              0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status1
 */
/****************************************************************************
 * RX_X4_Status1 :: pma_pmd_live_status
 */
/* RX_X4_Status1 :: pma_pmd_live_status :: reserved0 [15:11] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RESERVED0_MASK           0xf800
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RESERVED0_ALIGN          0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RESERVED0_BITS           5
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RESERVED0_SHIFT          11

/* RX_X4_Status1 :: pma_pmd_live_status :: PLL_POWER_DOWN [10:10] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_POWER_DOWN_MASK      0x0400
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_POWER_DOWN_ALIGN     0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_POWER_DOWN_BITS      1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_POWER_DOWN_SHIFT     10

/* RX_X4_Status1 :: pma_pmd_live_status :: PLL_RESET [09:09] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_RESET_MASK           0x0200
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_RESET_ALIGN          0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_RESET_BITS           1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PLL_RESET_SHIFT          9

/* RX_X4_Status1 :: pma_pmd_live_status :: TX_LOW_POWER_6G [08:08] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_LOW_POWER_6G_MASK     0x0100
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_LOW_POWER_6G_ALIGN    0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_LOW_POWER_6G_BITS     1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_LOW_POWER_6G_SHIFT    8

/* RX_X4_Status1 :: pma_pmd_live_status :: TX_ANA_POWER_DOWN [07:07] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_POWER_DOWN_MASK   0x0080
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_POWER_DOWN_ALIGN  0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_POWER_DOWN_BITS   1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_POWER_DOWN_SHIFT  7

/* RX_X4_Status1 :: pma_pmd_live_status :: TX_ANA_RESET [06:06] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_RESET_MASK        0x0040
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_RESET_ALIGN       0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_RESET_BITS        1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_TX_ANA_RESET_SHIFT       6

/* RX_X4_Status1 :: pma_pmd_live_status :: RX_ANA_POWER_DOWN [05:05] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_POWER_DOWN_MASK   0x0020
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_POWER_DOWN_ALIGN  0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_POWER_DOWN_BITS   1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_POWER_DOWN_SHIFT  5

/* RX_X4_Status1 :: pma_pmd_live_status :: RX_ANA_RESET [04:04] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_RESET_MASK        0x0010
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_RESET_ALIGN       0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_RESET_BITS        1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_RX_ANA_RESET_SHIFT       4

/* RX_X4_Status1 :: pma_pmd_live_status :: PMD_LOCK [03:03] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PMD_LOCK_MASK            0x0008
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PMD_LOCK_ALIGN           0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PMD_LOCK_BITS            1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_PMD_LOCK_SHIFT           3

/* RX_X4_Status1 :: pma_pmd_live_status :: External_Signal_detect [02:02] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_EXTERNAL_SIGNAL_DETECT_MASK 0x0004
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_EXTERNAL_SIGNAL_DETECT_ALIGN 0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_EXTERNAL_SIGNAL_DETECT_BITS 1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_EXTERNAL_SIGNAL_DETECT_SHIFT 2

/* RX_X4_Status1 :: pma_pmd_live_status :: AFE_Signal_detect [01:01] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_AFE_SIGNAL_DETECT_MASK   0x0002
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_AFE_SIGNAL_DETECT_ALIGN  0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_AFE_SIGNAL_DETECT_BITS   1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_AFE_SIGNAL_DETECT_SHIFT  1

/* RX_X4_Status1 :: pma_pmd_live_status :: signal_ok [00:00] */
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_SIGNAL_OK_MASK           0x0001
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_SIGNAL_OK_ALIGN          0
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_SIGNAL_OK_BITS           1
#define RX_X4_STATUS1_PMA_PMD_LIVE_STATUS_SIGNAL_OK_SHIFT          0


/****************************************************************************
 * RX_X4_Status1 :: pma_pmd_latched_status
 */
/* RX_X4_Status1 :: pma_pmd_latched_status :: reserved0 [15:08] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_RESERVED0_MASK        0xff00
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_RESERVED0_ALIGN       0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_RESERVED0_BITS        8
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_RESERVED0_SHIFT       8

/* RX_X4_Status1 :: pma_pmd_latched_status :: PMD_LOCK_LH [07:07] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LH_MASK      0x0080
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LH_ALIGN     0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LH_BITS      1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LH_SHIFT     7

/* RX_X4_Status1 :: pma_pmd_latched_status :: PMD_LOCK_LL [06:06] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LL_MASK      0x0040
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LL_ALIGN     0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LL_BITS      1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_PMD_LOCK_LL_SHIFT     6

/* RX_X4_Status1 :: pma_pmd_latched_status :: External_Signal_detect_LH [05:05] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LH_MASK 0x0020
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LH_ALIGN 0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LH_BITS 1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LH_SHIFT 5

/* RX_X4_Status1 :: pma_pmd_latched_status :: External_Signal_detect_LL [04:04] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LL_MASK 0x0010
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LL_ALIGN 0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LL_BITS 1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_EXTERNAL_SIGNAL_DETECT_LL_SHIFT 4

/* RX_X4_Status1 :: pma_pmd_latched_status :: AFE_Signal_detect_LH [03:03] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LH_MASK 0x0008
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LH_ALIGN 0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LH_BITS 1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LH_SHIFT 3

/* RX_X4_Status1 :: pma_pmd_latched_status :: AFE_Signal_detect_LL [02:02] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LL_MASK 0x0004
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LL_ALIGN 0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LL_BITS 1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_AFE_SIGNAL_DETECT_LL_SHIFT 2

/* RX_X4_Status1 :: pma_pmd_latched_status :: signal_ok_LH [01:01] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LH_MASK     0x0002
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LH_ALIGN    0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LH_BITS     1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LH_SHIFT    1

/* RX_X4_Status1 :: pma_pmd_latched_status :: signal_ok_LL [00:00] */
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LL_MASK     0x0001
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LL_ALIGN    0
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LL_BITS     1
#define RX_X4_STATUS1_PMA_PMD_LATCHED_STATUS_SIGNAL_OK_LL_SHIFT    0


/****************************************************************************
 * RX_X4_Status1 :: pcs_latched_status_1
 */
/* RX_X4_Status1 :: pcs_latched_status_1 :: LOCAL_FAULT_LH [15:15] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_MASK     0x8000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_SHIFT    15

/* RX_X4_Status1 :: pcs_latched_status_1 :: REMOTE_FAULT_LH [14:14] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_MASK    0x4000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_SHIFT   14

/* RX_X4_Status1 :: pcs_latched_status_1 :: LINK_INTERRUPT_LH [13:13] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_MASK  0x2000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_BITS  1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_SHIFT 13

/* RX_X4_Status1 :: pcs_latched_status_1 :: RESERVED_ORDERED_SET_LH [12:12] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_MASK 0x1000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_BITS 1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_SHIFT 12

/* RX_X4_Status1 :: pcs_latched_status_1 :: RESERVED_ORDERED_BYTE_3 [11:04] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_MASK 0x0ff0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_BITS 8
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_SHIFT 4

/* RX_X4_Status1 :: pcs_latched_status_1 :: LPI_RECEIVED_LH [03:03] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_MASK    0x0008
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_SHIFT   3

/* RX_X4_Status1 :: pcs_latched_status_1 :: reserved0 [02:00] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_MASK          0x0007
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_BITS          3
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_SHIFT         0


/****************************************************************************
 * RX_X4_Status1 :: pcs_latched_status_0
 */
/* RX_X4_Status1 :: pcs_latched_status_0 :: AM_LOCK_LH [15:15] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_MASK         0x8000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_ALIGN        0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_BITS         1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_SHIFT        15

/* RX_X4_Status1 :: pcs_latched_status_0 :: AM_LOCK_LL [14:14] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_MASK         0x4000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_ALIGN        0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_BITS         1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_SHIFT        14

/* RX_X4_Status1 :: pcs_latched_status_0 :: DESKEW_STATUS_LH [13:13] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_MASK   0x2000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_SHIFT  13

/* RX_X4_Status1 :: pcs_latched_status_0 :: DESKEW_STATUS_LL [12:12] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_MASK   0x1000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_SHIFT  12

/* RX_X4_Status1 :: pcs_latched_status_0 :: HI_BER_LH [11:11] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_MASK          0x0800
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_SHIFT         11

/* RX_X4_Status1 :: pcs_latched_status_0 :: HI_BER_LL [10:10] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_MASK          0x0400
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_SHIFT         10

/* RX_X4_Status1 :: pcs_latched_status_0 :: LINK_STATUS_LH [09:09] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_MASK     0x0200
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_SHIFT    9

/* RX_X4_Status1 :: pcs_latched_status_0 :: LINK_STATUS_LL [08:08] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_MASK     0x0100
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_SHIFT    8

/* RX_X4_Status1 :: pcs_latched_status_0 :: SYNC_STATUS_LH [07:07] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_MASK     0x0080
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_SHIFT    7

/* RX_X4_Status1 :: pcs_latched_status_0 :: SYNC_STATUS_LL [06:06] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_MASK     0x0040
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_SHIFT    6

/* RX_X4_Status1 :: pcs_latched_status_0 :: reserved0 [05:00] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_MASK          0x003f
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_BITS          6
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_SHIFT         0


/****************************************************************************
 * RX_X4_Status1 :: pcs_live_status
 */
/* RX_X4_Status1 :: pcs_live_status :: reserved0 [15:09] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_MASK               0xfe00
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_BITS               7
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_SHIFT              9

/* RX_X4_Status1 :: pcs_live_status :: LOCAL_FAULT [08:08] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_MASK             0x0100
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_SHIFT            8

/* RX_X4_Status1 :: pcs_live_status :: REMOTE_FAULT [07:07] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_MASK            0x0080
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_ALIGN           0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_BITS            1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_SHIFT           7

/* RX_X4_Status1 :: pcs_live_status :: LINK_INTERRUPT [06:06] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_MASK          0x0040
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_ALIGN         0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_BITS          1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_SHIFT         6

/* RX_X4_Status1 :: pcs_live_status :: LPI_RECEIVED [05:05] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_MASK            0x0020
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_ALIGN           0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_BITS            1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_SHIFT           5

/* RX_X4_Status1 :: pcs_live_status :: AM_LOCK [04:04] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_MASK                 0x0010
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_ALIGN                0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_BITS                 1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_SHIFT                4

/* RX_X4_Status1 :: pcs_live_status :: DESKEW_STATUS [03:03] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_MASK           0x0008
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_ALIGN          0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_BITS           1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_SHIFT          3

/* RX_X4_Status1 :: pcs_live_status :: HI_BER [02:02] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_MASK                  0x0004
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_ALIGN                 0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_BITS                  1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_SHIFT                 2

/* RX_X4_Status1 :: pcs_live_status :: LINK_STATUS [01:01] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_MASK             0x0002
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_SHIFT            1

/* RX_X4_Status1 :: pcs_live_status :: SYNC_STATUS [00:00] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_MASK             0x0001
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_SHIFT            0


/****************************************************************************
 * RX_X4_Status1 :: cl82_rx_am_latched_status
 */
/* RX_X4_Status1 :: cl82_rx_am_latched_status :: reserved0 [15:11] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_MASK     0xf800
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_ALIGN    0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_BITS     5
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_SHIFT    11

/* RX_X4_Status1 :: cl82_rx_am_latched_status :: amrkr_spacing_err_latch_mux [10:10] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_MASK 0x0400
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_ALIGN 0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_BITS 1
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_SHIFT 10

/* RX_X4_Status1 :: cl82_rx_am_latched_status :: am_lock_his_state [09:00] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_MASK 0x03ff
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_ALIGN 0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_BITS 10
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status1 :: cl82_rx_am_live_status
 */
/* RX_X4_Status1 :: cl82_rx_am_live_status :: reserved0 [15:10] */
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_MASK        0xfc00
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_ALIGN       0
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_BITS        6
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_SHIFT       10

/* RX_X4_Status1 :: cl82_rx_am_live_status :: am_lock_state [09:00] */
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_MASK    0x03ff
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_ALIGN   0
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_BITS    10
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_SHIFT   0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Control0_tsc_12
 */
/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_0
 */
/* RX_X4_Control0_tsc_12 :: fec_0 :: reserved0 [15:14] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_MASK                 0xc000
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_BITS                 2
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_SHIFT                14

/* RX_X4_Control0_tsc_12 :: fec_0 :: fec_err_enable [13:13] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_MASK            0x2000
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_ALIGN           0
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_BITS            1
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_SHIFT           13

/* RX_X4_Control0_tsc_12 :: fec_0 :: error_en_ovr [12:12] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_MASK              0x1000
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_SHIFT             12

/* RX_X4_Control0_tsc_12 :: fec_0 :: error_en_ovr_val [11:11] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_MASK          0x0800
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_ALIGN         0
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_BITS          1
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_SHIFT         11

/* RX_X4_Control0_tsc_12 :: fec_0 :: dbg_enable [10:10] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_MASK                0x0400
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_ALIGN               0
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_BITS                1
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_SHIFT               10

/* RX_X4_Control0_tsc_12 :: fec_0 :: fast_lock_en [09:09] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_MASK              0x0200
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_SHIFT             9

/* RX_X4_Control0_tsc_12 :: fec_0 :: reserved1 [08:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_MASK                 0x01ff
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_BITS                 9
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_SHIFT                0


/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_1
 */
/* RX_X4_Control0_tsc_12 :: fec_1 :: fec_error_code_all [15:15] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_MASK        0x8000
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_BITS        1
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_SHIFT       15

/* RX_X4_Control0_tsc_12 :: fec_1 :: good_parity_cnt [14:12] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_MASK           0x7000
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_ALIGN          0
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_BITS           3
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_SHIFT          12

/* RX_X4_Control0_tsc_12 :: fec_1 :: invalid_parity_cnt [11:08] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_MASK        0x0f00
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_BITS        4
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_SHIFT       8

/* RX_X4_Control0_tsc_12 :: fec_1 :: dec_max_pm [07:02] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_MASK                0x00fc
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_ALIGN               0
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_BITS                6
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_SHIFT               2

/* RX_X4_Control0_tsc_12 :: fec_1 :: burst_err_status_mode [01:01] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_MASK     0x0002
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_ALIGN    0
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_BITS     1
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_SHIFT    1

/* RX_X4_Control0_tsc_12 :: fec_1 :: dbg_err_mode [00:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_MASK              0x0001
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_SHIFT             0


/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_2
 */
/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_pm_mode [15:11] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_MASK               0xf800
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_ALIGN              0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_BITS               5
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_SHIFT              11

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_19b_burst_gap_count [10:08] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_MASK   0x0700
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_SHIFT  8

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_18b_burst_gap_count [07:05] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_MASK   0x00e0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_SHIFT  5

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_17b_burst_gap_count [04:02] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_MASK   0x001c
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_SHIFT  2

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_gap_count_mode [01:01] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_MASK        0x0002
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_BITS        1
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_SHIFT       1

/* RX_X4_Control0_tsc_12 :: fec_2 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_MASK                 0x0001
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_BITS                 1
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_SHIFT                0


/****************************************************************************
 * TSC_WC4_TSC_USER4_RX_X4_Status0_tsc_12
 */
/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_dbg_errL
 */
/* RX_X4_Status0_tsc_12 :: fec_dbg_errL :: dbg_errL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_MASK            0xffff
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_ALIGN           0
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_BITS            16
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_SHIFT           0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_dbg_erraH
 */
/* RX_X4_Status0_tsc_12 :: fec_dbg_erraH :: dbg_errH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_MASK           0xffff
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_ALIGN          0
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_BITS           16
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_SHIFT          0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_burst_err_statusL
 */
/* RX_X4_Status0_tsc_12 :: fec_burst_err_statusL :: burst_err_statusL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_burst_err_statusH
 */
/* RX_X4_Status0_tsc_12 :: fec_burst_err_statusH :: burst_err_statusH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: bercount
 */
/* RX_X4_Status0_tsc_12 :: bercount :: reserved0 [15:08] */
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_MASK               0xff00
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_BITS               8
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_SHIFT              8

/* RX_X4_Status0_tsc_12 :: bercount :: BIP_ERROR_COUNT_PER_LANE [07:00] */
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_MASK 0x00ff
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_BITS 8
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status_type
 */
/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status_type :: reserved0 [15:05] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_RESERVED0_MASK 0xffe0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_RESERVED0_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_RESERVED0_BITS 11
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_RESERVED0_SHIFT 5

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status_type :: lsm_his_state [04:02] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_HIS_STATE_MASK 0x001c
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_HIS_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_HIS_STATE_BITS 3
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_HIS_STATE_SHIFT 2

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status_type :: lsm_curr_state [01:00] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_CURR_STATE_MASK 0x0003
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_CURR_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_CURR_STATE_BITS 2
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_TYPE_LSM_CURR_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: mld_vl_info_0
 */
/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: reserved0 [15:10] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_MASK          0xfc00
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_BITS          6
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_SHIFT         10

/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: VL_ON_LL_1 [09:05] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_MASK         0x03e0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_ALIGN        0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_BITS         5
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_SHIFT        5

/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: VL_ON_LL_0 [04:00] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_MASK         0x001f
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_ALIGN        0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_BITS         5
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_SHIFT        0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: barrel_shifter_state
 */
/* RX_X4_Status0_tsc_12 :: barrel_shifter_state :: reserved0 [15:08] */
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_MASK   0xff00
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_ALIGN  0
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_BITS   8
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_SHIFT  8

/* RX_X4_Status0_tsc_12 :: barrel_shifter_state :: shift_ammount [07:00] */
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_MASK 0x00ff
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_ALIGN 0
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_BITS 8
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_ABILITIES
 */
/****************************************************************************
 * AN_X4_ABILITIES :: enables
 */
/* AN_X4_ABILITIES :: enables :: reserved0 [15:15] */
#define AN_X4_ABILITIES_ENABLES_RESERVED0_MASK                     0x8000
#define AN_X4_ABILITIES_ENABLES_RESERVED0_ALIGN                    0
#define AN_X4_ABILITIES_ENABLES_RESERVED0_BITS                     1
#define AN_X4_ABILITIES_ENABLES_RESERVED0_SHIFT                    15

/* AN_X4_ABILITIES :: enables :: an_setup_enable [14:14] */
#define AN_X4_ABILITIES_ENABLES_AN_SETUP_ENABLE_MASK               0x4000
#define AN_X4_ABILITIES_ENABLES_AN_SETUP_ENABLE_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_AN_SETUP_ENABLE_BITS               1
#define AN_X4_ABILITIES_ENABLES_AN_SETUP_ENABLE_SHIFT              14

/* AN_X4_ABILITIES :: enables :: num_advertised_lanes [13:12] */
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_MASK          0x3000
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_ALIGN         0
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_BITS          2
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_SHIFT         12

/* AN_X4_ABILITIES :: enables :: cl37_bam_enable [11:11] */
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_MASK               0x0800
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_SHIFT              11

/* AN_X4_ABILITIES :: enables :: cl73_bam_enable [10:10] */
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_MASK               0x0400
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_SHIFT              10

/* AN_X4_ABILITIES :: enables :: cl73_hpam_enable [09:09] */
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_MASK              0x0200
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_ALIGN             0
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_BITS              1
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_SHIFT             9

/* AN_X4_ABILITIES :: enables :: cl73_enable [08:08] */
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_MASK                   0x0100
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_ALIGN                  0
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_BITS                   1
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_SHIFT                  8

/* AN_X4_ABILITIES :: enables :: cl37_sgmii_enable [07:07] */
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_MASK             0x0080
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_ALIGN            0
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_BITS             1
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_SHIFT            7

/* AN_X4_ABILITIES :: enables :: cl37_enable [06:06] */
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_MASK                   0x0040
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_ALIGN                  0
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_BITS                   1
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_SHIFT                  6

/* AN_X4_ABILITIES :: enables :: cl37_bam_to_sgmii_auto_enable [05:05] */
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_MASK 0x0020
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_ALIGN 0
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_BITS 1
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_SHIFT 5

/* AN_X4_ABILITIES :: enables :: sgmii_to_cl37_auto_enable [04:04] */
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_MASK     0x0010
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_ALIGN    0
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_BITS     1
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_SHIFT    4

/* AN_X4_ABILITIES :: enables :: cl73_bam_to_hpam_auto_enable [03:03] */
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_MASK  0x0008
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_ALIGN 0
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_BITS  1
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_SHIFT 3

/* AN_X4_ABILITIES :: enables :: hpam_to_cl37_auto_enable [02:02] */
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL37_AUTO_ENABLE_MASK      0x0004
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL37_AUTO_ENABLE_ALIGN     0
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL37_AUTO_ENABLE_BITS      1
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL37_AUTO_ENABLE_SHIFT     2

/* AN_X4_ABILITIES :: enables :: cl37_an_restart [01:01] */
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_MASK               0x0002
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_SHIFT              1

/* AN_X4_ABILITIES :: enables :: cl73_an_restart [00:00] */
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_MASK               0x0001
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_SHIFT              0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl37_base_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: reserved0 [15:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_MASK 0xfc00
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_BITS 6
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_master_mode [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_SHIFT 9

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_next_page [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_SHIFT 8

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_pause [07:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_MASK 0x00c0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_SHIFT 6

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_half_duplex [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_full_duplex [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_SHIFT 4

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: reserved1 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_full_duplex [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_speed [01:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_MASK 0x0003
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl37_bam_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: cl37_bam_code [11:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_MASK 0x0ff8
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_BITS 9
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: over1g_ability [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: over1g_page_count [01:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_MASK 0x0003
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_over1g_abilities_1
 */
/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: HG2 [15:15] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_MASK   0x8000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_ALIGN  0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_BITS   1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_SHIFT  15

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: FEC [14:14] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_MASK   0x4000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_ALIGN  0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_BITS   1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_SHIFT  14

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: CL72 [13:13] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_MASK  0x2000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_BITS  1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_SHIFT 13

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_40GBASE_X4 [12:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_MASK 0x1000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_SHIFT 12

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_32p7GBASE_X4 [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_SHIFT 11

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_31p5GBASE_X4 [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_SHIFT 10

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_25p455GBASE_X4 [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_SHIFT 9

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_21GBASE_X4 [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_SHIFT 8

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X2_CX4 [07:07] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_MASK 0x0080
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_SHIFT 7

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X2 [06:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_MASK 0x0040
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_SHIFT 6

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X4 [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_SHIFT 5

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X4_CX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_16GBASE_X4 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_SHIFT 3

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_15p75GBASE_X2 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_SHIFT 2

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_15GBASE_X4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_13GBASE_X4 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_over1g_abilities_0
 */
/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: reserved0 [15:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_MASK 0xf800
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_SHIFT 11

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12p7GBASE_X2 [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_SHIFT 10

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12p5GBASE_X4 [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_SHIFT 9

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12GBASE_X4 [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_SHIFT 8

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10p5GBASE_X2 [07:07] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_MASK 0x0080
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_SHIFT 7

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X2_CX4 [06:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_MASK 0x0040
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_SHIFT 6

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X2 [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_SHIFT 5

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X4_CX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X4 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_SHIFT 3

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_6GBASE_X4 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_SHIFT 2

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_5GBASE_X4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_2p5GBASE_X [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_base_abilities_1
 */
/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: reserved0 [15:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_MASK 0xfc00
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_BITS 6
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: transmit_nonce [09:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_MASK 0x03e0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: base_selector [04:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_MASK 0x001f
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_base_abilities_0
 */
/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: cl73_remote_fault [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: next_page [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: fec [09:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_MASK 0x0300
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_SHIFT 8

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: cl73_pause [07:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_MASK 0x00c0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_SHIFT 6

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_1000BASE_KX [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_10GBASE_KX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_10GBASE_KR [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_40GBASE_KR4 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_40GBASE_CR4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_100GBASE_CR10 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_bam_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: HPAM_20GKR2 [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: cl73_bam_code [10:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_MASK 0x07fc
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_BITS 9
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: BAM_20GBASE_CR2 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_SHIFT 1

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: BAM_20GBASE_KR2 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: controls
 */
/* AN_X4_ABILITIES :: controls :: OUI_CONTROL [15:10] */
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_MASK                  0xfc00
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_ALIGN                 0
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_BITS                  6
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_SHIFT                 10

/* AN_X4_ABILITIES :: controls :: an_fail_count_limit [09:06] */
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_MASK          0x03c0
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_ALIGN         0
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_BITS          4
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_SHIFT         6

/* AN_X4_ABILITIES :: controls :: linkFailTimerQual_en [05:05] */
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_MASK         0x0020
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_ALIGN        0
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_BITS         1
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_SHIFT        5

/* AN_X4_ABILITIES :: controls :: linkFailTimer_dis [04:04] */
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_MASK            0x0010
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_ALIGN           0
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_BITS            1
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_SHIFT           4

/* AN_X4_ABILITIES :: controls :: an_good_check_trap [03:03] */
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_MASK           0x0008
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_ALIGN          0
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_BITS           1
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_SHIFT          3

/* AN_X4_ABILITIES :: controls :: an_good_trap [02:02] */
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_MASK                 0x0004
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_ALIGN                0
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_BITS                 1
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_SHIFT                2

/* AN_X4_ABILITIES :: controls :: pd_KX_en [01:01] */
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_MASK                     0x0002
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_ALIGN                    0
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_BITS                     1
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_SHIFT                    1

/* AN_X4_ABILITIES :: controls :: pd_KX4_en [00:00] */
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_MASK                    0x0001
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_ALIGN                   0
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_BITS                    1
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_SHIFT                   0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_HW_LP_PAGES
 */
/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up1
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up1 :: lp_mp5_up1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up2
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up2 :: lp_mp5_up2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up3
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up3 :: lp_mp5_up3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up4
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up4 :: lp_mp5_up4_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up1
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up1 :: lp_mp1024_up1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up2
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up2 :: lp_mp1024_up2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up3
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up3 :: lp_mp1024_up3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up4
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up4 :: lp_mp1024_up4_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page1
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page1 :: lp_base_page1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page2
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page2 :: lp_base_page2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page3
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page3 :: lp_base_page3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_AN_X4_SW_MANAGEMENT
 */
/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_2
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_2 :: ld_page_2_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_1
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_1 :: ld_page_1_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_0
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_0 :: ld_page_0_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_2
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_2 :: lp_page_2_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_1
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_1 :: lp_page_1_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_0
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_0 :: lp_page_0_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: sw_control_status
 */
/* AN_X4_SW_MANAGEMENT :: sw_control_status :: reserved0 [15:03] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_MASK       0xfff8
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_ALIGN      0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_BITS       13
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_SHIFT      3

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: an_completed_sw [02:02] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: ld_control_valid [01:01] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: lp_status_valid [00:00] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_control
 */
/* AN_X4_SW_MANAGEMENT :: ld_control :: reserved0 [15:02] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_MASK              0xfffc
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_ALIGN             0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_BITS              14
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_SHIFT             2

/* AN_X4_SW_MANAGEMENT :: ld_control :: SW_AN [01:01] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_MASK                  0x0002
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_ALIGN                 0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_BITS                  1
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_SHIFT                 1

/* AN_X4_SW_MANAGEMENT :: ld_control :: SW_HCD [00:00] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_MASK                 0x0001
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_ALIGN                0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_BITS                 1
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_SHIFT                0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_sequencer_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_sgmii_mode [15:15] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_MASK 0x8000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_SHIFT 15

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_hp_mode [14:14] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_MASK 0x4000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_sgmii_mismatch [13:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_bp [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_np [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_null [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_oui [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_over1g [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_mismatch [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_3 [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_oui_mismatch [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_oui_match [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_invalid_seq [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_np_toggle_err [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_cl37_complete [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_cl73_complete [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: reserved0 [15:14] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_MASK 0xc000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_next_page_wait [13:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_link_ok [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_an_good_check [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_restart [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_config_nonzero [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_consistency_mismatch [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_complete_ack [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_ack_detect [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_ability_detect [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_an_enable [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_error_state [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_disable_link [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_idle_detect [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_config_restart [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_decoder_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: reserved0 [15:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_MASK  0xe000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_BITS  3
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_moderate [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_short [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_long [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page_too_short [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page_too_long [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_clk_trans_miss [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_mv_pair [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_idle [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_config [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_invalid [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_state [01:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_MASK 0x0003
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_ability_resolution_status
 */
/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: reserved0 [15:14] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_RESERVED0_MASK 0xc000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_RESERVED0_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_RESERVED0_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_RESERVED0_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_st_resolution_err [13:13] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_duplex [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_pause [11:10] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_MASK 0x0c00
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_speed [09:04] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_MASK 0x03f0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_BITS 6
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_fec [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_cl72 [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_higig2 [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_switch_to_cl37 [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_misc_status
 */
/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_complete [15:15] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_MASK        0x8000
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_ALIGN       0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_BITS        1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_SHIFT       15

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_retry_count [14:09] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_MASK     0x7e00
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_ALIGN    0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_BITS     6
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_SHIFT    9

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: remote_fault_in_base_page [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_completed [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_MASK       0x0080
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_ALIGN      0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_BITS       1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_SHIFT      7

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_active [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_MASK          0x0040
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_ALIGN         0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_BITS          1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_SHIFT         6

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_fail_count [05:02] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_MASK      0x003c
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_ALIGN     0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_BITS      4
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_SHIFT     2

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_in_progress [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_MASK     0x0002
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_ALIGN    0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_BITS     1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_SHIFT    1

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_hcd_kx4_or_kx [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_MASK   0x0001
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_ALIGN  0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_BITS   1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_SHIFT  0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: tla_sequencer_status
 */
/* AN_X4_SW_MANAGEMENT :: tla_sequencer_status :: reserved0 [15:11] */
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_RESERVED0_MASK    0xf800
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_RESERVED0_ALIGN   0
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_RESERVED0_BITS    5
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_RESERVED0_SHIFT   11

/* AN_X4_SW_MANAGEMENT :: tla_sequencer_status :: tla_ln_sequencer_fsm_status [10:00] */
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_MASK 0x07ff
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_ALIGN 0
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_BITS 11
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SHIFT 0
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_INIT 1
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_RESTART_AN 2
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT4RES 4
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_RESET_PIPELINE 8
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_CONFIG_PIPELINE 16
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_IGNORE_LINK 32
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_GOOD_CHECK 64
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_GOOD 128
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_DEAD 256
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_PLL_RESET 512
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SET_PD_HCD 1024


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_seq_unexpected_page
 */
/* AN_X4_SW_MANAGEMENT :: an_seq_unexpected_page :: seq_unexpected_page [15:00] */
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_MASK 0xffff
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_BITS 16
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_SHIFT 0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc1b0
 */
/****************************************************************************
 * Dsc1b0 :: cdr_ctrl0
 */
/* Dsc1b0 :: cdr_ctrl0 :: cdros_xfi_integ_sat_sel [15:15] */
#define DSC1B0_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_MASK              0x8000
#define DSC1B0_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_ALIGN             0
#define DSC1B0_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_BITS              1
#define DSC1B0_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_SHIFT             15

/* Dsc1b0 :: cdr_ctrl0 :: cdrbr_m1_slicer_only [14:14] */
#define DSC1B0_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_MASK                 0x4000
#define DSC1B0_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_ALIGN                0
#define DSC1B0_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_BITS                 1
#define DSC1B0_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_SHIFT                14

/* Dsc1b0 :: cdr_ctrl0 :: cdrbr_p1_slicer_only [13:13] */
#define DSC1B0_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_MASK                 0x2000
#define DSC1B0_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_ALIGN                0
#define DSC1B0_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_BITS                 1
#define DSC1B0_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_SHIFT                13

/* Dsc1b0 :: cdr_ctrl0 :: cdrbr_polarity [12:12] */
#define DSC1B0_CDR_CTRL0_CDRBR_POLARITY_MASK                       0x1000
#define DSC1B0_CDR_CTRL0_CDRBR_POLARITY_ALIGN                      0
#define DSC1B0_CDR_CTRL0_CDRBR_POLARITY_BITS                       1
#define DSC1B0_CDR_CTRL0_CDRBR_POLARITY_SHIFT                      12

/* Dsc1b0 :: cdr_ctrl0 :: cdrbr_third_vec_en [11:11] */
#define DSC1B0_CDR_CTRL0_CDRBR_THIRD_VEC_EN_MASK                   0x0800
#define DSC1B0_CDR_CTRL0_CDRBR_THIRD_VEC_EN_ALIGN                  0
#define DSC1B0_CDR_CTRL0_CDRBR_THIRD_VEC_EN_BITS                   1
#define DSC1B0_CDR_CTRL0_CDRBR_THIRD_VEC_EN_SHIFT                  11

/* Dsc1b0 :: cdr_ctrl0 :: cdros_rising_edge [10:10] */
#define DSC1B0_CDR_CTRL0_CDROS_RISING_EDGE_MASK                    0x0400
#define DSC1B0_CDR_CTRL0_CDROS_RISING_EDGE_ALIGN                   0
#define DSC1B0_CDR_CTRL0_CDROS_RISING_EDGE_BITS                    1
#define DSC1B0_CDR_CTRL0_CDROS_RISING_EDGE_SHIFT                   10

/* Dsc1b0 :: cdr_ctrl0 :: cdros_falling_edge [09:09] */
#define DSC1B0_CDR_CTRL0_CDROS_FALLING_EDGE_MASK                   0x0200
#define DSC1B0_CDR_CTRL0_CDROS_FALLING_EDGE_ALIGN                  0
#define DSC1B0_CDR_CTRL0_CDROS_FALLING_EDGE_BITS                   1
#define DSC1B0_CDR_CTRL0_CDROS_FALLING_EDGE_SHIFT                  9

/* Dsc1b0 :: cdr_ctrl0 :: cdros_phase_sat_ctrl [08:07] */
#define DSC1B0_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_MASK                 0x0180
#define DSC1B0_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_ALIGN                0
#define DSC1B0_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_BITS                 2
#define DSC1B0_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_SHIFT                7

/* Dsc1b0 :: cdr_ctrl0 :: cdros_peak_polarity [06:06] */
#define DSC1B0_CDR_CTRL0_CDROS_PEAK_POLARITY_MASK                  0x0040
#define DSC1B0_CDR_CTRL0_CDROS_PEAK_POLARITY_ALIGN                 0
#define DSC1B0_CDR_CTRL0_CDROS_PEAK_POLARITY_BITS                  1
#define DSC1B0_CDR_CTRL0_CDROS_PEAK_POLARITY_SHIFT                 6

/* Dsc1b0 :: cdr_ctrl0 :: cdros_zero_polarity [05:05] */
#define DSC1B0_CDR_CTRL0_CDROS_ZERO_POLARITY_MASK                  0x0020
#define DSC1B0_CDR_CTRL0_CDROS_ZERO_POLARITY_ALIGN                 0
#define DSC1B0_CDR_CTRL0_CDROS_ZERO_POLARITY_BITS                  1
#define DSC1B0_CDR_CTRL0_CDROS_ZERO_POLARITY_SHIFT                 5

/* Dsc1b0 :: cdr_ctrl0 :: cdr_phase_err_frz [04:04] */
#define DSC1B0_CDR_CTRL0_CDR_PHASE_ERR_FRZ_MASK                    0x0010
#define DSC1B0_CDR_CTRL0_CDR_PHASE_ERR_FRZ_ALIGN                   0
#define DSC1B0_CDR_CTRL0_CDR_PHASE_ERR_FRZ_BITS                    1
#define DSC1B0_CDR_CTRL0_CDR_PHASE_ERR_FRZ_SHIFT                   4

/* Dsc1b0 :: cdr_ctrl0 :: cdr_integ_reg_clr [03:03] */
#define DSC1B0_CDR_CTRL0_CDR_INTEG_REG_CLR_MASK                    0x0008
#define DSC1B0_CDR_CTRL0_CDR_INTEG_REG_CLR_ALIGN                   0
#define DSC1B0_CDR_CTRL0_CDR_INTEG_REG_CLR_BITS                    1
#define DSC1B0_CDR_CTRL0_CDR_INTEG_REG_CLR_SHIFT                   3

/* Dsc1b0 :: cdr_ctrl0 :: cdr_freq_upd_en [02:02] */
#define DSC1B0_CDR_CTRL0_CDR_FREQ_UPD_EN_MASK                      0x0004
#define DSC1B0_CDR_CTRL0_CDR_FREQ_UPD_EN_ALIGN                     0
#define DSC1B0_CDR_CTRL0_CDR_FREQ_UPD_EN_BITS                      1
#define DSC1B0_CDR_CTRL0_CDR_FREQ_UPD_EN_SHIFT                     2

/* Dsc1b0 :: cdr_ctrl0 :: cdr_freq_en [01:01] */
#define DSC1B0_CDR_CTRL0_CDR_FREQ_EN_MASK                          0x0002
#define DSC1B0_CDR_CTRL0_CDR_FREQ_EN_ALIGN                         0
#define DSC1B0_CDR_CTRL0_CDR_FREQ_EN_BITS                          1
#define DSC1B0_CDR_CTRL0_CDR_FREQ_EN_SHIFT                         1

/* Dsc1b0 :: cdr_ctrl0 :: cdr_freq_override_en [00:00] */
#define DSC1B0_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_MASK                 0x0001
#define DSC1B0_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_ALIGN                0
#define DSC1B0_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_BITS                 1
#define DSC1B0_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_SHIFT                0


/****************************************************************************
 * Dsc1b0 :: cdr_ctrl1
 */
/* Dsc1b0 :: cdr_ctrl1 :: cdr_freq_override_val [15:00] */
#define DSC1B0_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_MASK                0xffff
#define DSC1B0_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_ALIGN               0
#define DSC1B0_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_BITS                16
#define DSC1B0_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_SHIFT               0


/****************************************************************************
 * Dsc1b0 :: cdr_ctrl2
 */
/* Dsc1b0 :: cdr_ctrl2 :: reserved0 [15:10] */
#define DSC1B0_CDR_CTRL2_RESERVED0_MASK                            0xfc00
#define DSC1B0_CDR_CTRL2_RESERVED0_ALIGN                           0
#define DSC1B0_CDR_CTRL2_RESERVED0_BITS                            6
#define DSC1B0_CDR_CTRL2_RESERVED0_SHIFT                           10

/* Dsc1b0 :: cdr_ctrl2 :: cdros_phase_err_offset [09:06] */
#define DSC1B0_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_MASK               0x03c0
#define DSC1B0_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_ALIGN              0
#define DSC1B0_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_BITS               4
#define DSC1B0_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_SHIFT              6

/* Dsc1b0 :: cdr_ctrl2 :: cdrbr_phase_err_offset [05:00] */
#define DSC1B0_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_MASK               0x003f
#define DSC1B0_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_ALIGN              0
#define DSC1B0_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_BITS               6
#define DSC1B0_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_SHIFT              0


/****************************************************************************
 * Dsc1b0 :: pi_ctrl0
 */
/* Dsc1b0 :: pi_ctrl0 :: pi_cw_rst [15:15] */
#define DSC1B0_PI_CTRL0_PI_CW_RST_MASK                             0x8000
#define DSC1B0_PI_CTRL0_PI_CW_RST_ALIGN                            0
#define DSC1B0_PI_CTRL0_PI_CW_RST_BITS                             1
#define DSC1B0_PI_CTRL0_PI_CW_RST_SHIFT                            15

/* Dsc1b0 :: pi_ctrl0 :: interp_ctrl_dsel [14:12] */
#define DSC1B0_PI_CTRL0_INTERP_CTRL_DSEL_MASK                      0x7000
#define DSC1B0_PI_CTRL0_INTERP_CTRL_DSEL_ALIGN                     0
#define DSC1B0_PI_CTRL0_INTERP_CTRL_DSEL_BITS                      3
#define DSC1B0_PI_CTRL0_INTERP_CTRL_DSEL_SHIFT                     12

/* Dsc1b0 :: pi_ctrl0 :: interp_ctrl_cap [11:11] */
#define DSC1B0_PI_CTRL0_INTERP_CTRL_CAP_MASK                       0x0800
#define DSC1B0_PI_CTRL0_INTERP_CTRL_CAP_ALIGN                      0
#define DSC1B0_PI_CTRL0_INTERP_CTRL_CAP_BITS                       1
#define DSC1B0_PI_CTRL0_INTERP_CTRL_CAP_SHIFT                      11

/* Dsc1b0 :: pi_ctrl0 :: reserved0 [10:02] */
#define DSC1B0_PI_CTRL0_RESERVED0_MASK                             0x07fc
#define DSC1B0_PI_CTRL0_RESERVED0_ALIGN                            0
#define DSC1B0_PI_CTRL0_RESERVED0_BITS                             9
#define DSC1B0_PI_CTRL0_RESERVED0_SHIFT                            2

/* Dsc1b0 :: pi_ctrl0 :: pi_phase_invert [01:01] */
#define DSC1B0_PI_CTRL0_PI_PHASE_INVERT_MASK                       0x0002
#define DSC1B0_PI_CTRL0_PI_PHASE_INVERT_ALIGN                      0
#define DSC1B0_PI_CTRL0_PI_PHASE_INVERT_BITS                       1
#define DSC1B0_PI_CTRL0_PI_PHASE_INVERT_SHIFT                      1

/* Dsc1b0 :: pi_ctrl0 :: pi_phase_step_mult [00:00] */
#define DSC1B0_PI_CTRL0_PI_PHASE_STEP_MULT_MASK                    0x0001
#define DSC1B0_PI_CTRL0_PI_PHASE_STEP_MULT_ALIGN                   0
#define DSC1B0_PI_CTRL0_PI_PHASE_STEP_MULT_BITS                    1
#define DSC1B0_PI_CTRL0_PI_PHASE_STEP_MULT_SHIFT                   0


/****************************************************************************
 * Dsc1b0 :: pi_ctrl1
 */
/* Dsc1b0 :: pi_ctrl1 :: reserved0 [15:12] */
#define DSC1B0_PI_CTRL1_RESERVED0_MASK                             0xf000
#define DSC1B0_PI_CTRL1_RESERVED0_ALIGN                            0
#define DSC1B0_PI_CTRL1_RESERVED0_BITS                             4
#define DSC1B0_PI_CTRL1_RESERVED0_SHIFT                            12

/* Dsc1b0 :: pi_ctrl1 :: pi_phase_step_dir [11:11] */
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_DIR_MASK                     0x0800
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_DIR_ALIGN                    0
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_DIR_BITS                     1
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_DIR_SHIFT                    11

/* Dsc1b0 :: pi_ctrl1 :: pi_phase_step [10:09] */
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_MASK                         0x0600
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_ALIGN                        0
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_BITS                         2
#define DSC1B0_PI_CTRL1_PI_PHASE_STEP_SHIFT                        9

/* Dsc1b0 :: pi_ctrl1 :: pi_phase_delta [08:04] */
#define DSC1B0_PI_CTRL1_PI_PHASE_DELTA_MASK                        0x01f0
#define DSC1B0_PI_CTRL1_PI_PHASE_DELTA_ALIGN                       0
#define DSC1B0_PI_CTRL1_PI_PHASE_DELTA_BITS                        5
#define DSC1B0_PI_CTRL1_PI_PHASE_DELTA_SHIFT                       4

/* Dsc1b0 :: pi_ctrl1 :: pi_phase_strobe [03:03] */
#define DSC1B0_PI_CTRL1_PI_PHASE_STROBE_MASK                       0x0008
#define DSC1B0_PI_CTRL1_PI_PHASE_STROBE_ALIGN                      0
#define DSC1B0_PI_CTRL1_PI_PHASE_STROBE_BITS                       1
#define DSC1B0_PI_CTRL1_PI_PHASE_STROBE_SHIFT                      3

/* Dsc1b0 :: pi_ctrl1 :: pi_phase_rotate_override [02:02] */
#define DSC1B0_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_MASK              0x0004
#define DSC1B0_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_ALIGN             0
#define DSC1B0_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_BITS              1
#define DSC1B0_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_SHIFT             2

/* Dsc1b0 :: pi_ctrl1 :: pi_clk90_offset_override [01:01] */
#define DSC1B0_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_MASK              0x0002
#define DSC1B0_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_ALIGN             0
#define DSC1B0_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_BITS              1
#define DSC1B0_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_SHIFT             1

/* Dsc1b0 :: pi_ctrl1 :: pi_dual_phase_override [00:00] */
#define DSC1B0_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_MASK                0x0001
#define DSC1B0_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_ALIGN               0
#define DSC1B0_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_BITS                1
#define DSC1B0_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_SHIFT               0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl0
 */
/* Dsc1b0 :: dfe_vga_ctrl0 :: dfe_abs_sum_max [15:09] */
#define DSC1B0_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_MASK                  0xfe00
#define DSC1B0_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_ALIGN                 0
#define DSC1B0_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_BITS                  7
#define DSC1B0_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_SHIFT                 9

/* Dsc1b0 :: dfe_vga_ctrl0 :: random_tapsel_disable [08:08] */
#define DSC1B0_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_MASK            0x0100
#define DSC1B0_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_ALIGN           0
#define DSC1B0_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_BITS            1
#define DSC1B0_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_SHIFT           8

/* Dsc1b0 :: dfe_vga_ctrl0 :: cor_neg2_en [07:07] */
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG2_EN_MASK                      0x0080
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG2_EN_ALIGN                     0
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG2_EN_BITS                      1
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG2_EN_SHIFT                     7

/* Dsc1b0 :: dfe_vga_ctrl0 :: cor_neg1_en [06:06] */
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG1_EN_MASK                      0x0040
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG1_EN_ALIGN                     0
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG1_EN_BITS                      1
#define DSC1B0_DFE_VGA_CTRL0_COR_NEG1_EN_SHIFT                     6

/* Dsc1b0 :: dfe_vga_ctrl0 :: vga_polarity [05:05] */
#define DSC1B0_DFE_VGA_CTRL0_VGA_POLARITY_MASK                     0x0020
#define DSC1B0_DFE_VGA_CTRL0_VGA_POLARITY_ALIGN                    0
#define DSC1B0_DFE_VGA_CTRL0_VGA_POLARITY_BITS                     1
#define DSC1B0_DFE_VGA_CTRL0_VGA_POLARITY_SHIFT                    5

/* Dsc1b0 :: dfe_vga_ctrl0 :: dfe_polarity [04:04] */
#define DSC1B0_DFE_VGA_CTRL0_DFE_POLARITY_MASK                     0x0010
#define DSC1B0_DFE_VGA_CTRL0_DFE_POLARITY_ALIGN                    0
#define DSC1B0_DFE_VGA_CTRL0_DFE_POLARITY_BITS                     1
#define DSC1B0_DFE_VGA_CTRL0_DFE_POLARITY_SHIFT                    4

/* Dsc1b0 :: dfe_vga_ctrl0 :: trnsum_tap0_only [03:03] */
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_MASK                 0x0008
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_ALIGN                0
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_BITS                 1
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_SHIFT                3

/* Dsc1b0 :: dfe_vga_ctrl0 :: sum_m1err [02:02] */
#define DSC1B0_DFE_VGA_CTRL0_SUM_M1ERR_MASK                        0x0004
#define DSC1B0_DFE_VGA_CTRL0_SUM_M1ERR_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL0_SUM_M1ERR_BITS                        1
#define DSC1B0_DFE_VGA_CTRL0_SUM_M1ERR_SHIFT                       2

/* Dsc1b0 :: dfe_vga_ctrl0 :: trnsum_en [01:01] */
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_EN_MASK                        0x0002
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_EN_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_EN_BITS                        1
#define DSC1B0_DFE_VGA_CTRL0_TRNSUM_EN_SHIFT                       1

/* Dsc1b0 :: dfe_vga_ctrl0 :: dfe_vga_clken [00:00] */
#define DSC1B0_DFE_VGA_CTRL0_DFE_VGA_CLKEN_MASK                    0x0001
#define DSC1B0_DFE_VGA_CTRL0_DFE_VGA_CLKEN_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL0_DFE_VGA_CLKEN_BITS                    1
#define DSC1B0_DFE_VGA_CTRL0_DFE_VGA_CLKEN_SHIFT                   0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl1
 */
/* Dsc1b0 :: dfe_vga_ctrl1 :: reserved0 [15:14] */
#define DSC1B0_DFE_VGA_CTRL1_RESERVED0_MASK                        0xc000
#define DSC1B0_DFE_VGA_CTRL1_RESERVED0_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL1_RESERVED0_BITS                        2
#define DSC1B0_DFE_VGA_CTRL1_RESERVED0_SHIFT                       14

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_llms_update_count_sel [13:12] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_MASK        0x3000
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_ALIGN       0
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_BITS        2
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_SHIFT       12

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_llms_en [11:11] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_EN_MASK                      0x0800
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_EN_ALIGN                     0
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_EN_BITS                      1
#define DSC1B0_DFE_VGA_CTRL1_DFE_LLMS_EN_SHIFT                     11

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_cdros_qphase_mult_en [10:10] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_MASK         0x0400
#define DSC1B0_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_ALIGN        0
#define DSC1B0_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_BITS         1
#define DSC1B0_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_SHIFT        10

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_tap_2_dcd [09:06] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_2_DCD_MASK                    0x03c0
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_2_DCD_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_2_DCD_BITS                    4
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_2_DCD_SHIFT                   6

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_tap_1_do [05:03] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DO_MASK                     0x0038
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DO_ALIGN                    0
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DO_BITS                     3
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DO_SHIFT                    3

/* Dsc1b0 :: dfe_vga_ctrl1 :: dfe_tap_1_de [02:00] */
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DE_MASK                     0x0007
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DE_ALIGN                    0
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DE_BITS                     3
#define DSC1B0_DFE_VGA_CTRL1_DFE_TAP_1_DE_SHIFT                    0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl2
 */
/* Dsc1b0 :: dfe_vga_ctrl2 :: vga3_override_val [15:12] */
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_MASK                0xf000
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_ALIGN               0
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_BITS                4
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_SHIFT               12

/* Dsc1b0 :: dfe_vga_ctrl2 :: vga3_override_en [11:11] */
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_MASK                 0x0800
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_ALIGN                0
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_BITS                 1
#define DSC1B0_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_SHIFT                11

/* Dsc1b0 :: dfe_vga_ctrl2 :: reserved0 [10:10] */
#define DSC1B0_DFE_VGA_CTRL2_RESERVED0_MASK                        0x0400
#define DSC1B0_DFE_VGA_CTRL2_RESERVED0_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL2_RESERVED0_BITS                        1
#define DSC1B0_DFE_VGA_CTRL2_RESERVED0_SHIFT                       10

/* Dsc1b0 :: dfe_vga_ctrl2 :: dfe_vga_write_tapsel [09:07] */
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_MASK             0x0380
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_ALIGN            0
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_BITS             3
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_SHIFT            7

/* Dsc1b0 :: dfe_vga_ctrl2 :: dfe_vga_write_val [06:01] */
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_MASK                0x007e
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_ALIGN               0
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_BITS                6
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_SHIFT               1

/* Dsc1b0 :: dfe_vga_ctrl2 :: dfe_vga_write_en [00:00] */
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_MASK                 0x0001
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_ALIGN                0
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_BITS                 1
#define DSC1B0_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_SHIFT                0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl3
 */
/* Dsc1b0 :: dfe_vga_ctrl3 :: trnsum_otap_en [15:08] */
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_MASK                   0xff00
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_ALIGN                  0
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_BITS                   8
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_SHIFT                  8

/* Dsc1b0 :: dfe_vga_ctrl3 :: trnsum_etap_en [07:00] */
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_MASK                   0x00ff
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_ALIGN                  0
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_BITS                   8
#define DSC1B0_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_SHIFT                  0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl4
 */
/* Dsc1b0 :: dfe_vga_ctrl4 :: trnsum_otap_sign [15:08] */
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_MASK                 0xff00
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_ALIGN                0
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_BITS                 8
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_SHIFT                8

/* Dsc1b0 :: dfe_vga_ctrl4 :: trnsum_etap_sign [07:00] */
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_MASK                 0x00ff
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_ALIGN                0
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_BITS                 8
#define DSC1B0_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_SHIFT                0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl5
 */
/* Dsc1b0 :: dfe_vga_ctrl5 :: reserved0 [15:10] */
#define DSC1B0_DFE_VGA_CTRL5_RESERVED0_MASK                        0xfc00
#define DSC1B0_DFE_VGA_CTRL5_RESERVED0_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL5_RESERVED0_BITS                        6
#define DSC1B0_DFE_VGA_CTRL5_RESERVED0_SHIFT                       10

/* Dsc1b0 :: dfe_vga_ctrl5 :: vga_cor_sel_e [09:05] */
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_E_MASK                    0x03e0
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_E_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_E_BITS                    5
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_E_SHIFT                   5

/* Dsc1b0 :: dfe_vga_ctrl5 :: vga_cor_sel_o [04:00] */
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_O_MASK                    0x001f
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_O_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_O_BITS                    5
#define DSC1B0_DFE_VGA_CTRL5_VGA_COR_SEL_O_SHIFT                   0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl6
 */
/* Dsc1b0 :: dfe_vga_ctrl6 :: reserved0 [15:10] */
#define DSC1B0_DFE_VGA_CTRL6_RESERVED0_MASK                        0xfc00
#define DSC1B0_DFE_VGA_CTRL6_RESERVED0_ALIGN                       0
#define DSC1B0_DFE_VGA_CTRL6_RESERVED0_BITS                        6
#define DSC1B0_DFE_VGA_CTRL6_RESERVED0_SHIFT                       10

/* Dsc1b0 :: dfe_vga_ctrl6 :: dfe_cor_sel_e [09:05] */
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_E_MASK                    0x03e0
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_E_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_E_BITS                    5
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_E_SHIFT                   5

/* Dsc1b0 :: dfe_vga_ctrl6 :: dfe_cor_sel_o [04:00] */
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_O_MASK                    0x001f
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_O_ALIGN                   0
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_O_BITS                    5
#define DSC1B0_DFE_VGA_CTRL6_DFE_COR_SEL_O_SHIFT                   0


/****************************************************************************
 * Dsc1b0 :: dfe_vga_ctrl7
 */
/* Dsc1b0 :: dfe_vga_ctrl7 :: disable_cl72_rcving_ctrl_frame [15:15] */
#define DSC1B0_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_MASK   0x8000
#define DSC1B0_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_ALIGN  0
#define DSC1B0_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_BITS   1
#define DSC1B0_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_SHIFT  15

/* Dsc1b0 :: dfe_vga_ctrl7 :: pattern [14:08] */
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_MASK                          0x7f00
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_ALIGN                         0
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_BITS                          7
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_SHIFT                         8

/* Dsc1b0 :: dfe_vga_ctrl7 :: pattern_bit_en [07:01] */
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_BIT_EN_MASK                   0x00fe
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_BIT_EN_ALIGN                  0
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_BIT_EN_BITS                   7
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_BIT_EN_SHIFT                  1

/* Dsc1b0 :: dfe_vga_ctrl7 :: pattern_en [00:00] */
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_EN_MASK                       0x0001
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_EN_ALIGN                      0
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_EN_BITS                       1
#define DSC1B0_DFE_VGA_CTRL7_PATTERN_EN_SHIFT                      0


/****************************************************************************
 * Dsc1b0 :: dsc_diag_ctrl0
 */
/* Dsc1b0 :: dsc_diag_ctrl0 :: reserved0 [15:12] */
#define DSC1B0_DSC_DIAG_CTRL0_RESERVED0_MASK                       0xf000
#define DSC1B0_DSC_DIAG_CTRL0_RESERVED0_ALIGN                      0
#define DSC1B0_DSC_DIAG_CTRL0_RESERVED0_BITS                       4
#define DSC1B0_DSC_DIAG_CTRL0_RESERVED0_SHIFT                      12

/* Dsc1b0 :: dsc_diag_ctrl0 :: osx2_diag_ctrl [11:11] */
#define DSC1B0_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_MASK                  0x0800
#define DSC1B0_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_ALIGN                 0
#define DSC1B0_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_BITS                  1
#define DSC1B0_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_SHIFT                 11

/* Dsc1b0 :: dsc_diag_ctrl0 :: voffset [10:07] */
#define DSC1B0_DSC_DIAG_CTRL0_VOFFSET_MASK                         0x0780
#define DSC1B0_DSC_DIAG_CTRL0_VOFFSET_ALIGN                        0
#define DSC1B0_DSC_DIAG_CTRL0_VOFFSET_BITS                         4
#define DSC1B0_DSC_DIAG_CTRL0_VOFFSET_SHIFT                        7

/* Dsc1b0 :: dsc_diag_ctrl0 :: hoffset [06:01] */
#define DSC1B0_DSC_DIAG_CTRL0_HOFFSET_MASK                         0x007e
#define DSC1B0_DSC_DIAG_CTRL0_HOFFSET_ALIGN                        0
#define DSC1B0_DSC_DIAG_CTRL0_HOFFSET_BITS                         6
#define DSC1B0_DSC_DIAG_CTRL0_HOFFSET_SHIFT                        1

/* Dsc1b0 :: dsc_diag_ctrl0 :: diagnostics_en [00:00] */
#define DSC1B0_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_MASK                  0x0001
#define DSC1B0_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_ALIGN                 0
#define DSC1B0_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_BITS                  1
#define DSC1B0_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_SHIFT                 0


/****************************************************************************
 * Dsc1b0 :: uC_ctrl
 */
/* Dsc1b0 :: uC_ctrl :: supplement_info [15:08] */
#define DSC1B0_UC_CTRL_SUPPLEMENT_INFO_MASK                        0xff00
#define DSC1B0_UC_CTRL_SUPPLEMENT_INFO_ALIGN                       0
#define DSC1B0_UC_CTRL_SUPPLEMENT_INFO_BITS                        8
#define DSC1B0_UC_CTRL_SUPPLEMENT_INFO_SHIFT                       8

/* Dsc1b0 :: uC_ctrl :: ready_for_cmd [07:07] */
#define DSC1B0_UC_CTRL_READY_FOR_CMD_MASK                          0x0080
#define DSC1B0_UC_CTRL_READY_FOR_CMD_ALIGN                         0
#define DSC1B0_UC_CTRL_READY_FOR_CMD_BITS                          1
#define DSC1B0_UC_CTRL_READY_FOR_CMD_SHIFT                         7

/* Dsc1b0 :: uC_ctrl :: error_found [06:06] */
#define DSC1B0_UC_CTRL_ERROR_FOUND_MASK                            0x0040
#define DSC1B0_UC_CTRL_ERROR_FOUND_ALIGN                           0
#define DSC1B0_UC_CTRL_ERROR_FOUND_BITS                            1
#define DSC1B0_UC_CTRL_ERROR_FOUND_SHIFT                           6

/* Dsc1b0 :: uC_ctrl :: cmd_info [05:04] */
#define DSC1B0_UC_CTRL_CMD_INFO_MASK                               0x0030
#define DSC1B0_UC_CTRL_CMD_INFO_ALIGN                              0
#define DSC1B0_UC_CTRL_CMD_INFO_BITS                               2
#define DSC1B0_UC_CTRL_CMD_INFO_SHIFT                              4

/* Dsc1b0 :: uC_ctrl :: gp_uC_req [03:00] */
#define DSC1B0_UC_CTRL_GP_UC_REQ_MASK                              0x000f
#define DSC1B0_UC_CTRL_GP_UC_REQ_ALIGN                             0
#define DSC1B0_UC_CTRL_GP_UC_REQ_BITS                              4
#define DSC1B0_UC_CTRL_GP_UC_REQ_SHIFT                             0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc2b0
 */
/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl0
 */
/* Dsc2b0 :: acq_sm_ctrl0 :: cl72_timer_en [15:15] */
#define DSC2B0_ACQ_SM_CTRL0_CL72_TIMER_EN_MASK                     0x8000
#define DSC2B0_ACQ_SM_CTRL0_CL72_TIMER_EN_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL0_CL72_TIMER_EN_BITS                     1
#define DSC2B0_ACQ_SM_CTRL0_CL72_TIMER_EN_SHIFT                    15

/* Dsc2b0 :: acq_sm_ctrl0 :: acq2_timeout [14:10] */
#define DSC2B0_ACQ_SM_CTRL0_ACQ2_TIMEOUT_MASK                      0x7c00
#define DSC2B0_ACQ_SM_CTRL0_ACQ2_TIMEOUT_ALIGN                     0
#define DSC2B0_ACQ_SM_CTRL0_ACQ2_TIMEOUT_BITS                      5
#define DSC2B0_ACQ_SM_CTRL0_ACQ2_TIMEOUT_SHIFT                     10

/* Dsc2b0 :: acq_sm_ctrl0 :: acq1_timeout [09:05] */
#define DSC2B0_ACQ_SM_CTRL0_ACQ1_TIMEOUT_MASK                      0x03e0
#define DSC2B0_ACQ_SM_CTRL0_ACQ1_TIMEOUT_ALIGN                     0
#define DSC2B0_ACQ_SM_CTRL0_ACQ1_TIMEOUT_BITS                      5
#define DSC2B0_ACQ_SM_CTRL0_ACQ1_TIMEOUT_SHIFT                     5

/* Dsc2b0 :: acq_sm_ctrl0 :: acqcdr_timeout [04:00] */
#define DSC2B0_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_MASK                    0x001f
#define DSC2B0_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_ALIGN                   0
#define DSC2B0_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_BITS                    5
#define DSC2B0_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_SHIFT                   0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl1
 */
/* Dsc2b0 :: acq_sm_ctrl1 :: acqvga_timeout [15:11] */
#define DSC2B0_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_MASK                    0xf800
#define DSC2B0_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_ALIGN                   0
#define DSC2B0_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_BITS                    5
#define DSC2B0_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_SHIFT                   11

/* Dsc2b0 :: acq_sm_ctrl1 :: bypass_os_integ_xfer [10:10] */
#define DSC2B0_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_MASK              0x0400
#define DSC2B0_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_ALIGN             0
#define DSC2B0_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_BITS              1
#define DSC2B0_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_SHIFT             10

/* Dsc2b0 :: acq_sm_ctrl1 :: dfe_frzval [09:05] */
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRZVAL_MASK                        0x03e0
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRZVAL_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRZVAL_BITS                        5
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRZVAL_SHIFT                       5

/* Dsc2b0 :: acq_sm_ctrl1 :: dfe_frcfrz [04:04] */
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRCFRZ_MASK                        0x0010
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRCFRZ_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRCFRZ_BITS                        1
#define DSC2B0_ACQ_SM_CTRL1_DFE_FRCFRZ_SHIFT                       4

/* Dsc2b0 :: acq_sm_ctrl1 :: vga_frzval [03:03] */
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRZVAL_MASK                        0x0008
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRZVAL_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRZVAL_BITS                        1
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRZVAL_SHIFT                       3

/* Dsc2b0 :: acq_sm_ctrl1 :: vga_frcfrz [02:02] */
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRCFRZ_MASK                        0x0004
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRCFRZ_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRCFRZ_BITS                        1
#define DSC2B0_ACQ_SM_CTRL1_VGA_FRCFRZ_SHIFT                       2

/* Dsc2b0 :: acq_sm_ctrl1 :: dsc_clr_val [01:01] */
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_VAL_MASK                       0x0002
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_VAL_ALIGN                      0
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_VAL_BITS                       1
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_VAL_SHIFT                      1

/* Dsc2b0 :: acq_sm_ctrl1 :: dsc_clr_frc [00:00] */
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_FRC_MASK                       0x0001
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_FRC_ALIGN                      0
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_FRC_BITS                       1
#define DSC2B0_ACQ_SM_CTRL1_DSC_CLR_FRC_SHIFT                      0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl2
 */
/* Dsc2b0 :: acq_sm_ctrl2 :: sw_handover [15:15] */
#define DSC2B0_ACQ_SM_CTRL2_SW_HANDOVER_MASK                       0x8000
#define DSC2B0_ACQ_SM_CTRL2_SW_HANDOVER_ALIGN                      0
#define DSC2B0_ACQ_SM_CTRL2_SW_HANDOVER_BITS                       1
#define DSC2B0_ACQ_SM_CTRL2_SW_HANDOVER_SHIFT                      15

/* Dsc2b0 :: acq_sm_ctrl2 :: eee_acq_2_timeout [14:10] */
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_MASK                 0x7c00
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_ALIGN                0
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_BITS                 5
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_SHIFT                10

/* Dsc2b0 :: acq_sm_ctrl2 :: eee_acq_phase_timeout [09:05] */
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_MASK             0x03e0
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_ALIGN            0
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_BITS             5
#define DSC2B0_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_SHIFT            5

/* Dsc2b0 :: acq_sm_ctrl2 :: skip_acq [04:04] */
#define DSC2B0_ACQ_SM_CTRL2_SKIP_ACQ_MASK                          0x0010
#define DSC2B0_ACQ_SM_CTRL2_SKIP_ACQ_ALIGN                         0
#define DSC2B0_ACQ_SM_CTRL2_SKIP_ACQ_BITS                          1
#define DSC2B0_ACQ_SM_CTRL2_SKIP_ACQ_SHIFT                         4

/* Dsc2b0 :: acq_sm_ctrl2 :: train2_req [03:03] */
#define DSC2B0_ACQ_SM_CTRL2_TRAIN2_REQ_MASK                        0x0008
#define DSC2B0_ACQ_SM_CTRL2_TRAIN2_REQ_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL2_TRAIN2_REQ_BITS                        1
#define DSC2B0_ACQ_SM_CTRL2_TRAIN2_REQ_SHIFT                       3

/* Dsc2b0 :: acq_sm_ctrl2 :: train1_req [02:02] */
#define DSC2B0_ACQ_SM_CTRL2_TRAIN1_REQ_MASK                        0x0004
#define DSC2B0_ACQ_SM_CTRL2_TRAIN1_REQ_ALIGN                       0
#define DSC2B0_ACQ_SM_CTRL2_TRAIN1_REQ_BITS                        1
#define DSC2B0_ACQ_SM_CTRL2_TRAIN1_REQ_SHIFT                       2

/* Dsc2b0 :: acq_sm_ctrl2 :: soft_ack [01:01] */
#define DSC2B0_ACQ_SM_CTRL2_SOFT_ACK_MASK                          0x0002
#define DSC2B0_ACQ_SM_CTRL2_SOFT_ACK_ALIGN                         0
#define DSC2B0_ACQ_SM_CTRL2_SOFT_ACK_BITS                          1
#define DSC2B0_ACQ_SM_CTRL2_SOFT_ACK_SHIFT                         1

/* Dsc2b0 :: acq_sm_ctrl2 :: train_mode_en [00:00] */
#define DSC2B0_ACQ_SM_CTRL2_TRAIN_MODE_EN_MASK                     0x0001
#define DSC2B0_ACQ_SM_CTRL2_TRAIN_MODE_EN_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL2_TRAIN_MODE_EN_BITS                     1
#define DSC2B0_ACQ_SM_CTRL2_TRAIN_MODE_EN_SHIFT                    0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl3
 */
/* Dsc2b0 :: acq_sm_ctrl3 :: pause_level_trigger_en [15:15] */
#define DSC2B0_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_MASK            0x8000
#define DSC2B0_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_ALIGN           0
#define DSC2B0_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_BITS            1
#define DSC2B0_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_SHIFT           15

/* Dsc2b0 :: acq_sm_ctrl3 :: reserved0 [14:14] */
#define DSC2B0_ACQ_SM_CTRL3_RESERVED0_MASK                         0x4000
#define DSC2B0_ACQ_SM_CTRL3_RESERVED0_ALIGN                        0
#define DSC2B0_ACQ_SM_CTRL3_RESERVED0_BITS                         1
#define DSC2B0_ACQ_SM_CTRL3_RESERVED0_SHIFT                        14

/* Dsc2b0 :: acq_sm_ctrl3 :: os_dfe_en [13:13] */
#define DSC2B0_ACQ_SM_CTRL3_OS_DFE_EN_MASK                         0x2000
#define DSC2B0_ACQ_SM_CTRL3_OS_DFE_EN_ALIGN                        0
#define DSC2B0_ACQ_SM_CTRL3_OS_DFE_EN_BITS                         1
#define DSC2B0_ACQ_SM_CTRL3_OS_DFE_EN_SHIFT                        13

/* Dsc2b0 :: acq_sm_ctrl3 :: dfe_taps2_5_en [12:12] */
#define DSC2B0_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_MASK                    0x1000
#define DSC2B0_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_ALIGN                   0
#define DSC2B0_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_BITS                    1
#define DSC2B0_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_SHIFT                   12

/* Dsc2b0 :: acq_sm_ctrl3 :: dfe_gain_acq2 [11:10] */
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_MASK                     0x0c00
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_BITS                     2
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_SHIFT                    10

/* Dsc2b0 :: acq_sm_ctrl3 :: dfe_gain_acq1 [09:08] */
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_MASK                     0x0300
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_BITS                     2
#define DSC2B0_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_SHIFT                    8

/* Dsc2b0 :: acq_sm_ctrl3 :: vga_gain_acq2 [07:06] */
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_MASK                     0x00c0
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_BITS                     2
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_SHIFT                    6

/* Dsc2b0 :: acq_sm_ctrl3 :: vga_gain_acq1 [05:04] */
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_MASK                     0x0030
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_ALIGN                    0
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_BITS                     2
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_SHIFT                    4

/* Dsc2b0 :: acq_sm_ctrl3 :: vga_gain_acqcdr [03:02] */
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_MASK                   0x000c
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_ALIGN                  0
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_BITS                   2
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_SHIFT                  2

/* Dsc2b0 :: acq_sm_ctrl3 :: vga_gain_acqvga [01:00] */
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_MASK                   0x0003
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_ALIGN                  0
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_BITS                   2
#define DSC2B0_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_SHIFT                  0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl4
 */
/* Dsc2b0 :: acq_sm_ctrl4 :: cdros45_bwsel_prop_offset [15:14] */
#define DSC2B0_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_MASK         0xc000
#define DSC2B0_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_ALIGN        0
#define DSC2B0_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_BITS         2
#define DSC2B0_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_SHIFT        14

/* Dsc2b0 :: acq_sm_ctrl4 :: cdros38_bwsel_prop_offset [13:12] */
#define DSC2B0_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_MASK         0x3000
#define DSC2B0_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_ALIGN        0
#define DSC2B0_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_BITS         2
#define DSC2B0_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_SHIFT        12

/* Dsc2b0 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acq1_2 [11:08] */
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_MASK           0x0f00
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_ALIGN          0
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_BITS           4
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_SHIFT          8

/* Dsc2b0 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqcdr [07:04] */
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_MASK           0x00f0
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_ALIGN          0
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_BITS           4
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_SHIFT          4

/* Dsc2b0 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqvga [03:00] */
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_MASK           0x000f
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_ALIGN          0
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_BITS           4
#define DSC2B0_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_SHIFT          0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl5
 */
/* Dsc2b0 :: acq_sm_ctrl5 :: cdros_bwsel_integ_eee_acq2 [15:12] */
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_MASK        0xf000
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_ALIGN       0
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_BITS        4
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_SHIFT       12

/* Dsc2b0 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acq1_2 [11:08] */
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_MASK          0x0f00
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_ALIGN         0
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_BITS          4
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_SHIFT         8

/* Dsc2b0 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqcdr [07:04] */
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_MASK          0x00f0
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_ALIGN         0
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_BITS          4
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_SHIFT         4

/* Dsc2b0 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqvga [03:00] */
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_MASK          0x000f
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_ALIGN         0
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_BITS          4
#define DSC2B0_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_SHIFT         0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl6
 */
/* Dsc2b0 :: acq_sm_ctrl6 :: reserved0 [15:12] */
#define DSC2B0_ACQ_SM_CTRL6_RESERVED0_MASK                         0xf000
#define DSC2B0_ACQ_SM_CTRL6_RESERVED0_ALIGN                        0
#define DSC2B0_ACQ_SM_CTRL6_RESERVED0_BITS                         4
#define DSC2B0_ACQ_SM_CTRL6_RESERVED0_SHIFT                        12

/* Dsc2b0 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq2 [11:09] */
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_MASK             0x0e00
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_ALIGN            0
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_BITS             3
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_SHIFT            9

/* Dsc2b0 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq1 [08:06] */
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_MASK             0x01c0
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_ALIGN            0
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_BITS             3
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_SHIFT            6

/* Dsc2b0 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqcdr [05:03] */
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_MASK           0x0038
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_ALIGN          0
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_BITS           3
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_SHIFT          3

/* Dsc2b0 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqphase [02:00] */
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_MASK         0x0007
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_ALIGN        0
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_BITS         3
#define DSC2B0_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_SHIFT        0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl7
 */
/* Dsc2b0 :: acq_sm_ctrl7 :: reserved0 [15:12] */
#define DSC2B0_ACQ_SM_CTRL7_RESERVED0_MASK                         0xf000
#define DSC2B0_ACQ_SM_CTRL7_RESERVED0_ALIGN                        0
#define DSC2B0_ACQ_SM_CTRL7_RESERVED0_BITS                         4
#define DSC2B0_ACQ_SM_CTRL7_RESERVED0_SHIFT                        12

/* Dsc2b0 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq2 [11:09] */
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_MASK            0x0e00
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_ALIGN           0
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_BITS            3
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_SHIFT           9

/* Dsc2b0 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq1 [08:06] */
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_MASK            0x01c0
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_ALIGN           0
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_BITS            3
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_SHIFT           6

/* Dsc2b0 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqcdr [05:03] */
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_MASK          0x0038
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_ALIGN         0
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_BITS          3
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_SHIFT         3

/* Dsc2b0 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqphase [02:00] */
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_MASK        0x0007
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_ALIGN       0
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_BITS        3
#define DSC2B0_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_SHIFT       0


/****************************************************************************
 * Dsc2b0 :: acq_sm_ctrl8
 */
/* Dsc2b0 :: acq_sm_ctrl8 :: reserved0 [15:15] */
#define DSC2B0_ACQ_SM_CTRL8_RESERVED0_MASK                         0x8000
#define DSC2B0_ACQ_SM_CTRL8_RESERVED0_ALIGN                        0
#define DSC2B0_ACQ_SM_CTRL8_RESERVED0_BITS                         1
#define DSC2B0_ACQ_SM_CTRL8_RESERVED0_SHIFT                        15

/* Dsc2b0 :: acq_sm_ctrl8 :: cdros_bwsel_prop_eee_acqphase [14:11] */
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_MASK     0x7800
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_ALIGN    0
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_BITS     4
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_SHIFT    11

/* Dsc2b0 :: acq_sm_ctrl8 :: phase_sat_ctrl_100fx [10:09] */
#define DSC2B0_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_MASK              0x0600
#define DSC2B0_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_ALIGN             0
#define DSC2B0_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_BITS              2
#define DSC2B0_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_SHIFT             9

/* Dsc2b0 :: acq_sm_ctrl8 :: pi_phase_step_mult_100fx [08:08] */
#define DSC2B0_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_MASK          0x0100
#define DSC2B0_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_ALIGN         0
#define DSC2B0_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_BITS          1
#define DSC2B0_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_SHIFT         8

/* Dsc2b0 :: acq_sm_ctrl8 :: cdros_bwsel_integ_100fx [07:04] */
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_MASK           0x00f0
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_ALIGN          0
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_BITS           4
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_SHIFT          4

/* Dsc2b0 :: acq_sm_ctrl8 :: cdros_bwsel_prop_100fx [03:00] */
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_MASK            0x000f
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_ALIGN           0
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_BITS            4
#define DSC2B0_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_SHIFT           0


/****************************************************************************
 * Dsc2b0 :: dsc_ana_ctrl0
 */
/* Dsc2b0 :: dsc_ana_ctrl0 :: reserved0 [15:15] */
#define DSC2B0_DSC_ANA_CTRL0_RESERVED0_MASK                        0x8000
#define DSC2B0_DSC_ANA_CTRL0_RESERVED0_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL0_RESERVED0_BITS                        1
#define DSC2B0_DSC_ANA_CTRL0_RESERVED0_SHIFT                       15

/* Dsc2b0 :: dsc_ana_ctrl0 :: force_p1_ctrl_strobe [14:14] */
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_MASK             0x4000
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_ALIGN            0
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_BITS             1
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_SHIFT            14

/* Dsc2b0 :: dsc_ana_ctrl0 :: force_p1_odd_ctrl [13:13] */
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_MASK                0x2000
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_ALIGN               0
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_BITS                1
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_SHIFT               13

/* Dsc2b0 :: dsc_ana_ctrl0 :: force_p1_evn_ctrl [12:12] */
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_MASK                0x1000
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_ALIGN               0
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_BITS                1
#define DSC2B0_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_SHIFT               12

/* Dsc2b0 :: dsc_ana_ctrl0 :: p1_odd_ctrl [11:06] */
#define DSC2B0_DSC_ANA_CTRL0_P1_ODD_CTRL_MASK                      0x0fc0
#define DSC2B0_DSC_ANA_CTRL0_P1_ODD_CTRL_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL0_P1_ODD_CTRL_BITS                      6
#define DSC2B0_DSC_ANA_CTRL0_P1_ODD_CTRL_SHIFT                     6

/* Dsc2b0 :: dsc_ana_ctrl0 :: p1_evn_ctrl [05:00] */
#define DSC2B0_DSC_ANA_CTRL0_P1_EVN_CTRL_MASK                      0x003f
#define DSC2B0_DSC_ANA_CTRL0_P1_EVN_CTRL_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL0_P1_EVN_CTRL_BITS                      6
#define DSC2B0_DSC_ANA_CTRL0_P1_EVN_CTRL_SHIFT                     0


/****************************************************************************
 * Dsc2b0 :: dsc_ana_ctrl1
 */
/* Dsc2b0 :: dsc_ana_ctrl1 :: reserved0 [15:15] */
#define DSC2B0_DSC_ANA_CTRL1_RESERVED0_MASK                        0x8000
#define DSC2B0_DSC_ANA_CTRL1_RESERVED0_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL1_RESERVED0_BITS                        1
#define DSC2B0_DSC_ANA_CTRL1_RESERVED0_SHIFT                       15

/* Dsc2b0 :: dsc_ana_ctrl1 :: force_d_ctrl_strobe [14:14] */
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_MASK              0x4000
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_ALIGN             0
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_BITS              1
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_SHIFT             14

/* Dsc2b0 :: dsc_ana_ctrl1 :: force_d_odd_ctrl [13:13] */
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_MASK                 0x2000
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_ALIGN                0
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_BITS                 1
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_SHIFT                13

/* Dsc2b0 :: dsc_ana_ctrl1 :: force_d_evn_ctrl [12:12] */
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_MASK                 0x1000
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_ALIGN                0
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_BITS                 1
#define DSC2B0_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_SHIFT                12

/* Dsc2b0 :: dsc_ana_ctrl1 :: d_odd_ctrl [11:06] */
#define DSC2B0_DSC_ANA_CTRL1_D_ODD_CTRL_MASK                       0x0fc0
#define DSC2B0_DSC_ANA_CTRL1_D_ODD_CTRL_ALIGN                      0
#define DSC2B0_DSC_ANA_CTRL1_D_ODD_CTRL_BITS                       6
#define DSC2B0_DSC_ANA_CTRL1_D_ODD_CTRL_SHIFT                      6

/* Dsc2b0 :: dsc_ana_ctrl1 :: d_evn_ctrl [05:00] */
#define DSC2B0_DSC_ANA_CTRL1_D_EVN_CTRL_MASK                       0x003f
#define DSC2B0_DSC_ANA_CTRL1_D_EVN_CTRL_ALIGN                      0
#define DSC2B0_DSC_ANA_CTRL1_D_EVN_CTRL_BITS                       6
#define DSC2B0_DSC_ANA_CTRL1_D_EVN_CTRL_SHIFT                      0


/****************************************************************************
 * Dsc2b0 :: dsc_ana_ctrl2
 */
/* Dsc2b0 :: dsc_ana_ctrl2 :: reserved0 [15:15] */
#define DSC2B0_DSC_ANA_CTRL2_RESERVED0_MASK                        0x8000
#define DSC2B0_DSC_ANA_CTRL2_RESERVED0_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL2_RESERVED0_BITS                        1
#define DSC2B0_DSC_ANA_CTRL2_RESERVED0_SHIFT                       15

/* Dsc2b0 :: dsc_ana_ctrl2 :: force_m1_ctrl_strobe [14:14] */
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_MASK             0x4000
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_ALIGN            0
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_BITS             1
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_SHIFT            14

/* Dsc2b0 :: dsc_ana_ctrl2 :: force_m1_odd_ctrl [13:13] */
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_MASK                0x2000
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_ALIGN               0
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_BITS                1
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_SHIFT               13

/* Dsc2b0 :: dsc_ana_ctrl2 :: force_m1_evn_ctrl [12:12] */
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_MASK                0x1000
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_ALIGN               0
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_BITS                1
#define DSC2B0_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_SHIFT               12

/* Dsc2b0 :: dsc_ana_ctrl2 :: m1_odd_ctrl [11:06] */
#define DSC2B0_DSC_ANA_CTRL2_M1_ODD_CTRL_MASK                      0x0fc0
#define DSC2B0_DSC_ANA_CTRL2_M1_ODD_CTRL_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL2_M1_ODD_CTRL_BITS                      6
#define DSC2B0_DSC_ANA_CTRL2_M1_ODD_CTRL_SHIFT                     6

/* Dsc2b0 :: dsc_ana_ctrl2 :: m1_evn_ctrl [05:00] */
#define DSC2B0_DSC_ANA_CTRL2_M1_EVN_CTRL_MASK                      0x003f
#define DSC2B0_DSC_ANA_CTRL2_M1_EVN_CTRL_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL2_M1_EVN_CTRL_BITS                      6
#define DSC2B0_DSC_ANA_CTRL2_M1_EVN_CTRL_SHIFT                     0


/****************************************************************************
 * Dsc2b0 :: dsc_ana_ctrl3
 */
/* Dsc2b0 :: dsc_ana_ctrl3 :: reserved0 [15:10] */
#define DSC2B0_DSC_ANA_CTRL3_RESERVED0_MASK                        0xfc00
#define DSC2B0_DSC_ANA_CTRL3_RESERVED0_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL3_RESERVED0_BITS                        6
#define DSC2B0_DSC_ANA_CTRL3_RESERVED0_SHIFT                       10

/* Dsc2b0 :: dsc_ana_ctrl3 :: rx_pf_hiz [09:09] */
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_HIZ_MASK                        0x0200
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_HIZ_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_HIZ_BITS                        1
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_HIZ_SHIFT                       9

/* Dsc2b0 :: dsc_ana_ctrl3 :: force_rx_m1_thresh_zero [08:08] */
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_MASK          0x0100
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_ALIGN         0
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_BITS          1
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_SHIFT         8

/* Dsc2b0 :: dsc_ana_ctrl3 :: rx_m1_thresh_zero [07:07] */
#define DSC2B0_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_MASK                0x0080
#define DSC2B0_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_ALIGN               0
#define DSC2B0_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_BITS                1
#define DSC2B0_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_SHIFT               7

/* Dsc2b0 :: dsc_ana_ctrl3 :: rx_thresh_sel [06:05] */
#define DSC2B0_DSC_ANA_CTRL3_RX_THRESH_SEL_MASK                    0x0060
#define DSC2B0_DSC_ANA_CTRL3_RX_THRESH_SEL_ALIGN                   0
#define DSC2B0_DSC_ANA_CTRL3_RX_THRESH_SEL_BITS                    2
#define DSC2B0_DSC_ANA_CTRL3_RX_THRESH_SEL_SHIFT                   5

/* Dsc2b0 :: dsc_ana_ctrl3 :: force_rx_pf_ctrl [04:04] */
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_MASK                 0x0010
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_ALIGN                0
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_BITS                 1
#define DSC2B0_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_SHIFT                4

/* Dsc2b0 :: dsc_ana_ctrl3 :: rx_pf_ctrl [03:00] */
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_CTRL_MASK                       0x000f
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_CTRL_ALIGN                      0
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_CTRL_BITS                       4
#define DSC2B0_DSC_ANA_CTRL3_RX_PF_CTRL_SHIFT                      0


/****************************************************************************
 * Dsc2b0 :: dsc_ana_ctrl4
 */
/* Dsc2b0 :: dsc_ana_ctrl4 :: reserved0 [15:08] */
#define DSC2B0_DSC_ANA_CTRL4_RESERVED0_MASK                        0xff00
#define DSC2B0_DSC_ANA_CTRL4_RESERVED0_ALIGN                       0
#define DSC2B0_DSC_ANA_CTRL4_RESERVED0_BITS                        8
#define DSC2B0_DSC_ANA_CTRL4_RESERVED0_SHIFT                       8

/* Dsc2b0 :: dsc_ana_ctrl4 :: br_offset_pd [07:07] */
#define DSC2B0_DSC_ANA_CTRL4_BR_OFFSET_PD_MASK                     0x0080
#define DSC2B0_DSC_ANA_CTRL4_BR_OFFSET_PD_ALIGN                    0
#define DSC2B0_DSC_ANA_CTRL4_BR_OFFSET_PD_BITS                     1
#define DSC2B0_DSC_ANA_CTRL4_BR_OFFSET_PD_SHIFT                    7

/* Dsc2b0 :: dsc_ana_ctrl4 :: br_en_hgain [06:06] */
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_HGAIN_MASK                      0x0040
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_HGAIN_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_HGAIN_BITS                      1
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_HGAIN_SHIFT                     6

/* Dsc2b0 :: dsc_ana_ctrl4 :: br_en_dfe_clk [05:05] */
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_DFE_CLK_MASK                    0x0020
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_DFE_CLK_ALIGN                   0
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_DFE_CLK_BITS                    1
#define DSC2B0_DSC_ANA_CTRL4_BR_EN_DFE_CLK_SHIFT                   5

/* Dsc2b0 :: dsc_ana_ctrl4 :: br_pd_ch_p1 [04:04] */
#define DSC2B0_DSC_ANA_CTRL4_BR_PD_CH_P1_MASK                      0x0010
#define DSC2B0_DSC_ANA_CTRL4_BR_PD_CH_P1_ALIGN                     0
#define DSC2B0_DSC_ANA_CTRL4_BR_PD_CH_P1_BITS                      1
#define DSC2B0_DSC_ANA_CTRL4_BR_PD_CH_P1_SHIFT                     4

/* Dsc2b0 :: dsc_ana_ctrl4 :: osr_offset_pd [03:03] */
#define DSC2B0_DSC_ANA_CTRL4_OSR_OFFSET_PD_MASK                    0x0008
#define DSC2B0_DSC_ANA_CTRL4_OSR_OFFSET_PD_ALIGN                   0
#define DSC2B0_DSC_ANA_CTRL4_OSR_OFFSET_PD_BITS                    1
#define DSC2B0_DSC_ANA_CTRL4_OSR_OFFSET_PD_SHIFT                   3

/* Dsc2b0 :: dsc_ana_ctrl4 :: osr_en_hgain [02:02] */
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_HGAIN_MASK                     0x0004
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_HGAIN_ALIGN                    0
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_HGAIN_BITS                     1
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_HGAIN_SHIFT                    2

/* Dsc2b0 :: dsc_ana_ctrl4 :: osr_en_dfe_clk [01:01] */
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_MASK                   0x0002
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_ALIGN                  0
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_BITS                   1
#define DSC2B0_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_SHIFT                  1

/* Dsc2b0 :: dsc_ana_ctrl4 :: osr_pd_ch_p1 [00:00] */
#define DSC2B0_DSC_ANA_CTRL4_OSR_PD_CH_P1_MASK                     0x0001
#define DSC2B0_DSC_ANA_CTRL4_OSR_PD_CH_P1_ALIGN                    0
#define DSC2B0_DSC_ANA_CTRL4_OSR_PD_CH_P1_BITS                     1
#define DSC2B0_DSC_ANA_CTRL4_OSR_PD_CH_P1_SHIFT                    0


/****************************************************************************
 * Dsc2b0 :: dsc_misc_ctrl0
 */
/* Dsc2b0 :: dsc_misc_ctrl0 :: rxSeqStart [15:15] */
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_MASK                      0x8000
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_ALIGN                     0
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_BITS                      1
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_SHIFT                     15

/* Dsc2b0 :: dsc_misc_ctrl0 :: forceRxSeqDone [14:14] */
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_MASK                  0x4000
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_ALIGN                 0
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_BITS                  1
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_SHIFT                 14

/* Dsc2b0 :: dsc_misc_ctrl0 :: reserved0 [13:13] */
#define DSC2B0_DSC_MISC_CTRL0_RESERVED0_MASK                       0x2000
#define DSC2B0_DSC_MISC_CTRL0_RESERVED0_ALIGN                      0
#define DSC2B0_DSC_MISC_CTRL0_RESERVED0_BITS                       1
#define DSC2B0_DSC_MISC_CTRL0_RESERVED0_SHIFT                      13

/* Dsc2b0 :: dsc_misc_ctrl0 :: forceRxSeqDone_val [12:12] */
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_MASK              0x1000
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_ALIGN             0
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_BITS              1
#define DSC2B0_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_SHIFT             12

/* Dsc2b0 :: dsc_misc_ctrl0 :: rxSeqStart_AN_disable [11:11] */
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_MASK           0x0800
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_ALIGN          0
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_BITS           1
#define DSC2B0_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_SHIFT          11

/* Dsc2b0 :: dsc_misc_ctrl0 :: test_bus_sel_bit4 [10:10] */
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_MASK               0x0400
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_ALIGN              0
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_BITS               1
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_SHIFT              10

/* Dsc2b0 :: dsc_misc_ctrl0 :: cdrbr_sel_force [09:09] */
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_MASK                 0x0200
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_ALIGN                0
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_BITS                 1
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_SHIFT                9

/* Dsc2b0 :: dsc_misc_ctrl0 :: cdrbr_sel_force_val [08:08] */
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_MASK             0x0100
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_ALIGN            0
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_BITS             1
#define DSC2B0_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_SHIFT            8

/* Dsc2b0 :: dsc_misc_ctrl0 :: osr_mode_force [07:07] */
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_MASK                  0x0080
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_ALIGN                 0
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_BITS                  1
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_SHIFT                 7

/* Dsc2b0 :: dsc_misc_ctrl0 :: osr_mode_force_val [06:04] */
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_MASK              0x0070
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_ALIGN             0
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_BITS              3
#define DSC2B0_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_SHIFT             4

/* Dsc2b0 :: dsc_misc_ctrl0 :: test_bus_sel [03:00] */
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_MASK                    0x000f
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_ALIGN                   0
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BITS                    4
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_SHIFT                   0
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_Off                     0
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx2data                1
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx1data_m1             2
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_BR_data_m1_p1           3
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseVco             4
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrIntg                 6
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseErr             7
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeAccEvenOdd           8
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeVgasumDfe            9
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeTrnsum               10
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe1                 12
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe2                 13
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe3                 14
#define DSC2B0_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe4                 15


/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc3b0
 */
/****************************************************************************
 * Dsc3b0 :: cdr_status0
 */
/* Dsc3b0 :: cdr_status0 :: integ_reg [15:00] */
#define DSC3B0_CDR_STATUS0_INTEG_REG_MASK                          0xffff
#define DSC3B0_CDR_STATUS0_INTEG_REG_ALIGN                         0
#define DSC3B0_CDR_STATUS0_INTEG_REG_BITS                          16
#define DSC3B0_CDR_STATUS0_INTEG_REG_SHIFT                         0


/****************************************************************************
 * Dsc3b0 :: cdr_status1
 */
/* Dsc3b0 :: cdr_status1 :: integ_reg_xfer [15:00] */
#define DSC3B0_CDR_STATUS1_INTEG_REG_XFER_MASK                     0xffff
#define DSC3B0_CDR_STATUS1_INTEG_REG_XFER_ALIGN                    0
#define DSC3B0_CDR_STATUS1_INTEG_REG_XFER_BITS                     16
#define DSC3B0_CDR_STATUS1_INTEG_REG_XFER_SHIFT                    0


/****************************************************************************
 * Dsc3b0 :: cdr_status2
 */
/* Dsc3b0 :: cdr_status2 :: reserved0 [15:12] */
#define DSC3B0_CDR_STATUS2_RESERVED0_MASK                          0xf000
#define DSC3B0_CDR_STATUS2_RESERVED0_ALIGN                         0
#define DSC3B0_CDR_STATUS2_RESERVED0_BITS                          4
#define DSC3B0_CDR_STATUS2_RESERVED0_SHIFT                         12

/* Dsc3b0 :: cdr_status2 :: rx_fifo_os8_error [11:11] */
#define DSC3B0_CDR_STATUS2_RX_FIFO_OS8_ERROR_MASK                  0x0800
#define DSC3B0_CDR_STATUS2_RX_FIFO_OS8_ERROR_ALIGN                 0
#define DSC3B0_CDR_STATUS2_RX_FIFO_OS8_ERROR_BITS                  1
#define DSC3B0_CDR_STATUS2_RX_FIFO_OS8_ERROR_SHIFT                 11

/* Dsc3b0 :: cdr_status2 :: sm_br_cdr_enabled [10:10] */
#define DSC3B0_CDR_STATUS2_SM_BR_CDR_ENABLED_MASK                  0x0400
#define DSC3B0_CDR_STATUS2_SM_BR_CDR_ENABLED_ALIGN                 0
#define DSC3B0_CDR_STATUS2_SM_BR_CDR_ENABLED_BITS                  1
#define DSC3B0_CDR_STATUS2_SM_BR_CDR_ENABLED_SHIFT                 10

/* Dsc3b0 :: cdr_status2 :: br_cdr_enabled [09:09] */
#define DSC3B0_CDR_STATUS2_BR_CDR_ENABLED_MASK                     0x0200
#define DSC3B0_CDR_STATUS2_BR_CDR_ENABLED_ALIGN                    0
#define DSC3B0_CDR_STATUS2_BR_CDR_ENABLED_BITS                     1
#define DSC3B0_CDR_STATUS2_BR_CDR_ENABLED_SHIFT                    9

/* Dsc3b0 :: cdr_status2 :: oscdr_mode [08:06] */
#define DSC3B0_CDR_STATUS2_OSCDR_MODE_MASK                         0x01c0
#define DSC3B0_CDR_STATUS2_OSCDR_MODE_ALIGN                        0
#define DSC3B0_CDR_STATUS2_OSCDR_MODE_BITS                         3
#define DSC3B0_CDR_STATUS2_OSCDR_MODE_SHIFT                        6

/* Dsc3b0 :: cdr_status2 :: phase_err [05:00] */
#define DSC3B0_CDR_STATUS2_PHASE_ERR_MASK                          0x003f
#define DSC3B0_CDR_STATUS2_PHASE_ERR_ALIGN                         0
#define DSC3B0_CDR_STATUS2_PHASE_ERR_BITS                          6
#define DSC3B0_CDR_STATUS2_PHASE_ERR_SHIFT                         0


/****************************************************************************
 * Dsc3b0 :: pi_status0
 */
/* Dsc3b0 :: pi_status0 :: reserved0 [15:14] */
#define DSC3B0_PI_STATUS0_RESERVED0_MASK                           0xc000
#define DSC3B0_PI_STATUS0_RESERVED0_ALIGN                          0
#define DSC3B0_PI_STATUS0_RESERVED0_BITS                           2
#define DSC3B0_PI_STATUS0_RESERVED0_SHIFT                          14

/* Dsc3b0 :: pi_status0 :: clk90_phase_offset [13:07] */
#define DSC3B0_PI_STATUS0_CLK90_PHASE_OFFSET_MASK                  0x3f80
#define DSC3B0_PI_STATUS0_CLK90_PHASE_OFFSET_ALIGN                 0
#define DSC3B0_PI_STATUS0_CLK90_PHASE_OFFSET_BITS                  7
#define DSC3B0_PI_STATUS0_CLK90_PHASE_OFFSET_SHIFT                 7

/* Dsc3b0 :: pi_status0 :: phase_cntr [06:00] */
#define DSC3B0_PI_STATUS0_PHASE_CNTR_MASK                          0x007f
#define DSC3B0_PI_STATUS0_PHASE_CNTR_ALIGN                         0
#define DSC3B0_PI_STATUS0_PHASE_CNTR_BITS                          7
#define DSC3B0_PI_STATUS0_PHASE_CNTR_SHIFT                         0


/****************************************************************************
 * Dsc3b0 :: pi_status1
 */
/* Dsc3b0 :: pi_status1 :: phs_interp_status [15:00] */
#define DSC3B0_PI_STATUS1_PHS_INTERP_STATUS_MASK                   0xffff
#define DSC3B0_PI_STATUS1_PHS_INTERP_STATUS_ALIGN                  0
#define DSC3B0_PI_STATUS1_PHS_INTERP_STATUS_BITS                   16
#define DSC3B0_PI_STATUS1_PHS_INTERP_STATUS_SHIFT                  0


/****************************************************************************
 * Dsc3b0 :: dfe_vga_status0
 */
/* Dsc3b0 :: dfe_vga_status0 :: reserved0 [15:12] */
#define DSC3B0_DFE_VGA_STATUS0_RESERVED0_MASK                      0xf000
#define DSC3B0_DFE_VGA_STATUS0_RESERVED0_ALIGN                     0
#define DSC3B0_DFE_VGA_STATUS0_RESERVED0_BITS                      4
#define DSC3B0_DFE_VGA_STATUS0_RESERVED0_SHIFT                     12

/* Dsc3b0 :: dfe_vga_status0 :: dfe_tap_1_bin [11:06] */
#define DSC3B0_DFE_VGA_STATUS0_DFE_TAP_1_BIN_MASK                  0x0fc0
#define DSC3B0_DFE_VGA_STATUS0_DFE_TAP_1_BIN_ALIGN                 0
#define DSC3B0_DFE_VGA_STATUS0_DFE_TAP_1_BIN_BITS                  6
#define DSC3B0_DFE_VGA_STATUS0_DFE_TAP_1_BIN_SHIFT                 6

/* Dsc3b0 :: dfe_vga_status0 :: vga_sum [05:00] */
#define DSC3B0_DFE_VGA_STATUS0_VGA_SUM_MASK                        0x003f
#define DSC3B0_DFE_VGA_STATUS0_VGA_SUM_ALIGN                       0
#define DSC3B0_DFE_VGA_STATUS0_VGA_SUM_BITS                        6
#define DSC3B0_DFE_VGA_STATUS0_VGA_SUM_SHIFT                       0


/****************************************************************************
 * Dsc3b0 :: dfe_vga_status1
 */
/* Dsc3b0 :: dfe_vga_status1 :: reserved0 [15:12] */
#define DSC3B0_DFE_VGA_STATUS1_RESERVED0_MASK                      0xf000
#define DSC3B0_DFE_VGA_STATUS1_RESERVED0_ALIGN                     0
#define DSC3B0_DFE_VGA_STATUS1_RESERVED0_BITS                      4
#define DSC3B0_DFE_VGA_STATUS1_RESERVED0_SHIFT                     12

/* Dsc3b0 :: dfe_vga_status1 :: dfe_tap_3_bin [11:06] */
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_3_BIN_MASK                  0x0fc0
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_3_BIN_ALIGN                 0
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_3_BIN_BITS                  6
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_3_BIN_SHIFT                 6

/* Dsc3b0 :: dfe_vga_status1 :: dfe_tap_2_bin [05:00] */
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_2_BIN_MASK                  0x003f
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_2_BIN_ALIGN                 0
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_2_BIN_BITS                  6
#define DSC3B0_DFE_VGA_STATUS1_DFE_TAP_2_BIN_SHIFT                 0


/****************************************************************************
 * Dsc3b0 :: dfe_vga_status2
 */
/* Dsc3b0 :: dfe_vga_status2 :: reserved0 [15:10] */
#define DSC3B0_DFE_VGA_STATUS2_RESERVED0_MASK                      0xfc00
#define DSC3B0_DFE_VGA_STATUS2_RESERVED0_ALIGN                     0
#define DSC3B0_DFE_VGA_STATUS2_RESERVED0_BITS                      6
#define DSC3B0_DFE_VGA_STATUS2_RESERVED0_SHIFT                     10

/* Dsc3b0 :: dfe_vga_status2 :: dfe_tap_5_bin [09:05] */
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_5_BIN_MASK                  0x03e0
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_5_BIN_ALIGN                 0
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_5_BIN_BITS                  5
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_5_BIN_SHIFT                 5

/* Dsc3b0 :: dfe_vga_status2 :: dfe_tap_4_bin [04:00] */
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_4_BIN_MASK                  0x001f
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_4_BIN_ALIGN                 0
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_4_BIN_BITS                  5
#define DSC3B0_DFE_VGA_STATUS2_DFE_TAP_4_BIN_SHIFT                 0


/****************************************************************************
 * Dsc3b0 :: dfe_vga_status3
 */
/* Dsc3b0 :: dfe_vga_status3 :: reserved0 [15:11] */
#define DSC3B0_DFE_VGA_STATUS3_RESERVED0_MASK                      0xf800
#define DSC3B0_DFE_VGA_STATUS3_RESERVED0_ALIGN                     0
#define DSC3B0_DFE_VGA_STATUS3_RESERVED0_BITS                      5
#define DSC3B0_DFE_VGA_STATUS3_RESERVED0_SHIFT                     11

/* Dsc3b0 :: dfe_vga_status3 :: trnsum [10:00] */
#define DSC3B0_DFE_VGA_STATUS3_TRNSUM_MASK                         0x07ff
#define DSC3B0_DFE_VGA_STATUS3_TRNSUM_ALIGN                        0
#define DSC3B0_DFE_VGA_STATUS3_TRNSUM_BITS                         11
#define DSC3B0_DFE_VGA_STATUS3_TRNSUM_SHIFT                        0


/****************************************************************************
 * Dsc3b0 :: acq_sm_status0
 */
/* Dsc3b0 :: acq_sm_status0 :: reserved0 [15:09] */
#define DSC3B0_ACQ_SM_STATUS0_RESERVED0_MASK                       0xfe00
#define DSC3B0_ACQ_SM_STATUS0_RESERVED0_ALIGN                      0
#define DSC3B0_ACQ_SM_STATUS0_RESERVED0_BITS                       7
#define DSC3B0_ACQ_SM_STATUS0_RESERVED0_SHIFT                      9

/* Dsc3b0 :: acq_sm_status0 :: dsc_state_eee_acq_2 [08:08] */
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_EEE_ACQ_2_MASK             0x0100
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_EEE_ACQ_2_ALIGN            0
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_EEE_ACQ_2_BITS             1
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_EEE_ACQ_2_SHIFT            8

/* Dsc3b0 :: acq_sm_status0 :: reserved1 [07:05] */
#define DSC3B0_ACQ_SM_STATUS0_RESERVED1_MASK                       0x00e0
#define DSC3B0_ACQ_SM_STATUS0_RESERVED1_ALIGN                      0
#define DSC3B0_ACQ_SM_STATUS0_RESERVED1_BITS                       3
#define DSC3B0_ACQ_SM_STATUS0_RESERVED1_SHIFT                      5

/* Dsc3b0 :: acq_sm_status0 :: dsc_state [04:00] */
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_MASK                       0x001f
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_ALIGN                      0
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_BITS                       5
#define DSC3B0_ACQ_SM_STATUS0_DSC_STATE_SHIFT                      0


/****************************************************************************
 * Dsc3b0 :: acq_sm_status1
 */
/* Dsc3b0 :: acq_sm_status1 :: dsc_state_eee_acq_cdr_phase [15:15] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_ACQ_CDR_PHASE_MASK     0x8000
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_ACQ_CDR_PHASE_ALIGN    0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_ACQ_CDR_PHASE_BITS     1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_ACQ_CDR_PHASE_SHIFT    15

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_eee_quiet [14:14] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_QUIET_MASK             0x4000
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_QUIET_ALIGN            0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_QUIET_BITS             1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_EEE_QUIET_SHIFT            14

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_done [13:13] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_DONE_MASK                  0x2000
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_DONE_ALIGN                 0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_DONE_BITS                  1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_DONE_SHIFT                 13

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_measure [12:12] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_MEASURE_MASK               0x1000
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_MEASURE_ALIGN              0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_MEASURE_BITS               1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_MEASURE_SHIFT              12

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_train_2 [11:11] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_2_MASK               0x0800
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_2_ALIGN              0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_2_BITS               1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_2_SHIFT              11

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_train_1 [10:10] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_1_MASK               0x0400
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_1_ALIGN              0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_1_BITS               1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_TRAIN_1_SHIFT              10

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_soft_ack [09:09] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SOFT_ACK_MASK              0x0200
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SOFT_ACK_ALIGN             0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SOFT_ACK_BITS              1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SOFT_ACK_SHIFT             9

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_acq_2 [08:08] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_2_MASK                 0x0100
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_2_ALIGN                0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_2_BITS                 1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_2_SHIFT                8

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_acq_1 [07:07] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_1_MASK                 0x0080
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_1_ALIGN                0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_1_BITS                 1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_1_SHIFT                7

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_acq_cdr [06:06] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDR_MASK               0x0040
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDR_ALIGN              0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDR_BITS               1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDR_SHIFT              6

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_acq_cdrbr_phase [05:05] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDRBR_PHASE_MASK       0x0020
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDRBR_PHASE_ALIGN      0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDRBR_PHASE_BITS       1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_CDRBR_PHASE_SHIFT      5

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_os_integ_xfer [04:04] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_OS_INTEG_XFER_MASK         0x0010
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_OS_INTEG_XFER_ALIGN        0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_OS_INTEG_XFER_BITS         1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_OS_INTEG_XFER_SHIFT        4

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_acq_vga [03:03] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_VGA_MASK               0x0008
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_VGA_ALIGN              0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_VGA_BITS               1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_ACQ_VGA_SHIFT              3

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_setup [02:02] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SETUP_MASK                 0x0004
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SETUP_ALIGN                0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SETUP_BITS                 1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_SETUP_SHIFT                2

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_pause [01:01] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_PAUSE_MASK                 0x0002
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_PAUSE_ALIGN                0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_PAUSE_BITS                 1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_PAUSE_SHIFT                1

/* Dsc3b0 :: acq_sm_status1 :: dsc_state_init [00:00] */
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_INIT_MASK                  0x0001
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_INIT_ALIGN                 0
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_INIT_BITS                  1
#define DSC3B0_ACQ_SM_STATUS1_DSC_STATE_INIT_SHIFT                 0


/****************************************************************************
 * Dsc3b0 :: ana_status0
 */
/* Dsc3b0 :: ana_status0 :: reserved0 [15:08] */
#define DSC3B0_ANA_STATUS0_RESERVED0_MASK                          0xff00
#define DSC3B0_ANA_STATUS0_RESERVED0_ALIGN                         0
#define DSC3B0_ANA_STATUS0_RESERVED0_BITS                          8
#define DSC3B0_ANA_STATUS0_RESERVED0_SHIFT                         8

/* Dsc3b0 :: ana_status0 :: pd_ch_p1 [07:07] */
#define DSC3B0_ANA_STATUS0_PD_CH_P1_MASK                           0x0080
#define DSC3B0_ANA_STATUS0_PD_CH_P1_ALIGN                          0
#define DSC3B0_ANA_STATUS0_PD_CH_P1_BITS                           1
#define DSC3B0_ANA_STATUS0_PD_CH_P1_SHIFT                          7

/* Dsc3b0 :: ana_status0 :: en_dfe_clk [06:06] */
#define DSC3B0_ANA_STATUS0_EN_DFE_CLK_MASK                         0x0040
#define DSC3B0_ANA_STATUS0_EN_DFE_CLK_ALIGN                        0
#define DSC3B0_ANA_STATUS0_EN_DFE_CLK_BITS                         1
#define DSC3B0_ANA_STATUS0_EN_DFE_CLK_SHIFT                        6

/* Dsc3b0 :: ana_status0 :: en_hgain [05:05] */
#define DSC3B0_ANA_STATUS0_EN_HGAIN_MASK                           0x0020
#define DSC3B0_ANA_STATUS0_EN_HGAIN_ALIGN                          0
#define DSC3B0_ANA_STATUS0_EN_HGAIN_BITS                           1
#define DSC3B0_ANA_STATUS0_EN_HGAIN_SHIFT                          5

/* Dsc3b0 :: ana_status0 :: offset_pd [04:04] */
#define DSC3B0_ANA_STATUS0_OFFSET_PD_MASK                          0x0010
#define DSC3B0_ANA_STATUS0_OFFSET_PD_ALIGN                         0
#define DSC3B0_ANA_STATUS0_OFFSET_PD_BITS                          1
#define DSC3B0_ANA_STATUS0_OFFSET_PD_SHIFT                         4

/* Dsc3b0 :: ana_status0 :: pf_ctrl_bin [03:00] */
#define DSC3B0_ANA_STATUS0_PF_CTRL_BIN_MASK                        0x000f
#define DSC3B0_ANA_STATUS0_PF_CTRL_BIN_ALIGN                       0
#define DSC3B0_ANA_STATUS0_PF_CTRL_BIN_BITS                        4
#define DSC3B0_ANA_STATUS0_PF_CTRL_BIN_SHIFT                       0


/****************************************************************************
 * Dsc3b0 :: ana_status1
 */
/* Dsc3b0 :: ana_status1 :: reserved0 [15:12] */
#define DSC3B0_ANA_STATUS1_RESERVED0_MASK                          0xf000
#define DSC3B0_ANA_STATUS1_RESERVED0_ALIGN                         0
#define DSC3B0_ANA_STATUS1_RESERVED0_BITS                          4
#define DSC3B0_ANA_STATUS1_RESERVED0_SHIFT                         12

/* Dsc3b0 :: ana_status1 :: slicer_offset_po [11:06] */
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PO_MASK                   0x0fc0
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PO_ALIGN                  0
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PO_BITS                   6
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PO_SHIFT                  6

/* Dsc3b0 :: ana_status1 :: slicer_offset_pe [05:00] */
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PE_MASK                   0x003f
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PE_ALIGN                  0
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PE_BITS                   6
#define DSC3B0_ANA_STATUS1_SLICER_OFFSET_PE_SHIFT                  0


/****************************************************************************
 * Dsc3b0 :: ana_status2
 */
/* Dsc3b0 :: ana_status2 :: reserved0 [15:12] */
#define DSC3B0_ANA_STATUS2_RESERVED0_MASK                          0xf000
#define DSC3B0_ANA_STATUS2_RESERVED0_ALIGN                         0
#define DSC3B0_ANA_STATUS2_RESERVED0_BITS                          4
#define DSC3B0_ANA_STATUS2_RESERVED0_SHIFT                         12

/* Dsc3b0 :: ana_status2 :: slicer_offset_zo [11:06] */
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZO_MASK                   0x0fc0
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZO_ALIGN                  0
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZO_BITS                   6
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZO_SHIFT                  6

/* Dsc3b0 :: ana_status2 :: slicer_offset_ze [05:00] */
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZE_MASK                   0x003f
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZE_ALIGN                  0
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZE_BITS                   6
#define DSC3B0_ANA_STATUS2_SLICER_OFFSET_ZE_SHIFT                  0


/****************************************************************************
 * Dsc3b0 :: ana_status3
 */
/* Dsc3b0 :: ana_status3 :: reserved0 [15:12] */
#define DSC3B0_ANA_STATUS3_RESERVED0_MASK                          0xf000
#define DSC3B0_ANA_STATUS3_RESERVED0_ALIGN                         0
#define DSC3B0_ANA_STATUS3_RESERVED0_BITS                          4
#define DSC3B0_ANA_STATUS3_RESERVED0_SHIFT                         12

/* Dsc3b0 :: ana_status3 :: slicer_offset_mo [11:06] */
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_MO_MASK                   0x0fc0
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_MO_ALIGN                  0
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_MO_BITS                   6
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_MO_SHIFT                  6

/* Dsc3b0 :: ana_status3 :: slicer_offset_me [05:00] */
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_ME_MASK                   0x003f
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_ME_ALIGN                  0
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_ME_BITS                   6
#define DSC3B0_ANA_STATUS3_SLICER_OFFSET_ME_SHIFT                  0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc4b0
 */
/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl0
 */
/* Dsc4b0 :: tuning_sm_ctrl0 :: reserved0 [15:15] */
#define DSC4B0_TUNING_SM_CTRL0_RESERVED0_MASK                      0x8000
#define DSC4B0_TUNING_SM_CTRL0_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL0_RESERVED0_BITS                      1
#define DSC4B0_TUNING_SM_CTRL0_RESERVED0_SHIFT                     15

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_tx_postc_cal [14:14] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_TX_POSTC_CAL_MASK            0x4000
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_TX_POSTC_CAL_ALIGN           0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_TX_POSTC_CAL_BITS            1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_TX_POSTC_CAL_SHIFT           14

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_br_vga [13:13] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_VGA_MASK                  0x2000
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_VGA_ALIGN                 0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_VGA_BITS                  1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_VGA_SHIFT                 13

/* Dsc4b0 :: tuning_sm_ctrl0 :: postc_metric_ctrl [12:12] */
#define DSC4B0_TUNING_SM_CTRL0_POSTC_METRIC_CTRL_MASK              0x1000
#define DSC4B0_TUNING_SM_CTRL0_POSTC_METRIC_CTRL_ALIGN             0
#define DSC4B0_TUNING_SM_CTRL0_POSTC_METRIC_CTRL_BITS              1
#define DSC4B0_TUNING_SM_CTRL0_POSTC_METRIC_CTRL_SHIFT             12

/* Dsc4b0 :: tuning_sm_ctrl0 :: hysteresis_en [11:11] */
#define DSC4B0_TUNING_SM_CTRL0_HYSTERESIS_EN_MASK                  0x0800
#define DSC4B0_TUNING_SM_CTRL0_HYSTERESIS_EN_ALIGN                 0
#define DSC4B0_TUNING_SM_CTRL0_HYSTERESIS_EN_BITS                  1
#define DSC4B0_TUNING_SM_CTRL0_HYSTERESIS_EN_SHIFT                 11

/* Dsc4b0 :: tuning_sm_ctrl0 :: slicer_cal_linear_srch [10:10] */
#define DSC4B0_TUNING_SM_CTRL0_SLICER_CAL_LINEAR_SRCH_MASK         0x0400
#define DSC4B0_TUNING_SM_CTRL0_SLICER_CAL_LINEAR_SRCH_ALIGN        0
#define DSC4B0_TUNING_SM_CTRL0_SLICER_CAL_LINEAR_SRCH_BITS         1
#define DSC4B0_TUNING_SM_CTRL0_SLICER_CAL_LINEAR_SRCH_SHIFT        10

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_br_pf_cal [09:09] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_PF_CAL_MASK               0x0200
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_PF_CAL_ALIGN              0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_PF_CAL_BITS               1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_PF_CAL_SHIFT              9

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_osx2_pf_cal [08:08] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX2_PF_CAL_MASK             0x0100
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX2_PF_CAL_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX2_PF_CAL_BITS             1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX2_PF_CAL_SHIFT            8

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_osx1_pf_cal [07:07] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX1_PF_CAL_MASK             0x0080
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX1_PF_CAL_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX1_PF_CAL_BITS             1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX1_PF_CAL_SHIFT            7

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_data_slicer_recal [06:06] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_DATA_SLICER_RECAL_MASK       0x0040
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_DATA_SLICER_RECAL_ALIGN      0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_DATA_SLICER_RECAL_BITS       1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_DATA_SLICER_RECAL_SHIFT      6

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_osx45_slicer_cal [05:05] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX45_SLICER_CAL_MASK        0x0020
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX45_SLICER_CAL_ALIGN       0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX45_SLICER_CAL_BITS        1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OSX45_SLICER_CAL_SHIFT       5

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_phase_slicer_cal [04:04] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_PHASE_SLICER_CAL_MASK        0x0010
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_PHASE_SLICER_CAL_ALIGN       0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_PHASE_SLICER_CAL_BITS        1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_PHASE_SLICER_CAL_SHIFT       4

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_br_data_slicer_cal [03:03] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_DATA_SLICER_CAL_MASK      0x0008
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_DATA_SLICER_CAL_ALIGN     0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_DATA_SLICER_CAL_BITS      1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_BR_DATA_SLICER_CAL_SHIFT     3

/* Dsc4b0 :: tuning_sm_ctrl0 :: bypass_os_data_slicer_cal [02:02] */
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OS_DATA_SLICER_CAL_MASK      0x0004
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OS_DATA_SLICER_CAL_ALIGN     0
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OS_DATA_SLICER_CAL_BITS      1
#define DSC4B0_TUNING_SM_CTRL0_BYPASS_OS_DATA_SLICER_CAL_SHIFT     2

/* Dsc4b0 :: tuning_sm_ctrl0 :: restart_tuning [01:01] */
#define DSC4B0_TUNING_SM_CTRL0_RESTART_TUNING_MASK                 0x0002
#define DSC4B0_TUNING_SM_CTRL0_RESTART_TUNING_ALIGN                0
#define DSC4B0_TUNING_SM_CTRL0_RESTART_TUNING_BITS                 1
#define DSC4B0_TUNING_SM_CTRL0_RESTART_TUNING_SHIFT                1

/* Dsc4b0 :: tuning_sm_ctrl0 :: tuning_sm_en [00:00] */
#define DSC4B0_TUNING_SM_CTRL0_TUNING_SM_EN_MASK                   0x0001
#define DSC4B0_TUNING_SM_CTRL0_TUNING_SM_EN_ALIGN                  0
#define DSC4B0_TUNING_SM_CTRL0_TUNING_SM_EN_BITS                   1
#define DSC4B0_TUNING_SM_CTRL0_TUNING_SM_EN_SHIFT                  0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl1
 */
/* Dsc4b0 :: tuning_sm_ctrl1 :: reserved0 [15:15] */
#define DSC4B0_TUNING_SM_CTRL1_RESERVED0_MASK                      0x8000
#define DSC4B0_TUNING_SM_CTRL1_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL1_RESERVED0_BITS                      1
#define DSC4B0_TUNING_SM_CTRL1_RESERVED0_SHIFT                     15

/* Dsc4b0 :: tuning_sm_ctrl1 :: pf_ctrl_br_offset [14:12] */
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_OFFSET_MASK              0x7000
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_OFFSET_ALIGN             0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_OFFSET_BITS              3
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_OFFSET_SHIFT             12

/* Dsc4b0 :: tuning_sm_ctrl1 :: pf_ctrl_osx1_offset [11:09] */
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX1_OFFSET_MASK            0x0e00
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX1_OFFSET_ALIGN           0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX1_OFFSET_BITS            3
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX1_OFFSET_SHIFT           9

/* Dsc4b0 :: tuning_sm_ctrl1 :: pf_ctrl_osx2_offset [08:06] */
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX2_OFFSET_MASK            0x01c0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX2_OFFSET_ALIGN           0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX2_OFFSET_BITS            3
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OSX2_OFFSET_SHIFT           6

/* Dsc4b0 :: tuning_sm_ctrl1 :: pf_ctrl_br_init [05:03] */
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_INIT_MASK                0x0038
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_INIT_ALIGN               0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_INIT_BITS                3
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_BR_INIT_SHIFT               3

/* Dsc4b0 :: tuning_sm_ctrl1 :: pf_ctrl_os_init [02:00] */
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OS_INIT_MASK                0x0007
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OS_INIT_ALIGN               0
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OS_INIT_BITS                3
#define DSC4B0_TUNING_SM_CTRL1_PF_CTRL_OS_INIT_SHIFT               0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl2
 */
/* Dsc4b0 :: tuning_sm_ctrl2 :: reserved0 [15:12] */
#define DSC4B0_TUNING_SM_CTRL2_RESERVED0_MASK                      0xf000
#define DSC4B0_TUNING_SM_CTRL2_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL2_RESERVED0_BITS                      4
#define DSC4B0_TUNING_SM_CTRL2_RESERVED0_SHIFT                     12

/* Dsc4b0 :: tuning_sm_ctrl2 :: vga_max_val [11:06] */
#define DSC4B0_TUNING_SM_CTRL2_VGA_MAX_VAL_MASK                    0x0fc0
#define DSC4B0_TUNING_SM_CTRL2_VGA_MAX_VAL_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL2_VGA_MAX_VAL_BITS                    6
#define DSC4B0_TUNING_SM_CTRL2_VGA_MAX_VAL_SHIFT                   6

/* Dsc4b0 :: tuning_sm_ctrl2 :: vga_min_val [05:00] */
#define DSC4B0_TUNING_SM_CTRL2_VGA_MIN_VAL_MASK                    0x003f
#define DSC4B0_TUNING_SM_CTRL2_VGA_MIN_VAL_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL2_VGA_MIN_VAL_BITS                    6
#define DSC4B0_TUNING_SM_CTRL2_VGA_MIN_VAL_SHIFT                   0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl3
 */
/* Dsc4b0 :: tuning_sm_ctrl3 :: reserved0 [15:12] */
#define DSC4B0_TUNING_SM_CTRL3_RESERVED0_MASK                      0xf000
#define DSC4B0_TUNING_SM_CTRL3_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL3_RESERVED0_BITS                      4
#define DSC4B0_TUNING_SM_CTRL3_RESERVED0_SHIFT                     12

/* Dsc4b0 :: tuning_sm_ctrl3 :: dfe_max_val [11:06] */
#define DSC4B0_TUNING_SM_CTRL3_DFE_MAX_VAL_MASK                    0x0fc0
#define DSC4B0_TUNING_SM_CTRL3_DFE_MAX_VAL_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL3_DFE_MAX_VAL_BITS                    6
#define DSC4B0_TUNING_SM_CTRL3_DFE_MAX_VAL_SHIFT                   6

/* Dsc4b0 :: tuning_sm_ctrl3 :: dfe_min_val [05:00] */
#define DSC4B0_TUNING_SM_CTRL3_DFE_MIN_VAL_MASK                    0x003f
#define DSC4B0_TUNING_SM_CTRL3_DFE_MIN_VAL_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL3_DFE_MIN_VAL_BITS                    6
#define DSC4B0_TUNING_SM_CTRL3_DFE_MIN_VAL_SHIFT                   0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl4
 */
/* Dsc4b0 :: tuning_sm_ctrl4 :: reserved0 [15:14] */
#define DSC4B0_TUNING_SM_CTRL4_RESERVED0_MASK                      0xc000
#define DSC4B0_TUNING_SM_CTRL4_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL4_RESERVED0_BITS                      2
#define DSC4B0_TUNING_SM_CTRL4_RESERVED0_SHIFT                     14

/* Dsc4b0 :: tuning_sm_ctrl4 :: br_pf_tap_en [13:07] */
#define DSC4B0_TUNING_SM_CTRL4_BR_PF_TAP_EN_MASK                   0x3f80
#define DSC4B0_TUNING_SM_CTRL4_BR_PF_TAP_EN_ALIGN                  0
#define DSC4B0_TUNING_SM_CTRL4_BR_PF_TAP_EN_BITS                   7
#define DSC4B0_TUNING_SM_CTRL4_BR_PF_TAP_EN_SHIFT                  7

/* Dsc4b0 :: tuning_sm_ctrl4 :: osx1_pf_tap_en [06:00] */
#define DSC4B0_TUNING_SM_CTRL4_OSX1_PF_TAP_EN_MASK                 0x007f
#define DSC4B0_TUNING_SM_CTRL4_OSX1_PF_TAP_EN_ALIGN                0
#define DSC4B0_TUNING_SM_CTRL4_OSX1_PF_TAP_EN_BITS                 7
#define DSC4B0_TUNING_SM_CTRL4_OSX1_PF_TAP_EN_SHIFT                0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl5
 */
/* Dsc4b0 :: tuning_sm_ctrl5 :: reserved0 [15:15] */
#define DSC4B0_TUNING_SM_CTRL5_RESERVED0_MASK                      0x8000
#define DSC4B0_TUNING_SM_CTRL5_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL5_RESERVED0_BITS                      1
#define DSC4B0_TUNING_SM_CTRL5_RESERVED0_SHIFT                     15

/* Dsc4b0 :: tuning_sm_ctrl5 :: msr_br_vga_timeout [14:10] */
#define DSC4B0_TUNING_SM_CTRL5_MSR_BR_VGA_TIMEOUT_MASK             0x7c00
#define DSC4B0_TUNING_SM_CTRL5_MSR_BR_VGA_TIMEOUT_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL5_MSR_BR_VGA_TIMEOUT_BITS             5
#define DSC4B0_TUNING_SM_CTRL5_MSR_BR_VGA_TIMEOUT_SHIFT            10

/* Dsc4b0 :: tuning_sm_ctrl5 :: hysteresis_timeout [09:05] */
#define DSC4B0_TUNING_SM_CTRL5_HYSTERESIS_TIMEOUT_MASK             0x03e0
#define DSC4B0_TUNING_SM_CTRL5_HYSTERESIS_TIMEOUT_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL5_HYSTERESIS_TIMEOUT_BITS             5
#define DSC4B0_TUNING_SM_CTRL5_HYSTERESIS_TIMEOUT_SHIFT            5

/* Dsc4b0 :: tuning_sm_ctrl5 :: msr_postc_timeout [04:00] */
#define DSC4B0_TUNING_SM_CTRL5_MSR_POSTC_TIMEOUT_MASK              0x001f
#define DSC4B0_TUNING_SM_CTRL5_MSR_POSTC_TIMEOUT_ALIGN             0
#define DSC4B0_TUNING_SM_CTRL5_MSR_POSTC_TIMEOUT_BITS              5
#define DSC4B0_TUNING_SM_CTRL5_MSR_POSTC_TIMEOUT_SHIFT             0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl6
 */
/* Dsc4b0 :: tuning_sm_ctrl6 :: reserved0 [15:14] */
#define DSC4B0_TUNING_SM_CTRL6_RESERVED0_MASK                      0xc000
#define DSC4B0_TUNING_SM_CTRL6_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL6_RESERVED0_BITS                      2
#define DSC4B0_TUNING_SM_CTRL6_RESERVED0_SHIFT                     14

/* Dsc4b0 :: tuning_sm_ctrl6 :: br_vga_lms_gain [13:12] */
#define DSC4B0_TUNING_SM_CTRL6_BR_VGA_LMS_GAIN_MASK                0x3000
#define DSC4B0_TUNING_SM_CTRL6_BR_VGA_LMS_GAIN_ALIGN               0
#define DSC4B0_TUNING_SM_CTRL6_BR_VGA_LMS_GAIN_BITS                2
#define DSC4B0_TUNING_SM_CTRL6_BR_VGA_LMS_GAIN_SHIFT               12

/* Dsc4b0 :: tuning_sm_ctrl6 :: postc_dfe_lms_gain [11:10] */
#define DSC4B0_TUNING_SM_CTRL6_POSTC_DFE_LMS_GAIN_MASK             0x0c00
#define DSC4B0_TUNING_SM_CTRL6_POSTC_DFE_LMS_GAIN_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL6_POSTC_DFE_LMS_GAIN_BITS             2
#define DSC4B0_TUNING_SM_CTRL6_POSTC_DFE_LMS_GAIN_SHIFT            10

/* Dsc4b0 :: tuning_sm_ctrl6 :: cdr_phase_inversion_timeout [09:05] */
#define DSC4B0_TUNING_SM_CTRL6_CDR_PHASE_INVERSION_TIMEOUT_MASK    0x03e0
#define DSC4B0_TUNING_SM_CTRL6_CDR_PHASE_INVERSION_TIMEOUT_ALIGN   0
#define DSC4B0_TUNING_SM_CTRL6_CDR_PHASE_INVERSION_TIMEOUT_BITS    5
#define DSC4B0_TUNING_SM_CTRL6_CDR_PHASE_INVERSION_TIMEOUT_SHIFT   5

/* Dsc4b0 :: tuning_sm_ctrl6 :: msr_pf_timeout [04:00] */
#define DSC4B0_TUNING_SM_CTRL6_MSR_PF_TIMEOUT_MASK                 0x001f
#define DSC4B0_TUNING_SM_CTRL6_MSR_PF_TIMEOUT_ALIGN                0
#define DSC4B0_TUNING_SM_CTRL6_MSR_PF_TIMEOUT_BITS                 5
#define DSC4B0_TUNING_SM_CTRL6_MSR_PF_TIMEOUT_SHIFT                0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl7
 */
/* Dsc4b0 :: tuning_sm_ctrl7 :: reserved0 [15:15] */
#define DSC4B0_TUNING_SM_CTRL7_RESERVED0_MASK                      0x8000
#define DSC4B0_TUNING_SM_CTRL7_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL7_RESERVED0_BITS                      1
#define DSC4B0_TUNING_SM_CTRL7_RESERVED0_SHIFT                     15

/* Dsc4b0 :: tuning_sm_ctrl7 :: br_vga_trn2_timeout [14:10] */
#define DSC4B0_TUNING_SM_CTRL7_BR_VGA_TRN2_TIMEOUT_MASK            0x7c00
#define DSC4B0_TUNING_SM_CTRL7_BR_VGA_TRN2_TIMEOUT_ALIGN           0
#define DSC4B0_TUNING_SM_CTRL7_BR_VGA_TRN2_TIMEOUT_BITS            5
#define DSC4B0_TUNING_SM_CTRL7_BR_VGA_TRN2_TIMEOUT_SHIFT           10

/* Dsc4b0 :: tuning_sm_ctrl7 :: br_pf_trn2_timeout [09:05] */
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN2_TIMEOUT_MASK             0x03e0
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN2_TIMEOUT_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN2_TIMEOUT_BITS             5
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN2_TIMEOUT_SHIFT            5

/* Dsc4b0 :: tuning_sm_ctrl7 :: br_pf_trn1_timeout [04:00] */
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN1_TIMEOUT_MASK             0x001f
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN1_TIMEOUT_ALIGN            0
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN1_TIMEOUT_BITS             5
#define DSC4B0_TUNING_SM_CTRL7_BR_PF_TRN1_TIMEOUT_SHIFT            0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl8
 */
/* Dsc4b0 :: tuning_sm_ctrl8 :: reserved0 [15:14] */
#define DSC4B0_TUNING_SM_CTRL8_RESERVED0_MASK                      0xc000
#define DSC4B0_TUNING_SM_CTRL8_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL8_RESERVED0_BITS                      2
#define DSC4B0_TUNING_SM_CTRL8_RESERVED0_SHIFT                     14

/* Dsc4b0 :: tuning_sm_ctrl8 :: br_postc_tap_en [13:07] */
#define DSC4B0_TUNING_SM_CTRL8_BR_POSTC_TAP_EN_MASK                0x3f80
#define DSC4B0_TUNING_SM_CTRL8_BR_POSTC_TAP_EN_ALIGN               0
#define DSC4B0_TUNING_SM_CTRL8_BR_POSTC_TAP_EN_BITS                7
#define DSC4B0_TUNING_SM_CTRL8_BR_POSTC_TAP_EN_SHIFT               7

/* Dsc4b0 :: tuning_sm_ctrl8 :: osx2_pf_tap_en [06:00] */
#define DSC4B0_TUNING_SM_CTRL8_OSX2_PF_TAP_EN_MASK                 0x007f
#define DSC4B0_TUNING_SM_CTRL8_OSX2_PF_TAP_EN_ALIGN                0
#define DSC4B0_TUNING_SM_CTRL8_OSX2_PF_TAP_EN_BITS                 7
#define DSC4B0_TUNING_SM_CTRL8_OSX2_PF_TAP_EN_SHIFT                0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl9
 */
/* Dsc4b0 :: tuning_sm_ctrl9 :: reserved0 [15:14] */
#define DSC4B0_TUNING_SM_CTRL9_RESERVED0_MASK                      0xc000
#define DSC4B0_TUNING_SM_CTRL9_RESERVED0_ALIGN                     0
#define DSC4B0_TUNING_SM_CTRL9_RESERVED0_BITS                      2
#define DSC4B0_TUNING_SM_CTRL9_RESERVED0_SHIFT                     14

/* Dsc4b0 :: tuning_sm_ctrl9 :: osx2_postc_tap_en [13:07] */
#define DSC4B0_TUNING_SM_CTRL9_OSX2_POSTC_TAP_EN_MASK              0x3f80
#define DSC4B0_TUNING_SM_CTRL9_OSX2_POSTC_TAP_EN_ALIGN             0
#define DSC4B0_TUNING_SM_CTRL9_OSX2_POSTC_TAP_EN_BITS              7
#define DSC4B0_TUNING_SM_CTRL9_OSX2_POSTC_TAP_EN_SHIFT             7

/* Dsc4b0 :: tuning_sm_ctrl9 :: osx1_postc_tap_en [06:00] */
#define DSC4B0_TUNING_SM_CTRL9_OSX1_POSTC_TAP_EN_MASK              0x007f
#define DSC4B0_TUNING_SM_CTRL9_OSX1_POSTC_TAP_EN_ALIGN             0
#define DSC4B0_TUNING_SM_CTRL9_OSX1_POSTC_TAP_EN_BITS              7
#define DSC4B0_TUNING_SM_CTRL9_OSX1_POSTC_TAP_EN_SHIFT             0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl10
 */
/* Dsc4b0 :: tuning_sm_ctrl10 :: reserved0 [15:15] */
#define DSC4B0_TUNING_SM_CTRL10_RESERVED0_MASK                     0x8000
#define DSC4B0_TUNING_SM_CTRL10_RESERVED0_ALIGN                    0
#define DSC4B0_TUNING_SM_CTRL10_RESERVED0_BITS                     1
#define DSC4B0_TUNING_SM_CTRL10_RESERVED0_SHIFT                    15

/* Dsc4b0 :: tuning_sm_ctrl10 :: msr_slicer_slow_timeout [14:10] */
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_SLOW_TIMEOUT_MASK       0x7c00
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_SLOW_TIMEOUT_ALIGN      0
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_SLOW_TIMEOUT_BITS       5
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_SLOW_TIMEOUT_SHIFT      10

/* Dsc4b0 :: tuning_sm_ctrl10 :: msr_slicer_fast_timeout [09:05] */
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_FAST_TIMEOUT_MASK       0x03e0
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_FAST_TIMEOUT_ALIGN      0
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_FAST_TIMEOUT_BITS       5
#define DSC4B0_TUNING_SM_CTRL10_MSR_SLICER_FAST_TIMEOUT_SHIFT      5

/* Dsc4b0 :: tuning_sm_ctrl10 :: default_trn2_timeout [04:00] */
#define DSC4B0_TUNING_SM_CTRL10_DEFAULT_TRN2_TIMEOUT_MASK          0x001f
#define DSC4B0_TUNING_SM_CTRL10_DEFAULT_TRN2_TIMEOUT_ALIGN         0
#define DSC4B0_TUNING_SM_CTRL10_DEFAULT_TRN2_TIMEOUT_BITS          5
#define DSC4B0_TUNING_SM_CTRL10_DEFAULT_TRN2_TIMEOUT_SHIFT         0


/****************************************************************************
 * Dsc4b0 :: tuning_sm_ctrl11
 */
/* Dsc4b0 :: tuning_sm_ctrl11 :: reserved0 [15:08] */
#define DSC4B0_TUNING_SM_CTRL11_RESERVED0_MASK                     0xff00
#define DSC4B0_TUNING_SM_CTRL11_RESERVED0_ALIGN                    0
#define DSC4B0_TUNING_SM_CTRL11_RESERVED0_BITS                     8
#define DSC4B0_TUNING_SM_CTRL11_RESERVED0_SHIFT                    8

/* Dsc4b0 :: tuning_sm_ctrl11 :: pf_fine_en [07:07] */
#define DSC4B0_TUNING_SM_CTRL11_PF_FINE_EN_MASK                    0x0080
#define DSC4B0_TUNING_SM_CTRL11_PF_FINE_EN_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL11_PF_FINE_EN_BITS                    1
#define DSC4B0_TUNING_SM_CTRL11_PF_FINE_EN_SHIFT                   7

/* Dsc4b0 :: tuning_sm_ctrl11 :: reserved1 [06:06] */
#define DSC4B0_TUNING_SM_CTRL11_RESERVED1_MASK                     0x0040
#define DSC4B0_TUNING_SM_CTRL11_RESERVED1_ALIGN                    0
#define DSC4B0_TUNING_SM_CTRL11_RESERVED1_BITS                     1
#define DSC4B0_TUNING_SM_CTRL11_RESERVED1_SHIFT                    6

/* Dsc4b0 :: tuning_sm_ctrl11 :: pf_max_val [05:02] */
#define DSC4B0_TUNING_SM_CTRL11_PF_MAX_VAL_MASK                    0x003c
#define DSC4B0_TUNING_SM_CTRL11_PF_MAX_VAL_ALIGN                   0
#define DSC4B0_TUNING_SM_CTRL11_PF_MAX_VAL_BITS                    4
#define DSC4B0_TUNING_SM_CTRL11_PF_MAX_VAL_SHIFT                   2

/* Dsc4b0 :: tuning_sm_ctrl11 :: bypass_osx1_slicer_cal [01:01] */
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX1_SLICER_CAL_MASK        0x0002
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX1_SLICER_CAL_ALIGN       0
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX1_SLICER_CAL_BITS        1
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX1_SLICER_CAL_SHIFT       1

/* Dsc4b0 :: tuning_sm_ctrl11 :: bypass_osx2_slicer_cal [00:00] */
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX2_SLICER_CAL_MASK        0x0001
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX2_SLICER_CAL_ALIGN       0
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX2_SLICER_CAL_BITS        1
#define DSC4B0_TUNING_SM_CTRL11_BYPASS_OSX2_SLICER_CAL_SHIFT       0


/****************************************************************************
 * Dsc4b0 :: acq_sm_ctrl9
 */
/* Dsc4b0 :: acq_sm_ctrl9 :: reserved0 [15:13] */
#define DSC4B0_ACQ_SM_CTRL9_RESERVED0_MASK                         0xe000
#define DSC4B0_ACQ_SM_CTRL9_RESERVED0_ALIGN                        0
#define DSC4B0_ACQ_SM_CTRL9_RESERVED0_BITS                         3
#define DSC4B0_ACQ_SM_CTRL9_RESERVED0_SHIFT                        13

/* Dsc4b0 :: acq_sm_ctrl9 :: eee_lfsr_cnt [12:00] */
#define DSC4B0_ACQ_SM_CTRL9_EEE_LFSR_CNT_MASK                      0x1fff
#define DSC4B0_ACQ_SM_CTRL9_EEE_LFSR_CNT_ALIGN                     0
#define DSC4B0_ACQ_SM_CTRL9_EEE_LFSR_CNT_BITS                      13
#define DSC4B0_ACQ_SM_CTRL9_EEE_LFSR_CNT_SHIFT                     0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Dsc5b0
 */
/****************************************************************************
 * Dsc5b0 :: tuning_sm_status0
 */
/* Dsc5b0 :: tuning_sm_status0 :: reserved0 [15:14] */
#define DSC5B0_TUNING_SM_STATUS0_RESERVED0_MASK                    0xc000
#define DSC5B0_TUNING_SM_STATUS0_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS0_RESERVED0_BITS                    2
#define DSC5B0_TUNING_SM_STATUS0_RESERVED0_SHIFT                   14

/* Dsc5b0 :: tuning_sm_status0 :: tuning_done [13:13] */
#define DSC5B0_TUNING_SM_STATUS0_TUNING_DONE_MASK                  0x2000
#define DSC5B0_TUNING_SM_STATUS0_TUNING_DONE_ALIGN                 0
#define DSC5B0_TUNING_SM_STATUS0_TUNING_DONE_BITS                  1
#define DSC5B0_TUNING_SM_STATUS0_TUNING_DONE_SHIFT                 13

/* Dsc5b0 :: tuning_sm_status0 :: srch_state [12:09] */
#define DSC5B0_TUNING_SM_STATUS0_SRCH_STATE_MASK                   0x1e00
#define DSC5B0_TUNING_SM_STATUS0_SRCH_STATE_ALIGN                  0
#define DSC5B0_TUNING_SM_STATUS0_SRCH_STATE_BITS                   4
#define DSC5B0_TUNING_SM_STATUS0_SRCH_STATE_SHIFT                  9

/* Dsc5b0 :: tuning_sm_status0 :: tuning_state [08:04] */
#define DSC5B0_TUNING_SM_STATUS0_TUNING_STATE_MASK                 0x01f0
#define DSC5B0_TUNING_SM_STATUS0_TUNING_STATE_ALIGN                0
#define DSC5B0_TUNING_SM_STATUS0_TUNING_STATE_BITS                 5
#define DSC5B0_TUNING_SM_STATUS0_TUNING_STATE_SHIFT                4

/* Dsc5b0 :: tuning_sm_status0 :: dsc_state [03:00] */
#define DSC5B0_TUNING_SM_STATUS0_DSC_STATE_MASK                    0x000f
#define DSC5B0_TUNING_SM_STATUS0_DSC_STATE_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS0_DSC_STATE_BITS                    4
#define DSC5B0_TUNING_SM_STATUS0_DSC_STATE_SHIFT                   0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status1
 */
/* Dsc5b0 :: tuning_sm_status1 :: reserved0 [15:11] */
#define DSC5B0_TUNING_SM_STATUS1_RESERVED0_MASK                    0xf800
#define DSC5B0_TUNING_SM_STATUS1_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS1_RESERVED0_BITS                    5
#define DSC5B0_TUNING_SM_STATUS1_RESERVED0_SHIFT                   11

/* Dsc5b0 :: tuning_sm_status1 :: postc_metric [10:00] */
#define DSC5B0_TUNING_SM_STATUS1_POSTC_METRIC_MASK                 0x07ff
#define DSC5B0_TUNING_SM_STATUS1_POSTC_METRIC_ALIGN                0
#define DSC5B0_TUNING_SM_STATUS1_POSTC_METRIC_BITS                 11
#define DSC5B0_TUNING_SM_STATUS1_POSTC_METRIC_SHIFT                0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status2
 */
/* Dsc5b0 :: tuning_sm_status2 :: reserved0 [15:06] */
#define DSC5B0_TUNING_SM_STATUS2_RESERVED0_MASK                    0xffc0
#define DSC5B0_TUNING_SM_STATUS2_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS2_RESERVED0_BITS                    10
#define DSC5B0_TUNING_SM_STATUS2_RESERVED0_SHIFT                   6

/* Dsc5b0 :: tuning_sm_status2 :: dfe_max [05:05] */
#define DSC5B0_TUNING_SM_STATUS2_DFE_MAX_MASK                      0x0020
#define DSC5B0_TUNING_SM_STATUS2_DFE_MAX_ALIGN                     0
#define DSC5B0_TUNING_SM_STATUS2_DFE_MAX_BITS                      1
#define DSC5B0_TUNING_SM_STATUS2_DFE_MAX_SHIFT                     5

/* Dsc5b0 :: tuning_sm_status2 :: dfe_min [04:04] */
#define DSC5B0_TUNING_SM_STATUS2_DFE_MIN_MASK                      0x0010
#define DSC5B0_TUNING_SM_STATUS2_DFE_MIN_ALIGN                     0
#define DSC5B0_TUNING_SM_STATUS2_DFE_MIN_BITS                      1
#define DSC5B0_TUNING_SM_STATUS2_DFE_MIN_SHIFT                     4

/* Dsc5b0 :: tuning_sm_status2 :: vga_max [03:03] */
#define DSC5B0_TUNING_SM_STATUS2_VGA_MAX_MASK                      0x0008
#define DSC5B0_TUNING_SM_STATUS2_VGA_MAX_ALIGN                     0
#define DSC5B0_TUNING_SM_STATUS2_VGA_MAX_BITS                      1
#define DSC5B0_TUNING_SM_STATUS2_VGA_MAX_SHIFT                     3

/* Dsc5b0 :: tuning_sm_status2 :: vga_min [02:02] */
#define DSC5B0_TUNING_SM_STATUS2_VGA_MIN_MASK                      0x0004
#define DSC5B0_TUNING_SM_STATUS2_VGA_MIN_ALIGN                     0
#define DSC5B0_TUNING_SM_STATUS2_VGA_MIN_BITS                      1
#define DSC5B0_TUNING_SM_STATUS2_VGA_MIN_SHIFT                     2

/* Dsc5b0 :: tuning_sm_status2 :: pf_max [01:01] */
#define DSC5B0_TUNING_SM_STATUS2_PF_MAX_MASK                       0x0002
#define DSC5B0_TUNING_SM_STATUS2_PF_MAX_ALIGN                      0
#define DSC5B0_TUNING_SM_STATUS2_PF_MAX_BITS                       1
#define DSC5B0_TUNING_SM_STATUS2_PF_MAX_SHIFT                      1

/* Dsc5b0 :: tuning_sm_status2 :: pf_min [00:00] */
#define DSC5B0_TUNING_SM_STATUS2_PF_MIN_MASK                       0x0001
#define DSC5B0_TUNING_SM_STATUS2_PF_MIN_ALIGN                      0
#define DSC5B0_TUNING_SM_STATUS2_PF_MIN_BITS                       1
#define DSC5B0_TUNING_SM_STATUS2_PF_MIN_SHIFT                      0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status3
 */
/* Dsc5b0 :: tuning_sm_status3 :: reserved0 [15:11] */
#define DSC5B0_TUNING_SM_STATUS3_RESERVED0_MASK                    0xf800
#define DSC5B0_TUNING_SM_STATUS3_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS3_RESERVED0_BITS                    5
#define DSC5B0_TUNING_SM_STATUS3_RESERVED0_SHIFT                   11

/* Dsc5b0 :: tuning_sm_status3 :: trnsum_br_vga [10:00] */
#define DSC5B0_TUNING_SM_STATUS3_TRNSUM_BR_VGA_MASK                0x07ff
#define DSC5B0_TUNING_SM_STATUS3_TRNSUM_BR_VGA_ALIGN               0
#define DSC5B0_TUNING_SM_STATUS3_TRNSUM_BR_VGA_BITS                11
#define DSC5B0_TUNING_SM_STATUS3_TRNSUM_BR_VGA_SHIFT               0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status4
 */
/* Dsc5b0 :: tuning_sm_status4 :: reserved0 [15:11] */
#define DSC5B0_TUNING_SM_STATUS4_RESERVED0_MASK                    0xf800
#define DSC5B0_TUNING_SM_STATUS4_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS4_RESERVED0_BITS                    5
#define DSC5B0_TUNING_SM_STATUS4_RESERVED0_SHIFT                   11

/* Dsc5b0 :: tuning_sm_status4 :: trnsum_pf [10:00] */
#define DSC5B0_TUNING_SM_STATUS4_TRNSUM_PF_MASK                    0x07ff
#define DSC5B0_TUNING_SM_STATUS4_TRNSUM_PF_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS4_TRNSUM_PF_BITS                    11
#define DSC5B0_TUNING_SM_STATUS4_TRNSUM_PF_SHIFT                   0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status5
 */
/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_tx_postc [15:15] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_TX_POSTC_MASK     0x8000
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_TX_POSTC_ALIGN    0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_TX_POSTC_BITS     1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_TX_POSTC_SHIFT    15

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_pf [14:14] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_PF_MASK           0x4000
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_PF_ALIGN          0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_PF_BITS           1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_PF_SHIFT          14

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_vga [13:13] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_VGA_MASK          0x2000
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_VGA_ALIGN         0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_VGA_BITS          1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_VGA_SHIFT         13

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_po [12:12] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PO_MASK    0x1000
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PO_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PO_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PO_SHIFT   12

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_pe [11:11] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PE_MASK    0x0800
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PE_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PE_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_PE_SHIFT   11

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_mo [10:10] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_MO_MASK    0x0400
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_MO_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_MO_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_MO_SHIFT   10

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_me [09:09] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_ME_MASK    0x0200
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_ME_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_ME_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_ME_SHIFT   9

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_do [08:08] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DO_MASK    0x0100
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DO_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DO_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DO_SHIFT   8

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_br_slicer_de [07:07] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DE_MASK    0x0080
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DE_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DE_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_BR_SLICER_DE_SHIFT   7

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_tx_postc [06:06] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_TX_POSTC_MASK     0x0040
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_TX_POSTC_ALIGN    0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_TX_POSTC_BITS     1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_TX_POSTC_SHIFT    6

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_pf [05:05] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_PF_MASK           0x0020
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_PF_ALIGN          0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_PF_BITS           1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_PF_SHIFT          5

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_slicer_mo [04:04] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_MO_MASK    0x0010
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_MO_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_MO_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_MO_SHIFT   4

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_slicer_me [03:03] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_ME_MASK    0x0008
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_ME_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_ME_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_ME_SHIFT   3

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_slicer_do [02:02] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DO_MASK    0x0004
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DO_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DO_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DO_SHIFT   2

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_os_slicer_de [01:01] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DE_MASK    0x0002
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DE_ALIGN   0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DE_BITS    1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_OS_SLICER_DE_SHIFT   1

/* Dsc5b0 :: tuning_sm_status5 :: tuning_state_wait_for_lock [00:00] */
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_WAIT_FOR_LOCK_MASK   0x0001
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_WAIT_FOR_LOCK_ALIGN  0
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_WAIT_FOR_LOCK_BITS   1
#define DSC5B0_TUNING_SM_STATUS5_TUNING_STATE_WAIT_FOR_LOCK_SHIFT  0


/****************************************************************************
 * Dsc5b0 :: tuning_sm_status6
 */
/* Dsc5b0 :: tuning_sm_status6 :: reserved0 [15:12] */
#define DSC5B0_TUNING_SM_STATUS6_RESERVED0_MASK                    0xf000
#define DSC5B0_TUNING_SM_STATUS6_RESERVED0_ALIGN                   0
#define DSC5B0_TUNING_SM_STATUS6_RESERVED0_BITS                    4
#define DSC5B0_TUNING_SM_STATUS6_RESERVED0_SHIFT                   12

/* Dsc5b0 :: tuning_sm_status6 :: tuning_state_hysteresis [11:11] */
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_HYSTERESIS_MASK      0x0800
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_HYSTERESIS_ALIGN     0
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_HYSTERESIS_BITS      1
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_HYSTERESIS_SHIFT     11

/* Dsc5b0 :: tuning_sm_status6 :: tuning_state_tuning_done [10:10] */
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_TUNING_DONE_MASK     0x0400
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_TUNING_DONE_ALIGN    0
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_TUNING_DONE_BITS     1
#define DSC5B0_TUNING_SM_STATUS6_TUNING_STATE_TUNING_DONE_SHIFT    10

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_done [09:09] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DONE_MASK         0x0200
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DONE_ALIGN        0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DONE_BITS         1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DONE_SHIFT        9

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_wait_undo_setup [08:08] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_UNDO_SETUP_MASK 0x0100
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_UNDO_SETUP_ALIGN 0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_UNDO_SETUP_BITS 1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_UNDO_SETUP_SHIFT 8

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_undo_setup [07:07] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_UNDO_SETUP_MASK   0x0080
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_UNDO_SETUP_ALIGN  0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_UNDO_SETUP_BITS   1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_UNDO_SETUP_SHIFT  7

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_wait_msr [06:06] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_MSR_MASK     0x0040
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_MSR_ALIGN    0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_MSR_BITS     1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_MSR_SHIFT    6

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_set_msr [05:05] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_MSR_MASK      0x0020
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_MSR_ALIGN     0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_MSR_BITS      1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_MSR_SHIFT     5

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_wait_trn [04:04] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_TRN_MASK     0x0010
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_TRN_ALIGN    0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_TRN_BITS     1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_TRN_SHIFT    4

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_set_trn [03:03] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_TRN_MASK      0x0008
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_TRN_ALIGN     0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_TRN_BITS      1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SET_TRN_SHIFT     3

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_wait [02:02] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_MASK         0x0004
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_ALIGN        0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_BITS         1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_WAIT_SHIFT        2

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_setup [01:01] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SETUP_MASK        0x0002
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SETUP_ALIGN       0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SETUP_BITS        1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_SETUP_SHIFT       1

/* Dsc5b0 :: tuning_sm_status6 :: srch_state_srch_disable [00:00] */
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DISABLE_MASK      0x0001
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DISABLE_ALIGN     0
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DISABLE_BITS      1
#define DSC5B0_TUNING_SM_STATUS6_SRCH_STATE_SRCH_DISABLE_SHIFT     0


/****************************************************************************
 * TSC_WC4_TSC_USER4_CL72
 */
/****************************************************************************
 * CL72 :: xmt_control_register
 */
/* CL72 :: xmt_control_register :: xmt_control_page [15:00] */
#define CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_MASK            0xffff
#define CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_ALIGN           0
#define CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_BITS            16
#define CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_SHIFT           0


/****************************************************************************
 * CL72 :: rcvd_status_register
 */
/* CL72 :: rcvd_status_register :: rcvd_status_page [15:00] */
#define CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_MASK            0xffff
#define CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_ALIGN           0
#define CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_BITS            16
#define CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_SHIFT           0


/****************************************************************************
 * CL72 :: tx_fir_tap_register
 */
/* CL72 :: tx_fir_tap_register :: tx_fir_tap_force [15:15] */
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_MASK             0x8000
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_ALIGN            0
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_BITS             1
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_SHIFT            15

/* CL72 :: tx_fir_tap_register :: tx_fir_tap_post [14:10] */
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_MASK              0x7c00
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_ALIGN             0
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_BITS              5
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_SHIFT             10

/* CL72 :: tx_fir_tap_register :: tx_fir_tap_main [09:04] */
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_MASK              0x03f0
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_ALIGN             0
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_BITS              6
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_SHIFT             4

/* CL72 :: tx_fir_tap_register :: tx_fir_tap_pre [03:00] */
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_MASK               0x000f
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_ALIGN              0
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_BITS               4
#define CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_SHIFT              0


/****************************************************************************
 * CL72 :: misc1_control
 */
/* CL72 :: misc1_control :: link_control_force [15:15] */
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_MASK                 0x8000
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_ALIGN                0
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_BITS                 1
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_SHIFT                15

/* CL72 :: misc1_control :: link_control_forceval [14:14] */
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_MASK              0x4000
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_ALIGN             0
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_BITS              1
#define CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_SHIFT             14

/* CL72 :: misc1_control :: tx_fir_tap_main_kx_init_val [13:08] */
#define CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_MASK        0x3f00
#define CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_ALIGN       0
#define CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_BITS        6
#define CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_SHIFT       8

/* CL72 :: misc1_control :: tap_default_muxsel_force [07:07] */
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_MASK           0x0080
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_ALIGN          0
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_BITS           1
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_SHIFT          7

/* CL72 :: misc1_control :: tap_default_muxsel_forceval [06:04] */
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_MASK        0x0070
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_ALIGN       0
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_BITS        3
#define CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_SHIFT       4

/* CL72 :: misc1_control :: reserved0 [03:02] */
#define CL72_MISC1_CONTROL_RESERVED0_MASK                          0x000c
#define CL72_MISC1_CONTROL_RESERVED0_ALIGN                         0
#define CL72_MISC1_CONTROL_RESERVED0_BITS                          2
#define CL72_MISC1_CONTROL_RESERVED0_SHIFT                         2

/* CL72 :: misc1_control :: tr_coarse_lock [01:01] */
#define CL72_MISC1_CONTROL_TR_COARSE_LOCK_MASK                     0x0002
#define CL72_MISC1_CONTROL_TR_COARSE_LOCK_ALIGN                    0
#define CL72_MISC1_CONTROL_TR_COARSE_LOCK_BITS                     1
#define CL72_MISC1_CONTROL_TR_COARSE_LOCK_SHIFT                    1

/* CL72 :: misc1_control :: rx_trained [00:00] */
#define CL72_MISC1_CONTROL_RX_TRAINED_MASK                         0x0001
#define CL72_MISC1_CONTROL_RX_TRAINED_ALIGN                        0
#define CL72_MISC1_CONTROL_RX_TRAINED_BITS                         1
#define CL72_MISC1_CONTROL_RX_TRAINED_SHIFT                        0


/****************************************************************************
 * CL72 :: misc2_control
 */
/* CL72 :: misc2_control :: reserved0 [15:14] */
#define CL72_MISC2_CONTROL_RESERVED0_MASK                          0xc000
#define CL72_MISC2_CONTROL_RESERVED0_ALIGN                         0
#define CL72_MISC2_CONTROL_RESERVED0_BITS                          2
#define CL72_MISC2_CONTROL_RESERVED0_SHIFT                         14

/* CL72 :: misc2_control :: SW_actual_speed [13:08] */
#define CL72_MISC2_CONTROL_SW_ACTUAL_SPEED_MASK                    0x3f00
#define CL72_MISC2_CONTROL_SW_ACTUAL_SPEED_ALIGN                   0
#define CL72_MISC2_CONTROL_SW_ACTUAL_SPEED_BITS                    6
#define CL72_MISC2_CONTROL_SW_ACTUAL_SPEED_SHIFT                   8

/* CL72 :: misc2_control :: main_tap_adjust_force [07:07] */
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_MASK              0x0080
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_ALIGN             0
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_BITS              1
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_SHIFT             7

/* CL72 :: misc2_control :: main_tap_adjust_forceval [06:06] */
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_MASK           0x0040
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_ALIGN          0
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_BITS           1
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_SHIFT          6

/* CL72 :: misc2_control :: main_tap_adjust_en [05:05] */
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_MASK                 0x0020
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_ALIGN                0
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_BITS                 1
#define CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_SHIFT                5

/* CL72 :: misc2_control :: newpg_rcvd_override [04:04] */
#define CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_MASK                0x0010
#define CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_ALIGN               0
#define CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_BITS                1
#define CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_SHIFT               4

/* CL72 :: misc2_control :: newpg_rcvd_load [03:03] */
#define CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_MASK                    0x0008
#define CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_ALIGN                   0
#define CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_BITS                    1
#define CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_SHIFT                   3

/* CL72 :: misc2_control :: inc_dec_val_sel [02:02] */
#define CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_MASK                    0x0004
#define CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_ALIGN                   0
#define CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_BITS                    1
#define CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_SHIFT                   2

/* CL72 :: misc2_control :: reserved1 [01:00] */
#define CL72_MISC2_CONTROL_RESERVED1_MASK                          0x0003
#define CL72_MISC2_CONTROL_RESERVED1_ALIGN                         0
#define CL72_MISC2_CONTROL_RESERVED1_BITS                          2
#define CL72_MISC2_CONTROL_RESERVED1_SHIFT                         0


/****************************************************************************
 * CL72 :: debug_2_register
 */
/* CL72 :: debug_2_register :: reserved0 [15:15] */
#define CL72_DEBUG_2_REGISTER_RESERVED0_MASK                       0x8000
#define CL72_DEBUG_2_REGISTER_RESERVED0_ALIGN                      0
#define CL72_DEBUG_2_REGISTER_RESERVED0_BITS                       1
#define CL72_DEBUG_2_REGISTER_RESERVED0_SHIFT                      15

/* CL72 :: debug_2_register :: dis_max_wait_timer_override [14:14] */
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_OVERRIDE_MASK     0x4000
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_OVERRIDE_ALIGN    0
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_OVERRIDE_BITS     1
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_OVERRIDE_SHIFT    14

/* CL72 :: debug_2_register :: strict_marker_chk [13:13] */
#define CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_MASK               0x2000
#define CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_ALIGN              0
#define CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_BITS               1
#define CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_SHIFT              13

/* CL72 :: debug_2_register :: strict_dme_chk [12:12] */
#define CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_MASK                  0x1000
#define CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_ALIGN                 0
#define CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_BITS                  1
#define CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_SHIFT                 12

/* CL72 :: debug_2_register :: dis_max_wait_timer [11:11] */
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_MASK              0x0800
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_ALIGN             0
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_BITS              1
#define CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_SHIFT             11

/* CL72 :: debug_2_register :: reserved1 [10:08] */
#define CL72_DEBUG_2_REGISTER_RESERVED1_MASK                       0x0700
#define CL72_DEBUG_2_REGISTER_RESERVED1_ALIGN                      0
#define CL72_DEBUG_2_REGISTER_RESERVED1_BITS                       3
#define CL72_DEBUG_2_REGISTER_RESERVED1_SHIFT                      8

/* CL72 :: debug_2_register :: tr_coarse_lock_force [07:07] */
#define CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_MASK            0x0080
#define CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_ALIGN           0
#define CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_BITS            1
#define CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_SHIFT           7

/* CL72 :: debug_2_register :: reserved2 [06:05] */
#define CL72_DEBUG_2_REGISTER_RESERVED2_MASK                       0x0060
#define CL72_DEBUG_2_REGISTER_RESERVED2_ALIGN                      0
#define CL72_DEBUG_2_REGISTER_RESERVED2_BITS                       2
#define CL72_DEBUG_2_REGISTER_RESERVED2_SHIFT                      5

/* CL72 :: debug_2_register :: bad_marker_cnt [04:02] */
#define CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_MASK                  0x001c
#define CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_ALIGN                 0
#define CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_BITS                  3
#define CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_SHIFT                 2

/* CL72 :: debug_2_register :: good_marker_cnt [01:00] */
#define CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_MASK                 0x0003
#define CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_ALIGN                0
#define CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_BITS                 2
#define CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_SHIFT                0


/****************************************************************************
 * CL72 :: debug_3_register
 */
/* CL72 :: debug_3_register :: reserved0 [15:15] */
#define CL72_DEBUG_3_REGISTER_RESERVED0_MASK                       0x8000
#define CL72_DEBUG_3_REGISTER_RESERVED0_ALIGN                      0
#define CL72_DEBUG_3_REGISTER_RESERVED0_BITS                       1
#define CL72_DEBUG_3_REGISTER_RESERVED0_SHIFT                      15

/* CL72 :: debug_3_register :: ctrl_frame_dly [14:11] */
#define CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_MASK                  0x7800
#define CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_ALIGN                 0
#define CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_BITS                  4
#define CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_SHIFT                 11

/* CL72 :: debug_3_register :: random_seed [10:00] */
#define CL72_DEBUG_3_REGISTER_RANDOM_SEED_MASK                     0x07ff
#define CL72_DEBUG_3_REGISTER_RANDOM_SEED_ALIGN                    0
#define CL72_DEBUG_3_REGISTER_RANDOM_SEED_BITS                     11
#define CL72_DEBUG_3_REGISTER_RANDOM_SEED_SHIFT                    0


/****************************************************************************
 * CL72 :: debug_4_register
 */
/* CL72 :: debug_4_register :: reserved0 [15:14] */
#define CL72_DEBUG_4_REGISTER_RESERVED0_MASK                       0xc000
#define CL72_DEBUG_4_REGISTER_RESERVED0_ALIGN                      0
#define CL72_DEBUG_4_REGISTER_RESERVED0_BITS                       2
#define CL72_DEBUG_4_REGISTER_RESERVED0_SHIFT                      14

/* CL72 :: debug_4_register :: brcm_mode_force [13:13] */
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_MASK                 0x2000
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_ALIGN                0
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_BITS                 1
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_SHIFT                13

/* CL72 :: debug_4_register :: brcm_mode_forceval [12:12] */
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_MASK              0x1000
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_ALIGN             0
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_BITS              1
#define CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_SHIFT             12

/* CL72 :: debug_4_register :: v2_constraint_dis [11:11] */
#define CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_MASK               0x0800
#define CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_ALIGN              0
#define CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_BITS               1
#define CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_SHIFT              11

/* CL72 :: debug_4_register :: tap_v2_val [10:06] */
#define CL72_DEBUG_4_REGISTER_TAP_V2_VAL_MASK                      0x07c0
#define CL72_DEBUG_4_REGISTER_TAP_V2_VAL_ALIGN                     0
#define CL72_DEBUG_4_REGISTER_TAP_V2_VAL_BITS                      5
#define CL72_DEBUG_4_REGISTER_TAP_V2_VAL_SHIFT                     6

/* CL72 :: debug_4_register :: reserved1 [05:04] */
#define CL72_DEBUG_4_REGISTER_RESERVED1_MASK                       0x0030
#define CL72_DEBUG_4_REGISTER_RESERVED1_ALIGN                      0
#define CL72_DEBUG_4_REGISTER_RESERVED1_BITS                       2
#define CL72_DEBUG_4_REGISTER_RESERVED1_SHIFT                      4

/* CL72 :: debug_4_register :: sigdet_force [03:03] */
#define CL72_DEBUG_4_REGISTER_SIGDET_FORCE_MASK                    0x0008
#define CL72_DEBUG_4_REGISTER_SIGDET_FORCE_ALIGN                   0
#define CL72_DEBUG_4_REGISTER_SIGDET_FORCE_BITS                    1
#define CL72_DEBUG_4_REGISTER_SIGDET_FORCE_SHIFT                   3

/* CL72 :: debug_4_register :: reserved2 [02:01] */
#define CL72_DEBUG_4_REGISTER_RESERVED2_MASK                       0x0006
#define CL72_DEBUG_4_REGISTER_RESERVED2_ALIGN                      0
#define CL72_DEBUG_4_REGISTER_RESERVED2_BITS                       2
#define CL72_DEBUG_4_REGISTER_RESERVED2_SHIFT                      1

/* CL72 :: debug_4_register :: ppm_offset_en [00:00] */
#define CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_MASK                   0x0001
#define CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_ALIGN                  0
#define CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_BITS                   1
#define CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_SHIFT                  0


/****************************************************************************
 * CL72 :: cl72_ld_status_page
 */
/* CL72 :: cl72_ld_status_page :: ld_status_page [15:00] */
#define CL72_CL72_LD_STATUS_PAGE_LD_STATUS_PAGE_MASK               0xffff
#define CL72_CL72_LD_STATUS_PAGE_LD_STATUS_PAGE_ALIGN              0
#define CL72_CL72_LD_STATUS_PAGE_LD_STATUS_PAGE_BITS               16
#define CL72_CL72_LD_STATUS_PAGE_LD_STATUS_PAGE_SHIFT              0


/****************************************************************************
 * CL72 :: cl72_lp_control_page
 */
/* CL72 :: cl72_lp_control_page :: lp_control_page [15:00] */
#define CL72_CL72_LP_CONTROL_PAGE_LP_CONTROL_PAGE_MASK             0xffff
#define CL72_CL72_LP_CONTROL_PAGE_LP_CONTROL_PAGE_ALIGN            0
#define CL72_CL72_LP_CONTROL_PAGE_LP_CONTROL_PAGE_BITS             16
#define CL72_CL72_LP_CONTROL_PAGE_LP_CONTROL_PAGE_SHIFT            0


/****************************************************************************
 * CL72 :: cl72_newpg_rcvd_override_page
 */
/* CL72 :: cl72_newpg_rcvd_override_page :: override_lp_control_page [15:00] */
#define CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGE_OVERRIDE_LP_CONTROL_PAGE_MASK 0xffff
#define CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGE_OVERRIDE_LP_CONTROL_PAGE_ALIGN 0
#define CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGE_OVERRIDE_LP_CONTROL_PAGE_BITS 16
#define CL72_CL72_NEWPG_RCVD_OVERRIDE_PAGE_OVERRIDE_LP_CONTROL_PAGE_SHIFT 0


/****************************************************************************
 * CL72 :: cl72_ready_for_cmd_register
 */
/* CL72 :: cl72_ready_for_cmd_register :: reserved0 [15:01] */
#define CL72_CL72_READY_FOR_CMD_REGISTER_RESERVED0_MASK            0xfffe
#define CL72_CL72_READY_FOR_CMD_REGISTER_RESERVED0_ALIGN           0
#define CL72_CL72_READY_FOR_CMD_REGISTER_RESERVED0_BITS            15
#define CL72_CL72_READY_FOR_CMD_REGISTER_RESERVED0_SHIFT           1

/* CL72 :: cl72_ready_for_cmd_register :: cl72_ready_for_cmd [00:00] */
#define CL72_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_MASK   0x0001
#define CL72_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_ALIGN  0
#define CL72_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_BITS   1
#define CL72_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_SHIFT  0


/****************************************************************************
 * TSC_WC4_TSC_USER4_UCSS_X4
 */
/****************************************************************************
 * UCSS_X4 :: firmware_mode
 */
/* UCSS_X4 :: firmware_mode :: reserved0 [15:04] */
#define UCSS_X4_FIRMWARE_MODE_RESERVED0_MASK                       0xfff0
#define UCSS_X4_FIRMWARE_MODE_RESERVED0_ALIGN                      0
#define UCSS_X4_FIRMWARE_MODE_RESERVED0_BITS                       12
#define UCSS_X4_FIRMWARE_MODE_RESERVED0_SHIFT                      4

/* UCSS_X4 :: firmware_mode :: firmware_mode [03:00] */
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_MASK                   0x000f
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_ALIGN                  0
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_BITS                   4
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_SHIFT                  0
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_DEFAULT                0
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_SFP_OPT_LR             1
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_SFP_DAC                2
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_XLAUI                  3
#define UCSS_X4_FIRMWARE_MODE_FIRMWARE_MODE_LONG_CH_6G             4


/****************************************************************************
 * UCSS_X4 :: gpio_ctrl
 */
/* UCSS_X4 :: gpio_ctrl :: GPIO_CTRL [15:00] */
#define UCSS_X4_GPIO_CTRL_GPIO_CTRL_MASK                           0xffff
#define UCSS_X4_GPIO_CTRL_GPIO_CTRL_ALIGN                          0
#define UCSS_X4_GPIO_CTRL_GPIO_CTRL_BITS                           16
#define UCSS_X4_GPIO_CTRL_GPIO_CTRL_SHIFT                          0


/****************************************************************************
 * UCSS_X4 :: gpio_sts
 */
/* UCSS_X4 :: gpio_sts :: GPIO_STS [15:00] */
#define UCSS_X4_GPIO_STS_GPIO_STS_MASK                             0xffff
#define UCSS_X4_GPIO_STS_GPIO_STS_ALIGN                            0
#define UCSS_X4_GPIO_STS_GPIO_STS_BITS                             16
#define UCSS_X4_GPIO_STS_GPIO_STS_SHIFT                            0


/****************************************************************************
 * UCSS_X4 :: gpr_type
 */
/* UCSS_X4 :: gpr_type :: UC_GPR [15:00] */
#define UCSS_X4_GPR_TYPE_UC_GPR_MASK                               0xffff
#define UCSS_X4_GPR_TYPE_UC_GPR_ALIGN                              0
#define UCSS_X4_GPR_TYPE_UC_GPR_BITS                               16
#define UCSS_X4_GPR_TYPE_UC_GPR_SHIFT                              0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Digital
 */
/****************************************************************************
 * Digital :: Control1000X1
 */
/* Digital :: Control1000X1 :: reserved0 [15:10] */
#define DIGITAL_CONTROL1000X1_RESERVED0_MASK                       0xfc00
#define DIGITAL_CONTROL1000X1_RESERVED0_ALIGN                      0
#define DIGITAL_CONTROL1000X1_RESERVED0_BITS                       6
#define DIGITAL_CONTROL1000X1_RESERVED0_SHIFT                      10

/* Digital :: Control1000X1 :: zero_comma_detector_phase [09:09] */
#define DIGITAL_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_MASK       0x0200
#define DIGITAL_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_ALIGN      0
#define DIGITAL_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_BITS       1
#define DIGITAL_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_SHIFT      9

/* Digital :: Control1000X1 :: comma_det_en [08:08] */
#define DIGITAL_CONTROL1000X1_COMMA_DET_EN_MASK                    0x0100
#define DIGITAL_CONTROL1000X1_COMMA_DET_EN_ALIGN                   0
#define DIGITAL_CONTROL1000X1_COMMA_DET_EN_BITS                    1
#define DIGITAL_CONTROL1000X1_COMMA_DET_EN_SHIFT                   8

/* Digital :: Control1000X1 :: reserved1 [07:00] */
#define DIGITAL_CONTROL1000X1_RESERVED1_MASK                       0x00ff
#define DIGITAL_CONTROL1000X1_RESERVED1_ALIGN                      0
#define DIGITAL_CONTROL1000X1_RESERVED1_BITS                       8
#define DIGITAL_CONTROL1000X1_RESERVED1_SHIFT                      0


/****************************************************************************
 * Digital :: Control1000X2
 */
/* Digital :: Control1000X2 :: disable_extend_fdx_only [15:15] */
#define DIGITAL_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_MASK         0x8000
#define DIGITAL_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_ALIGN        0
#define DIGITAL_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_BITS         1
#define DIGITAL_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_SHIFT        15

/* Digital :: Control1000X2 :: clear_ber_counter [14:14] */
#define DIGITAL_CONTROL1000X2_CLEAR_BER_COUNTER_MASK               0x4000
#define DIGITAL_CONTROL1000X2_CLEAR_BER_COUNTER_ALIGN              0
#define DIGITAL_CONTROL1000X2_CLEAR_BER_COUNTER_BITS               1
#define DIGITAL_CONTROL1000X2_CLEAR_BER_COUNTER_SHIFT              14

/* Digital :: Control1000X2 :: reserved0 [13:09] */
#define DIGITAL_CONTROL1000X2_RESERVED0_MASK                       0x3e00
#define DIGITAL_CONTROL1000X2_RESERVED0_ALIGN                      0
#define DIGITAL_CONTROL1000X2_RESERVED0_BITS                       5
#define DIGITAL_CONTROL1000X2_RESERVED0_SHIFT                      9

/* Digital :: Control1000X2 :: disable_TRRR_generation [08:08] */
#define DIGITAL_CONTROL1000X2_DISABLE_TRRR_GENERATION_MASK         0x0100
#define DIGITAL_CONTROL1000X2_DISABLE_TRRR_GENERATION_ALIGN        0
#define DIGITAL_CONTROL1000X2_DISABLE_TRRR_GENERATION_BITS         1
#define DIGITAL_CONTROL1000X2_DISABLE_TRRR_GENERATION_SHIFT        8

/* Digital :: Control1000X2 :: disable_carrier_extend [07:07] */
#define DIGITAL_CONTROL1000X2_DISABLE_CARRIER_EXTEND_MASK          0x0080
#define DIGITAL_CONTROL1000X2_DISABLE_CARRIER_EXTEND_ALIGN         0
#define DIGITAL_CONTROL1000X2_DISABLE_CARRIER_EXTEND_BITS          1
#define DIGITAL_CONTROL1000X2_DISABLE_CARRIER_EXTEND_SHIFT         7

/* Digital :: Control1000X2 :: reserved1 [06:05] */
#define DIGITAL_CONTROL1000X2_RESERVED1_MASK                       0x0060
#define DIGITAL_CONTROL1000X2_RESERVED1_ALIGN                      0
#define DIGITAL_CONTROL1000X2_RESERVED1_BITS                       2
#define DIGITAL_CONTROL1000X2_RESERVED1_SHIFT                      5

/* Digital :: Control1000X2 :: disable_remote_fault_reporting [04:04] */
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_MASK  0x0010
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_ALIGN 0
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_BITS  1
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_SHIFT 4

/* Digital :: Control1000X2 :: enable_autoneg_err_timer [03:03] */
#define DIGITAL_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_MASK        0x0008
#define DIGITAL_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_ALIGN       0
#define DIGITAL_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_BITS        1
#define DIGITAL_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_SHIFT       3

/* Digital :: Control1000X2 :: filter_force_link [02:02] */
#define DIGITAL_CONTROL1000X2_FILTER_FORCE_LINK_MASK               0x0004
#define DIGITAL_CONTROL1000X2_FILTER_FORCE_LINK_ALIGN              0
#define DIGITAL_CONTROL1000X2_FILTER_FORCE_LINK_BITS               1
#define DIGITAL_CONTROL1000X2_FILTER_FORCE_LINK_SHIFT              2

/* Digital :: Control1000X2 :: reserved2 [01:00] */
#define DIGITAL_CONTROL1000X2_RESERVED2_MASK                       0x0003
#define DIGITAL_CONTROL1000X2_RESERVED2_ALIGN                      0
#define DIGITAL_CONTROL1000X2_RESERVED2_BITS                       2
#define DIGITAL_CONTROL1000X2_RESERVED2_SHIFT                      0


/****************************************************************************
 * Digital :: Control1000X4
 */
/* Digital :: Control1000X4 :: reserved0 [15:12] */
#define DIGITAL_CONTROL1000X4_RESERVED0_MASK                       0xf000
#define DIGITAL_CONTROL1000X4_RESERVED0_ALIGN                      0
#define DIGITAL_CONTROL1000X4_RESERVED0_BITS                       4
#define DIGITAL_CONTROL1000X4_RESERVED0_SHIFT                      12

/* Digital :: Control1000X4 :: tx_config_reg_sel [11:11] */
#define DIGITAL_CONTROL1000X4_TX_CONFIG_REG_SEL_MASK               0x0800
#define DIGITAL_CONTROL1000X4_TX_CONFIG_REG_SEL_ALIGN              0
#define DIGITAL_CONTROL1000X4_TX_CONFIG_REG_SEL_BITS               1
#define DIGITAL_CONTROL1000X4_TX_CONFIG_REG_SEL_SHIFT              11

/* Digital :: Control1000X4 :: reserved1 [10:10] */
#define DIGITAL_CONTROL1000X4_RESERVED1_MASK                       0x0400
#define DIGITAL_CONTROL1000X4_RESERVED1_ALIGN                      0
#define DIGITAL_CONTROL1000X4_RESERVED1_BITS                       1
#define DIGITAL_CONTROL1000X4_RESERVED1_SHIFT                      10

/* Digital :: Control1000X4 :: clear_linkdown [09:09] */
#define DIGITAL_CONTROL1000X4_CLEAR_LINKDOWN_MASK                  0x0200
#define DIGITAL_CONTROL1000X4_CLEAR_LINKDOWN_ALIGN                 0
#define DIGITAL_CONTROL1000X4_CLEAR_LINKDOWN_BITS                  1
#define DIGITAL_CONTROL1000X4_CLEAR_LINKDOWN_SHIFT                 9

/* Digital :: Control1000X4 :: latch_linkdown_enable [08:08] */
#define DIGITAL_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_MASK           0x0100
#define DIGITAL_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_ALIGN          0
#define DIGITAL_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_BITS           1
#define DIGITAL_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_SHIFT          8

/* Digital :: Control1000X4 :: link_force [07:07] */
#define DIGITAL_CONTROL1000X4_LINK_FORCE_MASK                      0x0080
#define DIGITAL_CONTROL1000X4_LINK_FORCE_ALIGN                     0
#define DIGITAL_CONTROL1000X4_LINK_FORCE_BITS                      1
#define DIGITAL_CONTROL1000X4_LINK_FORCE_SHIFT                     7

/* Digital :: Control1000X4 :: reserved2 [06:03] */
#define DIGITAL_CONTROL1000X4_RESERVED2_MASK                       0x0078
#define DIGITAL_CONTROL1000X4_RESERVED2_ALIGN                      0
#define DIGITAL_CONTROL1000X4_RESERVED2_BITS                       4
#define DIGITAL_CONTROL1000X4_RESERVED2_SHIFT                      3

/* Digital :: Control1000X4 :: MiscRxStatus_sel [02:00] */
#define DIGITAL_CONTROL1000X4_MISCRXSTATUS_SEL_MASK                0x0007
#define DIGITAL_CONTROL1000X4_MISCRXSTATUS_SEL_ALIGN               0
#define DIGITAL_CONTROL1000X4_MISCRXSTATUS_SEL_BITS                3
#define DIGITAL_CONTROL1000X4_MISCRXSTATUS_SEL_SHIFT               0


/****************************************************************************
 * Digital :: Status1000X1
 */
/* Digital :: Status1000X1 :: reserved0 [15:12] */
#define DIGITAL_STATUS1000X1_RESERVED0_MASK                        0xf000
#define DIGITAL_STATUS1000X1_RESERVED0_ALIGN                       0
#define DIGITAL_STATUS1000X1_RESERVED0_BITS                        4
#define DIGITAL_STATUS1000X1_RESERVED0_SHIFT                       12

/* Digital :: Status1000X1 :: tx_err_detected [11:11] */
#define DIGITAL_STATUS1000X1_TX_ERR_DETECTED_MASK                  0x0800
#define DIGITAL_STATUS1000X1_TX_ERR_DETECTED_ALIGN                 0
#define DIGITAL_STATUS1000X1_TX_ERR_DETECTED_BITS                  1
#define DIGITAL_STATUS1000X1_TX_ERR_DETECTED_SHIFT                 11

/* Digital :: Status1000X1 :: rx_err_detected [10:10] */
#define DIGITAL_STATUS1000X1_RX_ERR_DETECTED_MASK                  0x0400
#define DIGITAL_STATUS1000X1_RX_ERR_DETECTED_ALIGN                 0
#define DIGITAL_STATUS1000X1_RX_ERR_DETECTED_BITS                  1
#define DIGITAL_STATUS1000X1_RX_ERR_DETECTED_SHIFT                 10

/* Digital :: Status1000X1 :: reserved1 [09:08] */
#define DIGITAL_STATUS1000X1_RESERVED1_MASK                        0x0300
#define DIGITAL_STATUS1000X1_RESERVED1_ALIGN                       0
#define DIGITAL_STATUS1000X1_RESERVED1_BITS                        2
#define DIGITAL_STATUS1000X1_RESERVED1_SHIFT                       8

/* Digital :: Status1000X1 :: link_status_change [07:07] */
#define DIGITAL_STATUS1000X1_LINK_STATUS_CHANGE_MASK               0x0080
#define DIGITAL_STATUS1000X1_LINK_STATUS_CHANGE_ALIGN              0
#define DIGITAL_STATUS1000X1_LINK_STATUS_CHANGE_BITS               1
#define DIGITAL_STATUS1000X1_LINK_STATUS_CHANGE_SHIFT              7

/* Digital :: Status1000X1 :: reserved2 [06:00] */
#define DIGITAL_STATUS1000X1_RESERVED2_MASK                        0x007f
#define DIGITAL_STATUS1000X1_RESERVED2_ALIGN                       0
#define DIGITAL_STATUS1000X1_RESERVED2_BITS                        7
#define DIGITAL_STATUS1000X1_RESERVED2_SHIFT                       0


/****************************************************************************
 * Digital :: BadCodeGroup
 */
/* Digital :: BadCodeGroup :: badCodeGroups [15:08] */
#define DIGITAL_BADCODEGROUP_BADCODEGROUPS_MASK                    0xff00
#define DIGITAL_BADCODEGROUP_BADCODEGROUPS_ALIGN                   0
#define DIGITAL_BADCODEGROUP_BADCODEGROUPS_BITS                    8
#define DIGITAL_BADCODEGROUP_BADCODEGROUPS_SHIFT                   8

/* Digital :: BadCodeGroup :: reserved0 [07:00] */
#define DIGITAL_BADCODEGROUP_RESERVED0_MASK                        0x00ff
#define DIGITAL_BADCODEGROUP_RESERVED0_ALIGN                       0
#define DIGITAL_BADCODEGROUP_RESERVED0_BITS                        8
#define DIGITAL_BADCODEGROUP_RESERVED0_SHIFT                       0


/****************************************************************************
 * Digital :: Misc2
 */
/* Digital :: Misc2 :: reserved0 [15:10] */
#define DIGITAL_MISC2_RESERVED0_MASK                               0xfc00
#define DIGITAL_MISC2_RESERVED0_ALIGN                              0
#define DIGITAL_MISC2_RESERVED0_BITS                               6
#define DIGITAL_MISC2_RESERVED0_SHIFT                              10

/* Digital :: Misc2 :: clk41_bypass [09:09] */
#define DIGITAL_MISC2_CLK41_BYPASS_MASK                            0x0200
#define DIGITAL_MISC2_CLK41_BYPASS_ALIGN                           0
#define DIGITAL_MISC2_CLK41_BYPASS_BITS                            1
#define DIGITAL_MISC2_CLK41_BYPASS_SHIFT                           9

/* Digital :: Misc2 :: reserved1 [08:04] */
#define DIGITAL_MISC2_RESERVED1_MASK                               0x01f0
#define DIGITAL_MISC2_RESERVED1_ALIGN                              0
#define DIGITAL_MISC2_RESERVED1_BITS                               5
#define DIGITAL_MISC2_RESERVED1_SHIFT                              4

/* Digital :: Misc2 :: an_txdisablePhase [03:03] */
#define DIGITAL_MISC2_AN_TXDISABLEPHASE_MASK                       0x0008
#define DIGITAL_MISC2_AN_TXDISABLEPHASE_ALIGN                      0
#define DIGITAL_MISC2_AN_TXDISABLEPHASE_BITS                       1
#define DIGITAL_MISC2_AN_TXDISABLEPHASE_SHIFT                      3

/* Digital :: Misc2 :: reserved2 [02:00] */
#define DIGITAL_MISC2_RESERVED2_MASK                               0x0007
#define DIGITAL_MISC2_RESERVED2_ALIGN                              0
#define DIGITAL_MISC2_RESERVED2_BITS                               3
#define DIGITAL_MISC2_RESERVED2_SHIFT                              0


/****************************************************************************
 * Digital :: spare
 */
/* Digital :: spare :: reserved0 [15:08] */
#define DIGITAL_SPARE_RESERVED0_MASK                               0xff00
#define DIGITAL_SPARE_RESERVED0_ALIGN                              0
#define DIGITAL_SPARE_RESERVED0_BITS                               8
#define DIGITAL_SPARE_RESERVED0_SHIFT                              8

/* Digital :: spare :: spare [07:00] */
#define DIGITAL_SPARE_SPARE_MASK                                   0x00ff
#define DIGITAL_SPARE_SPARE_ALIGN                                  0
#define DIGITAL_SPARE_SPARE_BITS                                   8
#define DIGITAL_SPARE_SPARE_SHIFT                                  0


/****************************************************************************
 * TSC_WC4_TSC_USER4_Digital5
 */
/****************************************************************************
 * Digital5 :: Misc6
 */
/* Digital5 :: Misc6 :: indch_an_ckswitch_tmr_dis [15:15] */
#define DIGITAL5_MISC6_INDCH_AN_CKSWITCH_TMR_DIS_MASK              0x8000
#define DIGITAL5_MISC6_INDCH_AN_CKSWITCH_TMR_DIS_ALIGN             0
#define DIGITAL5_MISC6_INDCH_AN_CKSWITCH_TMR_DIS_BITS              1
#define DIGITAL5_MISC6_INDCH_AN_CKSWITCH_TMR_DIS_SHIFT             15

/* Digital5 :: Misc6 :: brcm6466_cl49_in_all_mode_cya [14:14] */
#define DIGITAL5_MISC6_BRCM6466_CL49_IN_ALL_MODE_CYA_MASK          0x4000
#define DIGITAL5_MISC6_BRCM6466_CL49_IN_ALL_MODE_CYA_ALIGN         0
#define DIGITAL5_MISC6_BRCM6466_CL49_IN_ALL_MODE_CYA_BITS          1
#define DIGITAL5_MISC6_BRCM6466_CL49_IN_ALL_MODE_CYA_SHIFT         14

/* Digital5 :: Misc6 :: reserved0 [13:09] */
#define DIGITAL5_MISC6_RESERVED0_MASK                              0x3e00
#define DIGITAL5_MISC6_RESERVED0_ALIGN                             0
#define DIGITAL5_MISC6_RESERVED0_BITS                              5
#define DIGITAL5_MISC6_RESERVED0_SHIFT                             9

/* Digital5 :: Misc6 :: rx_os8_frst_SM [08:08] */
#define DIGITAL5_MISC6_RX_OS8_FRST_SM_MASK                         0x0100
#define DIGITAL5_MISC6_RX_OS8_FRST_SM_ALIGN                        0
#define DIGITAL5_MISC6_RX_OS8_FRST_SM_BITS                         1
#define DIGITAL5_MISC6_RX_OS8_FRST_SM_SHIFT                        8

/* Digital5 :: Misc6 :: reserved1 [07:05] */
#define DIGITAL5_MISC6_RESERVED1_MASK                              0x00e0
#define DIGITAL5_MISC6_RESERVED1_ALIGN                             0
#define DIGITAL5_MISC6_RESERVED1_BITS                              3
#define DIGITAL5_MISC6_RESERVED1_SHIFT                             5

/* Digital5 :: Misc6 :: rx_os8_os3_alt_bits_cya [04:04] */
#define DIGITAL5_MISC6_RX_OS8_OS3_ALT_BITS_CYA_MASK                0x0010
#define DIGITAL5_MISC6_RX_OS8_OS3_ALT_BITS_CYA_ALIGN               0
#define DIGITAL5_MISC6_RX_OS8_OS3_ALT_BITS_CYA_BITS                1
#define DIGITAL5_MISC6_RX_OS8_OS3_ALT_BITS_CYA_SHIFT               4

/* Digital5 :: Misc6 :: reserved2 [03:00] */
#define DIGITAL5_MISC6_RESERVED2_MASK                              0x000f
#define DIGITAL5_MISC6_RESERVED2_ALIGN                             0
#define DIGITAL5_MISC6_RESERVED2_BITS                              4
#define DIGITAL5_MISC6_RESERVED2_SHIFT                             0


/****************************************************************************
 * TSC_WC4_TSC_USER4_CL49
 */
/****************************************************************************
 * CL49 :: cl49_bercnt
 */
/* CL49 :: cl49_bercnt :: reserved0 [15:11] */
#define CL49_CL49_BERCNT_RESERVED0_MASK                            0xf800
#define CL49_CL49_BERCNT_RESERVED0_ALIGN                           0
#define CL49_CL49_BERCNT_RESERVED0_BITS                            5
#define CL49_CL49_BERCNT_RESERVED0_SHIFT                           11

/* CL49 :: cl49_bercnt :: IdleErrorCount_en [10:10] */
#define CL49_CL49_BERCNT_IDLEERRORCOUNT_EN_MASK                    0x0400
#define CL49_CL49_BERCNT_IDLEERRORCOUNT_EN_ALIGN                   0
#define CL49_CL49_BERCNT_IDLEERRORCOUNT_EN_BITS                    1
#define CL49_CL49_BERCNT_IDLEERRORCOUNT_EN_SHIFT                   10

/* CL49 :: cl49_bercnt :: reserved1 [09:00] */
#define CL49_CL49_BERCNT_RESERVED1_MASK                            0x03ff
#define CL49_CL49_BERCNT_RESERVED1_ALIGN                           0
#define CL49_CL49_BERCNT_RESERVED1_BITS                            10
#define CL49_CL49_BERCNT_RESERVED1_SHIFT                           0


/****************************************************************************
 * TSC_WC4_TSC_USER4_CL73
 */
/****************************************************************************
 * CL73 :: UCtrl1
 */
/* CL73 :: UCtrl1 :: reserved0 [15:07] */
#define CL73_UCTRL1_RESERVED0_MASK                                 0xff80
#define CL73_UCTRL1_RESERVED0_ALIGN                                0
#define CL73_UCTRL1_RESERVED0_BITS                                 9
#define CL73_UCTRL1_RESERVED0_SHIFT                                7

/* CL73 :: UCtrl1 :: cl73_nonce_match_over [06:06] */
#define CL73_UCTRL1_CL73_NONCE_MATCH_OVER_MASK                     0x0040
#define CL73_UCTRL1_CL73_NONCE_MATCH_OVER_ALIGN                    0
#define CL73_UCTRL1_CL73_NONCE_MATCH_OVER_BITS                     1
#define CL73_UCTRL1_CL73_NONCE_MATCH_OVER_SHIFT                    6

/* CL73 :: UCtrl1 :: cl73_nonce_match_val [05:05] */
#define CL73_UCTRL1_CL73_NONCE_MATCH_VAL_MASK                      0x0020
#define CL73_UCTRL1_CL73_NONCE_MATCH_VAL_ALIGN                     0
#define CL73_UCTRL1_CL73_NONCE_MATCH_VAL_BITS                      1
#define CL73_UCTRL1_CL73_NONCE_MATCH_VAL_SHIFT                     5

/* CL73 :: UCtrl1 :: reserved1 [04:00] */
#define CL73_UCTRL1_RESERVED1_MASK                                 0x001f
#define CL73_UCTRL1_RESERVED1_ALIGN                                0
#define CL73_UCTRL1_RESERVED1_BITS                                 5
#define CL73_UCTRL1_RESERVED1_SHIFT                                0


/****************************************************************************
 * CL73 :: Ustat1
 */
/* CL73 :: Ustat1 :: reserved0 [15:12] */
#define CL73_USTAT1_RESERVED0_MASK                                 0xf000
#define CL73_USTAT1_RESERVED0_ALIGN                                0
#define CL73_USTAT1_RESERVED0_BITS                                 4
#define CL73_USTAT1_RESERVED0_SHIFT                                12

/* CL73 :: Ustat1 :: arb_fsm [11:00] */
#define CL73_USTAT1_ARB_FSM_MASK                                   0x0fff
#define CL73_USTAT1_ARB_FSM_ALIGN                                  0
#define CL73_USTAT1_ARB_FSM_BITS                                   12
#define CL73_USTAT1_ARB_FSM_SHIFT                                  0
#define CL73_USTAT1_ARB_FSM_AN_ENABLE                              1
#define CL73_USTAT1_ARB_FSM_TRANSMIT_DISABLE                       2
#define CL73_USTAT1_ARB_FSM_ABILITY_DETECT                         4
#define CL73_USTAT1_ARB_FSM_ACKNOWLEDGE_DETECT                     8
#define CL73_USTAT1_ARB_FSM_COMPLETE_ACKNOWLEDGE                   16
#define CL73_USTAT1_ARB_FSM_NEXT_PAGE_WAIT                         32
#define CL73_USTAT1_ARB_FSM_AN_GOOD_CHECK                          64
#define CL73_USTAT1_ARB_FSM_AN_GOOD                                128
#define CL73_USTAT1_ARB_FSM_LINK_STATUS_CHECK                      256
#define CL73_USTAT1_ARB_FSM_PARALLEL_DETECTION_FAULT               512
#define CL73_USTAT1_ARB_FSM_AN_GOOD_CHECK_BAM37                    1024
#define CL73_USTAT1_ARB_FSM_TRANSMIT_DISABLE_BAM37                 2048


/****************************************************************************
 * CL73 :: UCtrl2
 */
/* CL73 :: UCtrl2 :: reserved0 [15:12] */
#define CL73_UCTRL2_RESERVED0_MASK                                 0xf000
#define CL73_UCTRL2_RESERVED0_ALIGN                                0
#define CL73_UCTRL2_RESERVED0_BITS                                 4
#define CL73_UCTRL2_RESERVED0_SHIFT                                12

/* CL73 :: UCtrl2 :: useLink [11:11] */
#define CL73_UCTRL2_USELINK_MASK                                   0x0800
#define CL73_UCTRL2_USELINK_ALIGN                                  0
#define CL73_UCTRL2_USELINK_BITS                                   1
#define CL73_UCTRL2_USELINK_SHIFT                                  11

/* CL73 :: UCtrl2 :: reserved1 [10:00] */
#define CL73_UCTRL2_RESERVED1_MASK                                 0x07ff
#define CL73_UCTRL2_RESERVED1_ALIGN                                0
#define CL73_UCTRL2_RESERVED1_BITS                                 11
#define CL73_UCTRL2_RESERVED1_SHIFT                                0


/****************************************************************************
 * TSC_WC4_TSC_USERX_uC_Info_B1
 */
/****************************************************************************
 * uC_Info_B1 :: version
 */
/* uC_Info_B1 :: version :: version [15:00] */
#define UC_INFO_B1_VERSION_VERSION_MASK                            0xffff
#define UC_INFO_B1_VERSION_VERSION_ALIGN                           0
#define UC_INFO_B1_VERSION_VERSION_BITS                            16
#define UC_INFO_B1_VERSION_VERSION_SHIFT                           0


/****************************************************************************
 * uC_Info_B1 :: target
 */
/* uC_Info_B1 :: target :: target [15:00] */
#define UC_INFO_B1_TARGET_TARGET_MASK                              0xffff
#define UC_INFO_B1_TARGET_TARGET_ALIGN                             0
#define UC_INFO_B1_TARGET_TARGET_BITS                              16
#define UC_INFO_B1_TARGET_TARGET_SHIFT                             0


/****************************************************************************
 * uC_Info_B1 :: tuning_state_bypass
 */
/* uC_Info_B1 :: tuning_state_bypass :: reserved0 [15:09] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_RESERVED0_MASK              0xfe00
#define UC_INFO_B1_TUNING_STATE_BYPASS_RESERVED0_ALIGN             0
#define UC_INFO_B1_TUNING_STATE_BYPASS_RESERVED0_BITS              7
#define UC_INFO_B1_TUNING_STATE_BYPASS_RESERVED0_SHIFT             9

/* uC_Info_B1 :: tuning_state_bypass :: bypass_steady_state_tuning [08:08] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_MASK 0x0100
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_ALIGN 0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_BITS 1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_SHIFT 8

/* uC_Info_B1 :: tuning_state_bypass :: bypass_cdr_lock_monitor [07:07] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_MASK 0x0080
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_ALIGN 0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_BITS 1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_SHIFT 7

/* uC_Info_B1 :: tuning_state_bypass :: bypass_dcd_tuning [06:06] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_MASK      0x0040
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_ALIGN     0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_BITS      1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_SHIFT     6

/* uC_Info_B1 :: tuning_state_bypass :: bypass_slicer_offset_tuning [05:05] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_MASK 0x0020
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_ALIGN 0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_BITS 1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_SHIFT 5

/* uC_Info_B1 :: tuning_state_bypass :: bypass_slicer_target_tuning [04:04] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_MASK 0x0010
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_ALIGN 0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_BITS 1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_SHIFT 4

/* uC_Info_B1 :: tuning_state_bypass :: bypass_vga_bias_tuning [03:03] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_MASK 0x0008
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_ALIGN 0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_BITS 1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_SHIFT 3

/* uC_Info_B1 :: tuning_state_bypass :: bypass_pf_tuning [02:02] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_MASK       0x0004
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_ALIGN      0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_BITS       1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_SHIFT      2

/* uC_Info_B1 :: tuning_state_bypass :: bypass_clk90_tuning [01:01] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_MASK    0x0002
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_ALIGN   0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_BITS    1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_SHIFT   1

/* uC_Info_B1 :: tuning_state_bypass :: bypass_os_vga_tuning [00:00] */
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_MASK   0x0001
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_ALIGN  0
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_BITS   1
#define UC_INFO_B1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_SHIFT  0


/****************************************************************************
 * uC_Info_B1 :: temperature
 */
/* uC_Info_B1 :: temperature :: force_temperature [15:15] */
#define UC_INFO_B1_TEMPERATURE_FORCE_TEMPERATURE_MASK              0x8000
#define UC_INFO_B1_TEMPERATURE_FORCE_TEMPERATURE_ALIGN             0
#define UC_INFO_B1_TEMPERATURE_FORCE_TEMPERATURE_BITS              1
#define UC_INFO_B1_TEMPERATURE_FORCE_TEMPERATURE_SHIFT             15

/* uC_Info_B1 :: temperature :: reserved0 [14:14] */
#define UC_INFO_B1_TEMPERATURE_RESERVED0_MASK                      0x4000
#define UC_INFO_B1_TEMPERATURE_RESERVED0_ALIGN                     0
#define UC_INFO_B1_TEMPERATURE_RESERVED0_BITS                      1
#define UC_INFO_B1_TEMPERATURE_RESERVED0_SHIFT                     14

/* uC_Info_B1 :: temperature :: temp_idx [13:10] */
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_MASK                       0x3c00
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_ALIGN                      0
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_BITS                       4
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_SHIFT                      10
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE__22p9C                 15
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE__12p6C                 14
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE__3p0C                  13
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_6p7C                   12
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_16p4C                  11
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_26p6C                  10
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_36p3C                  9
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_46p0C                  8
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_56p2C                  7
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_65p9C                  6
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_75p6C                  5
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_85p3C                  4
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_95p5C                  3
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_105p2C                 2
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_114p9C                 1
#define UC_INFO_B1_TEMPERATURE_TEMP_IDX_LTE_125p1C                 0

/* uC_Info_B1 :: temperature :: temperature [09:00] */
#define UC_INFO_B1_TEMPERATURE_TEMPERATURE_MASK                    0x03ff
#define UC_INFO_B1_TEMPERATURE_TEMPERATURE_ALIGN                   0
#define UC_INFO_B1_TEMPERATURE_TEMPERATURE_BITS                    10
#define UC_INFO_B1_TEMPERATURE_TEMPERATURE_SHIFT                   0


/****************************************************************************
 * uC_Info_B1 :: crc
 */
/* uC_Info_B1 :: crc :: crc [15:00] */
#define UC_INFO_B1_CRC_CRC_MASK                                    0xffff
#define UC_INFO_B1_CRC_CRC_ALIGN                                   0
#define UC_INFO_B1_CRC_CRC_BITS                                    16
#define UC_INFO_B1_CRC_CRC_SHIFT                                   0


/****************************************************************************
 * uC_Info_B1 :: tsc_12_timer_control
 */
/* uC_Info_B1 :: tsc_12_timer_control :: timer_mux_sel [15:12] */
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_MUX_SEL_MASK         0xf000
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_MUX_SEL_ALIGN        0
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_MUX_SEL_BITS         4
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_MUX_SEL_SHIFT        12

/* uC_Info_B1 :: tsc_12_timer_control :: timer_enable [11:00] */
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_ENABLE_MASK          0x0fff
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_ENABLE_ALIGN         0
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_ENABLE_BITS          12
#define UC_INFO_B1_TSC_12_TIMER_CONTROL_TIMER_ENABLE_SHIFT         0


/****************************************************************************
 * TSC_WC4_TSC_USERX_uC
 */
/****************************************************************************
 * uC :: ramword
 */
/* uC :: ramword :: ram_count [15:00] */
#define UC_RAMWORD_RAM_COUNT_MASK                                  0xffff
#define UC_RAMWORD_RAM_COUNT_ALIGN                                 0
#define UC_RAMWORD_RAM_COUNT_BITS                                  16
#define UC_RAMWORD_RAM_COUNT_SHIFT                                 0


/****************************************************************************
 * uC :: address
 */
/* uC :: address :: ram_address [15:00] */
#define UC_ADDRESS_RAM_ADDRESS_MASK                                0xffff
#define UC_ADDRESS_RAM_ADDRESS_ALIGN                               0
#define UC_ADDRESS_RAM_ADDRESS_BITS                                16
#define UC_ADDRESS_RAM_ADDRESS_SHIFT                               0


/****************************************************************************
 * uC :: command
 */
/* uC :: command :: init_cmd [15:15] */
#define UC_COMMAND_INIT_CMD_MASK                                   0x8000
#define UC_COMMAND_INIT_CMD_ALIGN                                  0
#define UC_COMMAND_INIT_CMD_BITS                                   1
#define UC_COMMAND_INIT_CMD_SHIFT                                  15

/* uC :: command :: uc_md_en_override [14:14] */
#define UC_COMMAND_UC_MD_EN_OVERRIDE_MASK                          0x4000
#define UC_COMMAND_UC_MD_EN_OVERRIDE_ALIGN                         0
#define UC_COMMAND_UC_MD_EN_OVERRIDE_BITS                          1
#define UC_COMMAND_UC_MD_EN_OVERRIDE_SHIFT                         14

/* uC :: command :: uc_md_en_override_value [13:13] */
#define UC_COMMAND_UC_MD_EN_OVERRIDE_VALUE_MASK                    0x2000
#define UC_COMMAND_UC_MD_EN_OVERRIDE_VALUE_ALIGN                   0
#define UC_COMMAND_UC_MD_EN_OVERRIDE_VALUE_BITS                    1
#define UC_COMMAND_UC_MD_EN_OVERRIDE_VALUE_SHIFT                   13

/* uC :: command :: mdio_ram_cs_force_val [12:12] */
#define UC_COMMAND_MDIO_RAM_CS_FORCE_VAL_MASK                      0x1000
#define UC_COMMAND_MDIO_RAM_CS_FORCE_VAL_ALIGN                     0
#define UC_COMMAND_MDIO_RAM_CS_FORCE_VAL_BITS                      1
#define UC_COMMAND_MDIO_RAM_CS_FORCE_VAL_SHIFT                     12

/* uC :: command :: mdio_ram_cs_force [11:11] */
#define UC_COMMAND_MDIO_RAM_CS_FORCE_MASK                          0x0800
#define UC_COMMAND_MDIO_RAM_CS_FORCE_ALIGN                         0
#define UC_COMMAND_MDIO_RAM_CS_FORCE_BITS                          1
#define UC_COMMAND_MDIO_RAM_CS_FORCE_SHIFT                         11

/* uC :: command :: mdio_autowakeup [10:10] */
#define UC_COMMAND_MDIO_AUTOWAKEUP_MASK                            0x0400
#define UC_COMMAND_MDIO_AUTOWAKEUP_ALIGN                           0
#define UC_COMMAND_MDIO_AUTOWAKEUP_BITS                            1
#define UC_COMMAND_MDIO_AUTOWAKEUP_SHIFT                           10

/* uC :: command :: byte_mode [09:09] */
#define UC_COMMAND_BYTE_MODE_MASK                                  0x0200
#define UC_COMMAND_BYTE_MODE_ALIGN                                 0
#define UC_COMMAND_BYTE_MODE_BITS                                  1
#define UC_COMMAND_BYTE_MODE_SHIFT                                 9

/* uC :: command :: reserved0 [08:05] */
#define UC_COMMAND_RESERVED0_MASK                                  0x01e0
#define UC_COMMAND_RESERVED0_ALIGN                                 0
#define UC_COMMAND_RESERVED0_BITS                                  4
#define UC_COMMAND_RESERVED0_SHIFT                                 5

/* uC :: command :: mdio_uC_reset_n [04:04] */
#define UC_COMMAND_MDIO_UC_RESET_N_MASK                            0x0010
#define UC_COMMAND_MDIO_UC_RESET_N_ALIGN                           0
#define UC_COMMAND_MDIO_UC_RESET_N_BITS                            1
#define UC_COMMAND_MDIO_UC_RESET_N_SHIFT                           4

/* uC :: command :: write [03:03] */
#define UC_COMMAND_WRITE_MASK                                      0x0008
#define UC_COMMAND_WRITE_ALIGN                                     0
#define UC_COMMAND_WRITE_BITS                                      1
#define UC_COMMAND_WRITE_SHIFT                                     3

/* uC :: command :: read [02:02] */
#define UC_COMMAND_READ_MASK                                       0x0004
#define UC_COMMAND_READ_ALIGN                                      0
#define UC_COMMAND_READ_BITS                                       1
#define UC_COMMAND_READ_SHIFT                                      2

/* uC :: command :: stop [01:01] */
#define UC_COMMAND_STOP_MASK                                       0x0002
#define UC_COMMAND_STOP_ALIGN                                      0
#define UC_COMMAND_STOP_BITS                                       1
#define UC_COMMAND_STOP_SHIFT                                      1

/* uC :: command :: run [00:00] */
#define UC_COMMAND_RUN_MASK                                        0x0001
#define UC_COMMAND_RUN_ALIGN                                       0
#define UC_COMMAND_RUN_BITS                                        1
#define UC_COMMAND_RUN_SHIFT                                       0


/****************************************************************************
 * uC :: wrdata
 */
/* uC :: wrdata :: wrdata [15:00] */
#define UC_WRDATA_WRDATA_MASK                                      0xffff
#define UC_WRDATA_WRDATA_ALIGN                                     0
#define UC_WRDATA_WRDATA_BITS                                      16
#define UC_WRDATA_WRDATA_SHIFT                                     0


/****************************************************************************
 * uC :: rddata
 */
/* uC :: rddata :: rddata [15:00] */
#define UC_RDDATA_RDDATA_MASK                                      0xffff
#define UC_RDDATA_RDDATA_ALIGN                                     0
#define UC_RDDATA_RDDATA_BITS                                      16
#define UC_RDDATA_RDDATA_SHIFT                                     0


/****************************************************************************
 * uC :: download_status
 */
/* uC :: download_status :: init_done [15:15] */
#define UC_DOWNLOAD_STATUS_INIT_DONE_MASK                          0x8000
#define UC_DOWNLOAD_STATUS_INIT_DONE_ALIGN                         0
#define UC_DOWNLOAD_STATUS_INIT_DONE_BITS                          1
#define UC_DOWNLOAD_STATUS_INIT_DONE_SHIFT                         15

/* uC :: download_status :: reserved0 [14:06] */
#define UC_DOWNLOAD_STATUS_RESERVED0_MASK                          0x7fc0
#define UC_DOWNLOAD_STATUS_RESERVED0_ALIGN                         0
#define UC_DOWNLOAD_STATUS_RESERVED0_BITS                          9
#define UC_DOWNLOAD_STATUS_RESERVED0_SHIFT                         6

/* uC :: download_status :: FSM [05:02] */
#define UC_DOWNLOAD_STATUS_FSM_MASK                                0x003c
#define UC_DOWNLOAD_STATUS_FSM_ALIGN                               0
#define UC_DOWNLOAD_STATUS_FSM_BITS                                4
#define UC_DOWNLOAD_STATUS_FSM_SHIFT                               2

/* uC :: download_status :: ERR1 [01:01] */
#define UC_DOWNLOAD_STATUS_ERR1_MASK                               0x0002
#define UC_DOWNLOAD_STATUS_ERR1_ALIGN                              0
#define UC_DOWNLOAD_STATUS_ERR1_BITS                               1
#define UC_DOWNLOAD_STATUS_ERR1_SHIFT                              1

/* uC :: download_status :: ERR0 [00:00] */
#define UC_DOWNLOAD_STATUS_ERR0_MASK                               0x0001
#define UC_DOWNLOAD_STATUS_ERR0_ALIGN                              0
#define UC_DOWNLOAD_STATUS_ERR0_BITS                               1
#define UC_DOWNLOAD_STATUS_ERR0_SHIFT                              0


/****************************************************************************
 * uC :: sfr_status
 */
/* union - case ecc_error_counters [15:00] */
/* uC :: sfr_status :: ecc_error_counters [15:00] */
#define UC_SFR_STATUS_ECC_ERROR_COUNTERS_ECC_ERROR_COUNTERS_MASK   0xffff
#define UC_SFR_STATUS_ECC_ERROR_COUNTERS_ECC_ERROR_COUNTERS_ALIGN  0
#define UC_SFR_STATUS_ECC_ERROR_COUNTERS_ECC_ERROR_COUNTERS_BITS   16
#define UC_SFR_STATUS_ECC_ERROR_COUNTERS_ECC_ERROR_COUNTERS_SHIFT  0


/* union - case dw8051_to_pcb_fsm_L [15:00] */
/* uC :: sfr_status :: dw8051_to_pcb_fsm_L [15:00] */
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_L_DW8051_TO_PCB_FSM_L_MASK 0xffff
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_L_DW8051_TO_PCB_FSM_L_ALIGN 0
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_L_DW8051_TO_PCB_FSM_L_BITS 16
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_L_DW8051_TO_PCB_FSM_L_SHIFT 0


/* union - case dw8051_to_pcb_fsm_U [15:00] */
/* uC :: sfr_status :: dw8051_to_pcb_fsm_U [15:00] */
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_U_DW8051_TO_PCB_FSM_U_MASK 0xffff
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_U_DW8051_TO_PCB_FSM_U_ALIGN 0
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_U_DW8051_TO_PCB_FSM_U_BITS 16
#define UC_SFR_STATUS_DW8051_TO_PCB_FSM_U_DW8051_TO_PCB_FSM_U_SHIFT 0



/****************************************************************************
 * uC :: command4
 */
/* uC :: command4 :: data_ram_access [15:15] */
#define UC_COMMAND4_DATA_RAM_ACCESS_MASK                           0x8000
#define UC_COMMAND4_DATA_RAM_ACCESS_ALIGN                          0
#define UC_COMMAND4_DATA_RAM_ACCESS_BITS                           1
#define UC_COMMAND4_DATA_RAM_ACCESS_SHIFT                          15

/* uC :: command4 :: data_ram_r_w [14:14] */
#define UC_COMMAND4_DATA_RAM_R_W_MASK                              0x4000
#define UC_COMMAND4_DATA_RAM_R_W_ALIGN                             0
#define UC_COMMAND4_DATA_RAM_R_W_BITS                              1
#define UC_COMMAND4_DATA_RAM_R_W_SHIFT                             14

/* uC :: command4 :: tm_data_ram [13:08] */
#define UC_COMMAND4_TM_DATA_RAM_MASK                               0x3f00
#define UC_COMMAND4_TM_DATA_RAM_ALIGN                              0
#define UC_COMMAND4_TM_DATA_RAM_BITS                               6
#define UC_COMMAND4_TM_DATA_RAM_SHIFT                              8

/* uC :: command4 :: tm_register_ram [07:06] */
#define UC_COMMAND4_TM_REGISTER_RAM_MASK                           0x00c0
#define UC_COMMAND4_TM_REGISTER_RAM_ALIGN                          0
#define UC_COMMAND4_TM_REGISTER_RAM_BITS                           2
#define UC_COMMAND4_TM_REGISTER_RAM_SHIFT                          6

/* uC :: command4 :: mdio_eitu_int5 [05:05] */
#define UC_COMMAND4_MDIO_EITU_INT5_MASK                            0x0020
#define UC_COMMAND4_MDIO_EITU_INT5_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT5_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT5_SHIFT                           5

/* uC :: command4 :: mdio_eitu_int4 [04:04] */
#define UC_COMMAND4_MDIO_EITU_INT4_MASK                            0x0010
#define UC_COMMAND4_MDIO_EITU_INT4_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT4_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT4_SHIFT                           4

/* uC :: command4 :: mdio_eitu_int3 [03:03] */
#define UC_COMMAND4_MDIO_EITU_INT3_MASK                            0x0008
#define UC_COMMAND4_MDIO_EITU_INT3_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT3_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT3_SHIFT                           3

/* uC :: command4 :: mdio_eitu_int2 [02:02] */
#define UC_COMMAND4_MDIO_EITU_INT2_MASK                            0x0004
#define UC_COMMAND4_MDIO_EITU_INT2_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT2_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT2_SHIFT                           2

/* uC :: command4 :: mdio_eitu_int1 [01:01] */
#define UC_COMMAND4_MDIO_EITU_INT1_MASK                            0x0002
#define UC_COMMAND4_MDIO_EITU_INT1_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT1_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT1_SHIFT                           1

/* uC :: command4 :: mdio_eitu_int0 [00:00] */
#define UC_COMMAND4_MDIO_EITU_INT0_MASK                            0x0001
#define UC_COMMAND4_MDIO_EITU_INT0_ALIGN                           0
#define UC_COMMAND4_MDIO_EITU_INT0_BITS                            1
#define UC_COMMAND4_MDIO_EITU_INT0_SHIFT                           0


/****************************************************************************
 * uC :: mdio_uC_mailbox
 */
/* uC :: mdio_uC_mailbox :: mdio_uC_mailbox [15:00] */
#define UC_MDIO_UC_MAILBOX_MDIO_UC_MAILBOX_MASK                    0xffff
#define UC_MDIO_UC_MAILBOX_MDIO_UC_MAILBOX_ALIGN                   0
#define UC_MDIO_UC_MAILBOX_MDIO_UC_MAILBOX_BITS                    16
#define UC_MDIO_UC_MAILBOX_MDIO_UC_MAILBOX_SHIFT                   0


/****************************************************************************
 * uC :: uC_mdio_mailbox
 */
/* uC :: uC_mdio_mailbox :: uC_mdio_mailbox [15:00] */
#define UC_UC_MDIO_MAILBOX_UC_MDIO_MAILBOX_MASK                    0xffff
#define UC_UC_MDIO_MAILBOX_UC_MDIO_MAILBOX_ALIGN                   0
#define UC_UC_MDIO_MAILBOX_UC_MDIO_MAILBOX_BITS                    16
#define UC_UC_MDIO_MAILBOX_UC_MDIO_MAILBOX_SHIFT                   0


/****************************************************************************
 * uC :: command2
 */
/* uC :: command2 :: mdio_to_8051_reset [15:15] */
#define UC_COMMAND2_MDIO_TO_8051_RESET_MASK                        0x8000
#define UC_COMMAND2_MDIO_TO_8051_RESET_ALIGN                       0
#define UC_COMMAND2_MDIO_TO_8051_RESET_BITS                        1
#define UC_COMMAND2_MDIO_TO_8051_RESET_SHIFT                       15

/* uC :: command2 :: m8051_to_pcb_reset [14:14] */
#define UC_COMMAND2_M8051_TO_PCB_RESET_MASK                        0x4000
#define UC_COMMAND2_M8051_TO_PCB_RESET_ALIGN                       0
#define UC_COMMAND2_M8051_TO_PCB_RESET_BITS                        1
#define UC_COMMAND2_M8051_TO_PCB_RESET_SHIFT                       14

/* uC :: command2 :: firmware_reset_disable [13:13] */
#define UC_COMMAND2_FIRMWARE_RESET_DISABLE_MASK                    0x2000
#define UC_COMMAND2_FIRMWARE_RESET_DISABLE_ALIGN                   0
#define UC_COMMAND2_FIRMWARE_RESET_DISABLE_BITS                    1
#define UC_COMMAND2_FIRMWARE_RESET_DISABLE_SHIFT                   13

/* uC :: command2 :: zero_rom_dataout [12:12] */
#define UC_COMMAND2_ZERO_ROM_DATAOUT_MASK                          0x1000
#define UC_COMMAND2_ZERO_ROM_DATAOUT_ALIGN                         0
#define UC_COMMAND2_ZERO_ROM_DATAOUT_BITS                          1
#define UC_COMMAND2_ZERO_ROM_DATAOUT_SHIFT                         12

/* uC :: command2 :: reserved0 [11:10] */
#define UC_COMMAND2_RESERVED0_MASK                                 0x0c00
#define UC_COMMAND2_RESERVED0_ALIGN                                0
#define UC_COMMAND2_RESERVED0_BITS                                 2
#define UC_COMMAND2_RESERVED0_SHIFT                                10

/* uC :: command2 :: timer_mux_sel [09:08] */
#define UC_COMMAND2_TIMER_MUX_SEL_MASK                             0x0300
#define UC_COMMAND2_TIMER_MUX_SEL_ALIGN                            0
#define UC_COMMAND2_TIMER_MUX_SEL_BITS                             2
#define UC_COMMAND2_TIMER_MUX_SEL_SHIFT                            8

/* uC :: command2 :: wdog_disable [07:07] */
#define UC_COMMAND2_WDOG_DISABLE_MASK                              0x0080
#define UC_COMMAND2_WDOG_DISABLE_ALIGN                             0
#define UC_COMMAND2_WDOG_DISABLE_BITS                              1
#define UC_COMMAND2_WDOG_DISABLE_SHIFT                             7

/* uC :: command2 :: refdiv4_tmr_en [06:06] */
#define UC_COMMAND2_REFDIV4_TMR_EN_MASK                            0x0040
#define UC_COMMAND2_REFDIV4_TMR_EN_ALIGN                           0
#define UC_COMMAND2_REFDIV4_TMR_EN_BITS                            1
#define UC_COMMAND2_REFDIV4_TMR_EN_SHIFT                           6

/* uC :: command2 :: refdiv2_tmr_en [05:05] */
#define UC_COMMAND2_REFDIV2_TMR_EN_MASK                            0x0020
#define UC_COMMAND2_REFDIV2_TMR_EN_ALIGN                           0
#define UC_COMMAND2_REFDIV2_TMR_EN_BITS                            1
#define UC_COMMAND2_REFDIV2_TMR_EN_SHIFT                           5

/* uC :: command2 :: wdog_en [04:04] */
#define UC_COMMAND2_WDOG_EN_MASK                                   0x0010
#define UC_COMMAND2_WDOG_EN_ALIGN                                  0
#define UC_COMMAND2_WDOG_EN_BITS                                   1
#define UC_COMMAND2_WDOG_EN_SHIFT                                  4

/* uC :: command2 :: tmr_en [03:00] */
#define UC_COMMAND2_TMR_EN_MASK                                    0x000f
#define UC_COMMAND2_TMR_EN_ALIGN                                   0
#define UC_COMMAND2_TMR_EN_BITS                                    4
#define UC_COMMAND2_TMR_EN_SHIFT                                   0


/****************************************************************************
 * uC :: wdog_evnt_cnt
 */
/* uC :: wdog_evnt_cnt :: wdog_evnt_cnt [15:00] */
#define UC_WDOG_EVNT_CNT_WDOG_EVNT_CNT_MASK                        0xffff
#define UC_WDOG_EVNT_CNT_WDOG_EVNT_CNT_ALIGN                       0
#define UC_WDOG_EVNT_CNT_WDOG_EVNT_CNT_BITS                        16
#define UC_WDOG_EVNT_CNT_WDOG_EVNT_CNT_SHIFT                       0


/****************************************************************************
 * uC :: command3
 */
/* uC :: command3 :: gen_status_sel [15:12] */
#define UC_COMMAND3_GEN_STATUS_SEL_MASK                            0xf000
#define UC_COMMAND3_GEN_STATUS_SEL_ALIGN                           0
#define UC_COMMAND3_GEN_STATUS_SEL_BITS                            4
#define UC_COMMAND3_GEN_STATUS_SEL_SHIFT                           12
#define UC_COMMAND3_GEN_STATUS_SEL_ecc_error_counters              0
#define UC_COMMAND3_GEN_STATUS_SEL_dw8051_to_pcb_fsm_L             1
#define UC_COMMAND3_GEN_STATUS_SEL_dw8051_to_pcb_fsm_U             2

/* uC :: command3 :: disable_ecc [11:11] */
#define UC_COMMAND3_DISABLE_ECC_MASK                               0x0800
#define UC_COMMAND3_DISABLE_ECC_ALIGN                              0
#define UC_COMMAND3_DISABLE_ECC_BITS                               1
#define UC_COMMAND3_DISABLE_ECC_SHIFT                              11

/* uC :: command3 :: out_staging_flop_bypass [10:10] */
#define UC_COMMAND3_OUT_STAGING_FLOP_BYPASS_MASK                   0x0400
#define UC_COMMAND3_OUT_STAGING_FLOP_BYPASS_ALIGN                  0
#define UC_COMMAND3_OUT_STAGING_FLOP_BYPASS_BITS                   1
#define UC_COMMAND3_OUT_STAGING_FLOP_BYPASS_SHIFT                  10

/* uC :: command3 :: tm [09:05] */
#define UC_COMMAND3_TM_MASK                                        0x03e0
#define UC_COMMAND3_TM_ALIGN                                       0
#define UC_COMMAND3_TM_BITS                                        5
#define UC_COMMAND3_TM_SHIFT                                       5

/* uC :: command3 :: pm_override_value [04:04] */
#define UC_COMMAND3_PM_OVERRIDE_VALUE_MASK                         0x0010
#define UC_COMMAND3_PM_OVERRIDE_VALUE_ALIGN                        0
#define UC_COMMAND3_PM_OVERRIDE_VALUE_BITS                         1
#define UC_COMMAND3_PM_OVERRIDE_VALUE_SHIFT                        4

/* uC :: command3 :: enable_pm_override [03:03] */
#define UC_COMMAND3_ENABLE_PM_OVERRIDE_MASK                        0x0008
#define UC_COMMAND3_ENABLE_PM_OVERRIDE_ALIGN                       0
#define UC_COMMAND3_ENABLE_PM_OVERRIDE_BITS                        1
#define UC_COMMAND3_ENABLE_PM_OVERRIDE_SHIFT                       3

/* uC :: command3 :: in_staging_flop_bypass [02:02] */
#define UC_COMMAND3_IN_STAGING_FLOP_BYPASS_MASK                    0x0004
#define UC_COMMAND3_IN_STAGING_FLOP_BYPASS_ALIGN                   0
#define UC_COMMAND3_IN_STAGING_FLOP_BYPASS_BITS                    1
#define UC_COMMAND3_IN_STAGING_FLOP_BYPASS_SHIFT                   2

/* uC :: command3 :: ext_clk_enable [01:01] */
#define UC_COMMAND3_EXT_CLK_ENABLE_MASK                            0x0002
#define UC_COMMAND3_EXT_CLK_ENABLE_ALIGN                           0
#define UC_COMMAND3_EXT_CLK_ENABLE_BITS                            1
#define UC_COMMAND3_EXT_CLK_ENABLE_SHIFT                           1

/* uC :: command3 :: reserved0 [00:00] */
#define UC_COMMAND3_RESERVED0_MASK                                 0x0001
#define UC_COMMAND3_RESERVED0_ALIGN                                0
#define UC_COMMAND3_RESERVED0_BITS                                 1
#define UC_COMMAND3_RESERVED0_SHIFT                                0


/****************************************************************************
 * uC :: timer_lower16
 */
/* uC :: timer_lower16 :: timer_lower16bits [15:00] */
#define UC_TIMER_LOWER16_TIMER_LOWER16BITS_MASK                    0xffff
#define UC_TIMER_LOWER16_TIMER_LOWER16BITS_ALIGN                   0
#define UC_TIMER_LOWER16_TIMER_LOWER16BITS_BITS                    16
#define UC_TIMER_LOWER16_TIMER_LOWER16BITS_SHIFT                   0


/****************************************************************************
 * uC :: timer_upper16
 */
/* uC :: timer_upper16 :: timer_upper16bits [15:00] */
#define UC_TIMER_UPPER16_TIMER_UPPER16BITS_MASK                    0xffff
#define UC_TIMER_UPPER16_TIMER_UPPER16BITS_ALIGN                   0
#define UC_TIMER_UPPER16_TIMER_UPPER16BITS_BITS                    16
#define UC_TIMER_UPPER16_TIMER_UPPER16BITS_SHIFT                   0


/****************************************************************************
 * TSC_WC4_TSC_USERX_AER
 */
/****************************************************************************
 * AER :: AddressExpansion
 */
/* AER :: AddressExpansion :: MMD_deviceType [15:11] */
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_MASK                   0xf800
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_ALIGN                  0
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_BITS                   5
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_SHIFT                  11
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_combo_core             0
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_PMA_PMD                1
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_PCS                    3
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_PHY                    4
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_DTE                    5
#define AER_ADDRESSEXPANSION_MMD_DEVICETYPE_CL73_AN                7

/* AER :: AddressExpansion :: reserved0 [10:03] */
#define AER_ADDRESSEXPANSION_RESERVED0_MASK                        0x07f8
#define AER_ADDRESSEXPANSION_RESERVED0_ALIGN                       0
#define AER_ADDRESSEXPANSION_RESERVED0_BITS                        8
#define AER_ADDRESSEXPANSION_RESERVED0_SHIFT                       3

/* AER :: AddressExpansion :: PORT_MODE [02:00] */
#define AER_ADDRESSEXPANSION_PORT_MODE_MASK                        0x0007
#define AER_ADDRESSEXPANSION_PORT_MODE_ALIGN                       0
#define AER_ADDRESSEXPANSION_PORT_MODE_BITS                        3
#define AER_ADDRESSEXPANSION_PORT_MODE_SHIFT                       0


/****************************************************************************
 * TSC_WC4_TSC_USERX_Combo_IEEE
 */
/****************************************************************************
 * Combo_IEEE :: phyid2
 */
/* Combo_IEEE :: phyid2 :: regid1 [15:00] */
#define COMBO_IEEE_PHYID2_REGID1_MASK                              0xffff
#define COMBO_IEEE_PHYID2_REGID1_ALIGN                             0
#define COMBO_IEEE_PHYID2_REGID1_BITS                              16
#define COMBO_IEEE_PHYID2_REGID1_SHIFT                             0


/****************************************************************************
 * Combo_IEEE :: phyid3
 */
/* Combo_IEEE :: phyid3 :: regid2 [15:00] */
#define COMBO_IEEE_PHYID3_REGID2_MASK                              0xffff
#define COMBO_IEEE_PHYID3_REGID2_ALIGN                             0
#define COMBO_IEEE_PHYID3_REGID2_BITS                              16
#define COMBO_IEEE_PHYID3_REGID2_SHIFT                             0


/****************************************************************************
 * Combo_IEEE :: MMDAccessControl
 */
/* Combo_IEEE :: MMDAccessControl :: increment_control [15:14] */
#define COMBO_IEEE_MMDACCESSCONTROL_INCREMENT_CONTROL_MASK         0xc000
#define COMBO_IEEE_MMDACCESSCONTROL_INCREMENT_CONTROL_ALIGN        0
#define COMBO_IEEE_MMDACCESSCONTROL_INCREMENT_CONTROL_BITS         2
#define COMBO_IEEE_MMDACCESSCONTROL_INCREMENT_CONTROL_SHIFT        14

/* Combo_IEEE :: MMDAccessControl :: reserved0 [13:05] */
#define COMBO_IEEE_MMDACCESSCONTROL_RESERVED0_MASK                 0x3fe0
#define COMBO_IEEE_MMDACCESSCONTROL_RESERVED0_ALIGN                0
#define COMBO_IEEE_MMDACCESSCONTROL_RESERVED0_BITS                 9
#define COMBO_IEEE_MMDACCESSCONTROL_RESERVED0_SHIFT                5

/* Combo_IEEE :: MMDAccessControl :: DEVAD [04:00] */
#define COMBO_IEEE_MMDACCESSCONTROL_DEVAD_MASK                     0x001f
#define COMBO_IEEE_MMDACCESSCONTROL_DEVAD_ALIGN                    0
#define COMBO_IEEE_MMDACCESSCONTROL_DEVAD_BITS                     5
#define COMBO_IEEE_MMDACCESSCONTROL_DEVAD_SHIFT                    0


/****************************************************************************
 * Combo_IEEE :: MMDAccessAddressData
 */
/* Combo_IEEE :: MMDAccessAddressData :: AddressData [15:00] */
#define COMBO_IEEE_MMDACCESSADDRESSDATA_ADDRESSDATA_MASK           0xffff
#define COMBO_IEEE_MMDACCESSADDRESSDATA_ADDRESSDATA_ALIGN          0
#define COMBO_IEEE_MMDACCESSADDRESSDATA_ADDRESSDATA_BITS           16
#define COMBO_IEEE_MMDACCESSADDRESSDATA_ADDRESSDATA_SHIFT          0


/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee0
 */
/****************************************************************************
 * dev1_ieee0 :: AN_ieeeId1
 */
/* dev1_ieee0 :: AN_ieeeId1 :: IEEEID1 [15:00] */
#define DEV1_IEEE0_AN_IEEEID1_IEEEID1_MASK                         0xffff
#define DEV1_IEEE0_AN_IEEEID1_IEEEID1_ALIGN                        0
#define DEV1_IEEE0_AN_IEEEID1_IEEEID1_BITS                         16
#define DEV1_IEEE0_AN_IEEEID1_IEEEID1_SHIFT                        0


/****************************************************************************
 * dev1_ieee0 :: AN_ieeeId2
 */
/* dev1_ieee0 :: AN_ieeeId2 :: IEEEID2 [15:00] */
#define DEV1_IEEE0_AN_IEEEID2_IEEEID2_MASK                         0xffff
#define DEV1_IEEE0_AN_IEEEID2_IEEEID2_ALIGN                        0
#define DEV1_IEEE0_AN_IEEEID2_IEEEID2_BITS                         16
#define DEV1_IEEE0_AN_IEEEID2_IEEEID2_SHIFT                        0


/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee9
 */
/****************************************************************************
 * dev1_ieee9 :: PMD_10Gbase_kr_pmd_control_register_150
 */
/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_control_register_150 :: reserved0 [15:02] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESERVED0_MASK 0xfffc
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESERVED0_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESERVED0_BITS 14
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESERVED0_SHIFT 2

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_control_register_150 :: training_enable [01:01] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_TRAINING_ENABLE_MASK 0x0002
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_TRAINING_ENABLE_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_TRAINING_ENABLE_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_TRAINING_ENABLE_SHIFT 1

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_control_register_150 :: restart_training [00:00] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESTART_TRAINING_MASK 0x0001
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESTART_TRAINING_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESTART_TRAINING_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_CONTROL_REGISTER_150_RESTART_TRAINING_SHIFT 0


/****************************************************************************
 * dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151
 */
/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151 :: reserved0 [15:04] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RESERVED0_MASK 0xfff0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RESERVED0_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RESERVED0_BITS 12
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RESERVED0_SHIFT 4

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151 :: training_failure [03:03] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_FAILURE_MASK 0x0008
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_FAILURE_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_FAILURE_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_FAILURE_SHIFT 3

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151 :: training_status [02:02] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_STATUS_MASK 0x0004
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_STATUS_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_STATUS_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_TRAINING_STATUS_SHIFT 2

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151 :: frame_lock [01:01] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_FRAME_LOCK_MASK 0x0002
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_FRAME_LOCK_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_FRAME_LOCK_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_FRAME_LOCK_SHIFT 1

/* dev1_ieee9 :: PMD_10Gbase_kr_pmd_status_register_151 :: receiver_status [00:00] */
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RECEIVER_STATUS_MASK 0x0001
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RECEIVER_STATUS_ALIGN 0
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RECEIVER_STATUS_BITS 1
#define DEV1_IEEE9_PMD_10GBASE_KR_PMD_STATUS_REGISTER_151_RECEIVER_STATUS_SHIFT 0


/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee10
 */
/****************************************************************************
 * dev1_ieee10 :: PMD_CorrectedBlksL
 */
/* dev1_ieee10 :: PMD_CorrectedBlksL :: corCountL [15:00] */
#define DEV1_IEEE10_PMD_CORRECTEDBLKSL_CORCOUNTL_MASK              0xffff
#define DEV1_IEEE10_PMD_CORRECTEDBLKSL_CORCOUNTL_ALIGN             0
#define DEV1_IEEE10_PMD_CORRECTEDBLKSL_CORCOUNTL_BITS              16
#define DEV1_IEEE10_PMD_CORRECTEDBLKSL_CORCOUNTL_SHIFT             0


/****************************************************************************
 * dev1_ieee10 :: PMD_CorrectedBlksH
 */
/* dev1_ieee10 :: PMD_CorrectedBlksH :: corCountH [15:00] */
#define DEV1_IEEE10_PMD_CORRECTEDBLKSH_CORCOUNTH_MASK              0xffff
#define DEV1_IEEE10_PMD_CORRECTEDBLKSH_CORCOUNTH_ALIGN             0
#define DEV1_IEEE10_PMD_CORRECTEDBLKSH_CORCOUNTH_BITS              16
#define DEV1_IEEE10_PMD_CORRECTEDBLKSH_CORCOUNTH_SHIFT             0


/****************************************************************************
 * dev1_ieee10 :: PMD_UncorrectedBlksL
 */
/* dev1_ieee10 :: PMD_UncorrectedBlksL :: uncorCountL [15:00] */
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_MASK          0xffff
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_ALIGN         0
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_BITS          16
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_SHIFT         0


/****************************************************************************
 * dev1_ieee10 :: PMD_UncorrectedBlksH
 */
/* dev1_ieee10 :: PMD_UncorrectedBlksH :: uncorCountH [15:00] */
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_MASK          0xffff
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_ALIGN         0
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_BITS          16
#define DEV1_IEEE10_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_SHIFT         0


/****************************************************************************
 * TSC_IEEE_PMA_PMD_dev1_ieee10_tsc_12
 */
/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_fecAbility
 */
/* dev1_ieee10_tsc_12 :: PMD_fecAbility :: reserved0 [15:02] */
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_RESERVED0_MASK           0xfffc
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_RESERVED0_ALIGN          0
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_RESERVED0_BITS           14
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_RESERVED0_SHIFT          2

/* dev1_ieee10_tsc_12 :: PMD_fecAbility :: errorCnt_able [01:01] */
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_ERRORCNT_ABLE_MASK       0x0002
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_ERRORCNT_ABLE_ALIGN      0
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_ERRORCNT_ABLE_BITS       1
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_ERRORCNT_ABLE_SHIFT      1

/* dev1_ieee10_tsc_12 :: PMD_fecAbility :: fec_able [00:00] */
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_FEC_ABLE_MASK            0x0001
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_FEC_ABLE_ALIGN           0
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_FEC_ABLE_BITS            1
#define DEV1_IEEE10_TSC_12_PMD_FECABILITY_FEC_ABLE_SHIFT           0


/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_fecControl
 */
/* dev1_ieee10_tsc_12 :: PMD_fecControl :: reserved0 [15:02] */
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_RESERVED0_MASK           0xfffc
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_RESERVED0_ALIGN          0
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_RESERVED0_BITS           14
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_RESERVED0_SHIFT          2

/* dev1_ieee10_tsc_12 :: PMD_fecControl :: errorCnt_en [01:01] */
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_ERRORCNT_EN_MASK         0x0002
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_ERRORCNT_EN_ALIGN        0
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_ERRORCNT_EN_BITS         1
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_ERRORCNT_EN_SHIFT        1

/* dev1_ieee10_tsc_12 :: PMD_fecControl :: fec_en [00:00] */
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_FEC_EN_MASK              0x0001
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_FEC_EN_ALIGN             0
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_FEC_EN_BITS              1
#define DEV1_IEEE10_TSC_12_PMD_FECCONTROL_FEC_EN_SHIFT             0


/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_CorrectedBlksL
 */
/* dev1_ieee10_tsc_12 :: PMD_CorrectedBlksL :: corCountL [15:00] */
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSL_CORCOUNTL_MASK       0xffff
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSL_CORCOUNTL_ALIGN      0
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSL_CORCOUNTL_BITS       16
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSL_CORCOUNTL_SHIFT      0


/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_CorrectedBlksH
 */
/* dev1_ieee10_tsc_12 :: PMD_CorrectedBlksH :: corCountH [15:00] */
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSH_CORCOUNTH_MASK       0xffff
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSH_CORCOUNTH_ALIGN      0
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSH_CORCOUNTH_BITS       16
#define DEV1_IEEE10_TSC_12_PMD_CORRECTEDBLKSH_CORCOUNTH_SHIFT      0


/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_UncorrectedBlksL
 */
/* dev1_ieee10_tsc_12 :: PMD_UncorrectedBlksL :: uncorCountL [15:00] */
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_MASK   0xffff
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_ALIGN  0
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_BITS   16
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSL_UNCORCOUNTL_SHIFT  0


/****************************************************************************
 * dev1_ieee10_tsc_12 :: PMD_UncorrectedBlksH
 */
/* dev1_ieee10_tsc_12 :: PMD_UncorrectedBlksH :: uncorCountH [15:00] */
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_MASK   0xffff
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_ALIGN  0
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_BITS   16
#define DEV1_IEEE10_TSC_12_PMD_UNCORRECTEDBLKSH_UNCORCOUNTH_SHIFT  0


/****************************************************************************
 * TSC_IEEE_PCS_dev3_ieee2
 */
/****************************************************************************
 * dev3_ieee2 :: PCS_errored_blocks_ho
 */
/* dev3_ieee2 :: PCS_errored_blocks_ho :: errored_blocks_ho_present [15:15] */
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_MASK 0x8000
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_ALIGN 0
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_BITS 1
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_SHIFT 15

/* dev3_ieee2 :: PCS_errored_blocks_ho :: reserved0 [14:14] */
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_RESERVED0_MASK            0x4000
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_RESERVED0_ALIGN           0
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_RESERVED0_BITS            1
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_RESERVED0_SHIFT           14

/* dev3_ieee2 :: PCS_errored_blocks_ho :: errored_blocks_ho [13:00] */
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_MASK    0x3fff
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_ALIGN   0
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_BITS    14
#define DEV3_IEEE2_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_SHIFT   0


/****************************************************************************
 * Datatype Definitions.
 */
#endif /* #ifndef TSCMOD_H_TMP__ */

/* End of File */

