
---------- Begin Simulation Statistics ----------
final_tick                               111846568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189988                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723376                       # Number of bytes of host memory used
host_op_rate                                   207352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   526.35                       # Real time elapsed on the host
host_tick_rate                              212495343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111847                       # Number of seconds simulated
sim_ticks                                111846568000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.961758                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8059949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8670177                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88897                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15818823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551083                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263203                       # Number of indirect misses.
system.cpu.branchPred.lookups                19656133                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.118466                       # CPI: cycles per instruction
system.cpu.discardedOps                        430691                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49034316                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17520395                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10077692                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4580464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.894082                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111846568                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       107266104                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          419                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       190362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       382084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            324                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37940                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2838720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2838720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38823                       # Request fanout histogram
system.membus.respLayer1.occupancy          208824500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            66687000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            149704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       125646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42020                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        125986                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       377618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       196190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                573808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7934464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24038912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6060                       # Total snoops (count)
system.tol2bus.snoopTraffic                    354048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           197784                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003767                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 197039     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    745      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             197784                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          749852000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197214999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377958999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               125482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                27417                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152899                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              125482                       # number of overall hits
system.l2.overall_hits::.cpu.data               27417                       # number of overall hits
system.l2.overall_hits::total                  152899                       # number of overall hits
system.l2.demand_misses::.cpu.inst                504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               504                       # number of overall misses
system.l2.overall_misses::.cpu.data             38321                       # number of overall misses
system.l2.overall_misses::total                 38825                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3966727000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4015123000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3966727000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4015123000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           125986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            65738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               191724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          125986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           65738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              191724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96023.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103513.139010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103415.917579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96023.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103513.139010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103415.917579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5532                       # number of writebacks
system.l2.writebacks::total                      5532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3200240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3238502000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3200240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3238502000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202494                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76067.594433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83513.569937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83417.098112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76067.594433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83513.569937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83417.098112                       # average overall mshr miss latency
system.l2.replacements                           6060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        58238                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58238                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       125643                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           125643                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       125643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       125643                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3925125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3925125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         42020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.902903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103456.114918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103456.114918                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3166325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3166325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.902903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83456.114918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83456.114918                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         125482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             125482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       125986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         125986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96023.809524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96023.809524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76067.594433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76067.594433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41602000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41602000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109191.601050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109191.601050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        89250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        89250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25292.907603                       # Cycle average of tags in use
system.l2.tags.total_refs                      381663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.829582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.004729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       182.660225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25106.242649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.766182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.771878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1565488                       # Number of tag accesses
system.l2.tags.data_accesses                  1565488                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2452480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2484672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       354048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          354048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            287823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21927182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22215004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       287823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           287823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3165479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3165479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3165479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           287823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21927182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25380484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.080199362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              111890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5532                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38823                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    515939000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  194105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1243832750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13290.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32040.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4694                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38823                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    138.825855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.734802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   122.229885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8219     40.22%     40.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9900     48.44%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1757      8.60%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          212      1.04%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      0.30%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      0.22%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      0.12%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      0.16%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          185      0.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.846405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.079042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1589.928908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          303     99.02%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.33%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.098690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           306                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2484544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  352704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2484672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               354048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111844379000                       # Total gap between requests
system.mem_ctrls.avgGap                    2521573.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2452352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       352704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 287822.868199228076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21926037.104687917978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3153462.876035677735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1231376250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2246537223750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24764.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32134.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 406098558.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             70286160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37354185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           134981700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12068640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8828688960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21881385150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24522652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55487417595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.102997                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  63541101750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3734640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44570826250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             75641160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             40204230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142200240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16698780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8828688960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22033477110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24394575360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55531485840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.497003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63203155750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3734640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44908772250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26865081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26865081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26865081                       # number of overall hits
system.cpu.icache.overall_hits::total        26865081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       125986                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         125986                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       125986                       # number of overall misses
system.cpu.icache.overall_misses::total        125986                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3313465000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3313465000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3313465000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3313465000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26991067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26991067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26991067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26991067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26300.263521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26300.263521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26300.263521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26300.263521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       125646                       # number of writebacks
system.cpu.icache.writebacks::total            125646                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       125986                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125986                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       125986                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125986                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3061493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3061493000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3061493000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3061493000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004668                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004668                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24300.263521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24300.263521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24300.263521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24300.263521                       # average overall mshr miss latency
system.cpu.icache.replacements                 125646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26865081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26865081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       125986                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        125986                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3313465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3313465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26991067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26991067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26300.263521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26300.263521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       125986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3061493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3061493000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24300.263521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24300.263521                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.761937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26991067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            125986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.238622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.761937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27117053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27117053                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35080620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35080620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35083691                       # number of overall hits
system.cpu.dcache.overall_hits::total        35083691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90052                       # number of overall misses
system.cpu.dcache.overall_misses::total         90052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6388953000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6388953000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6388953000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6388953000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173743                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002559                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70993.099540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70993.099540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70947.374850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70947.374850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        58238                       # number of writebacks
system.cpu.dcache.writebacks::total             58238                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65738                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65738                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4776096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4776096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4778755000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4778755000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001868                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72713.233055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72713.233055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72693.951748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72693.951748                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20875331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20875331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    812623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    812623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28717.637912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28717.637912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    621525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    621525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26264.579108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26264.579108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14205289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14205289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        61697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5576330000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5576330000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90382.514547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90382.514547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19677                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19677                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        42020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4154571000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4154571000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98871.275583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98871.275583                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3071                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3071                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           58                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018536                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018536                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           54                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           54                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017258                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017258                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49240.740741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49240.740741                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.504192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35320649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            537.294244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.504192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          767                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35410701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35410701                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111846568000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
