

================================================================
== Vivado HLS Report for 'CvtColor_0_32_32_480_640_s'
================================================================
* Date:           Sat Jul  4 08:27:59 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     18.91|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  308641|    1|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  308640|  3 ~ 643 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |    0|     640|         2|          1|          1| 0 ~ 640 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
._crit_edge.i46:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134)

ST_1: empty_119 [1/1] 0.00ns
._crit_edge.i46:1  %empty_119 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str131, i32 0, i32 0, i32 0, [8 x i8]* @str131)

ST_1: empty_120 [1/1] 0.00ns
._crit_edge.i46:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, [8 x i8]* @str128)

ST_1: empty_121 [1/1] 0.00ns
._crit_edge.i46:3  %empty_121 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str125, i32 0, i32 0, i32 0, [8 x i8]* @str125)

ST_1: empty_122 [1/1] 0.00ns
._crit_edge.i46:4  %empty_122 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str122, i32 0, i32 0, i32 0, [8 x i8]* @str122)

ST_1: empty_123 [1/1] 0.00ns
._crit_edge.i46:5  %empty_123 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str119, i32 0, i32 0, i32 0, [8 x i8]* @str119)

ST_1: p_src_cols_V_read_2 [1/1] 0.00ns
._crit_edge.i46:6  %p_src_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_2 [1/1] 0.00ns
._crit_edge.i46:7  %p_src_rows_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_14 [1/1] 1.39ns
._crit_edge.i46:8  br label %0


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %._crit_edge.i46 ], [ %i_1, %3 ]

ST_2: exitcond8 [1/1] 2.14ns
:1  %exitcond8 = icmp eq i12 %i, %p_src_rows_V_read_2

ST_2: i_1 [1/1] 1.84ns
:2  %i_1 = add i12 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:3  br i1 %exitcond8, label %4, label %1

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_21 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 480, i32 0, [1 x i8]* @p_str1808) nounwind

ST_2: stg_22 [1/1] 1.39ns
:3  br label %2

ST_2: stg_23 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i12 [ 0, %1 ], [ %j_1, %"operator>>.exit" ]

ST_3: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %j, %p_src_cols_V_read_2

ST_3: j_1 [1/1] 1.84ns
:2  %j_1 = add i12 %j, 1

ST_3: stg_27 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %"operator>>.exit"


 <State 4>: 18.91ns
ST_4: stg_28 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_14 [1/1] 0.00ns
operator>>.exit:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_30 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 640, i32 0, [1 x i8]* @p_str1808) nounwind

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1808) nounwind

ST_4: tmp_55 [1/1] 1.70ns
operator>>.exit:4  %tmp_55 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_56 [1/1] 1.70ns
operator>>.exit:5  %tmp_56 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_51 [1/1] 1.70ns
operator>>.exit:6  %tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: OP2_V_cast [1/1] 0.00ns
operator>>.exit:7  %OP2_V_cast = zext i8 %tmp_51 to i27

ST_4: p_Val2_s [1/1] 6.38ns
operator>>.exit:8  %p_Val2_s = mul i27 %OP2_V_cast, 239075

ST_4: OP2_V_1_cast [1/1] 0.00ns
operator>>.exit:9  %OP2_V_1_cast = zext i8 %tmp_56 to i29

ST_4: p_Val2_3 [1/1] 6.38ns
operator>>.exit:10  %p_Val2_3 = mul i29 %OP2_V_1_cast, 1231028

ST_4: OP2_V_2_cast [1/1] 0.00ns
operator>>.exit:11  %OP2_V_2_cast = zext i8 %tmp_55 to i28

ST_4: p_Val2_4 [1/1] 6.38ns
operator>>.exit:12  %p_Val2_4 = mul i28 %OP2_V_2_cast, 627048

ST_4: tmp_23_cast [1/1] 0.00ns
operator>>.exit:13  %tmp_23_cast = zext i27 %p_Val2_s to i28

ST_4: p_Val2_5 [1/1] 3.02ns
operator>>.exit:14  %p_Val2_5 = add i28 %p_Val2_4, %tmp_23_cast

ST_4: tmp_25_cast [1/1] 0.00ns
operator>>.exit:15  %tmp_25_cast = zext i28 %p_Val2_5 to i29

ST_4: p_Val2_6 [1/1] 3.02ns
operator>>.exit:16  %p_Val2_6 = add i29 %p_Val2_3, %tmp_25_cast

ST_4: tmp_s [1/1] 0.00ns
operator>>.exit:17  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i29.i32.i32(i29 %p_Val2_6, i32 21, i32 28)

ST_4: p_Val2_7_cast [1/1] 0.00ns
operator>>.exit:18  %p_Val2_7_cast = zext i8 %tmp_s to i9

ST_4: tmp_52 [1/1] 0.00ns
operator>>.exit:19  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_6, i32 20)

ST_4: tmp_28_cast [1/1] 0.00ns
operator>>.exit:20  %tmp_28_cast = zext i1 %tmp_52 to i9

ST_4: p_Val2_13 [1/1] 1.72ns
operator>>.exit:21  %p_Val2_13 = add i9 %p_Val2_7_cast, %tmp_28_cast

ST_4: tmp_53 [1/1] 0.00ns
operator>>.exit:22  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_13, i32 8)

ST_4: tmp_54 [1/1] 0.00ns
operator>>.exit:23  %tmp_54 = trunc i9 %p_Val2_13 to i8

ST_4: tmp_22 [1/1] 1.37ns
operator>>.exit:24  %tmp_22 = select i1 %tmp_53, i8 -1, i8 %tmp_54

ST_4: stg_53 [1/1] 1.70ns
operator>>.exit:25  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_22)

ST_4: stg_54 [1/1] 1.70ns
operator>>.exit:26  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_22)

ST_4: stg_55 [1/1] 1.70ns
operator>>.exit:27  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_22)

ST_4: empty_124 [1/1] 0.00ns
operator>>.exit:28  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_14)

ST_4: stg_57 [1/1] 0.00ns
operator>>.exit:29  br label %2


 <State 5>: 0.00ns
ST_5: empty_125 [1/1] 0.00ns
:0  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp)

ST_5: stg_59 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x99ad4a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xbf21cb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd6d44e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x58f93e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x51e69b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3566a90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3567140; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x5333e30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specfifo         ) [ 000000]
empty_119           (specfifo         ) [ 000000]
empty_120           (specfifo         ) [ 000000]
empty_121           (specfifo         ) [ 000000]
empty_122           (specfifo         ) [ 000000]
empty_123           (specfifo         ) [ 000000]
p_src_cols_V_read_2 (read             ) [ 001111]
p_src_rows_V_read_2 (read             ) [ 001111]
stg_14              (br               ) [ 011111]
i                   (phi              ) [ 001000]
exitcond8           (icmp             ) [ 001111]
i_1                 (add              ) [ 011111]
stg_18              (br               ) [ 000000]
stg_19              (specloopname     ) [ 000000]
tmp                 (specregionbegin  ) [ 000111]
stg_21              (speclooptripcount) [ 000000]
stg_22              (br               ) [ 001111]
stg_23              (ret              ) [ 000000]
j                   (phi              ) [ 000100]
exitcond            (icmp             ) [ 001111]
j_1                 (add              ) [ 001111]
stg_27              (br               ) [ 000000]
stg_28              (specloopname     ) [ 000000]
tmp_14              (specregionbegin  ) [ 000000]
stg_30              (speclooptripcount) [ 000000]
stg_31              (specpipeline     ) [ 000000]
tmp_55              (read             ) [ 000000]
tmp_56              (read             ) [ 000000]
tmp_51              (read             ) [ 000000]
OP2_V_cast          (zext             ) [ 000000]
p_Val2_s            (mul              ) [ 000000]
OP2_V_1_cast        (zext             ) [ 000000]
p_Val2_3            (mul              ) [ 000000]
OP2_V_2_cast        (zext             ) [ 000000]
p_Val2_4            (mul              ) [ 000000]
tmp_23_cast         (zext             ) [ 000000]
p_Val2_5            (add              ) [ 000000]
tmp_25_cast         (zext             ) [ 000000]
p_Val2_6            (add              ) [ 000000]
tmp_s               (partselect       ) [ 000000]
p_Val2_7_cast       (zext             ) [ 000000]
tmp_52              (bitselect        ) [ 000000]
tmp_28_cast         (zext             ) [ 000000]
p_Val2_13           (add              ) [ 000000]
tmp_53              (bitselect        ) [ 000000]
tmp_54              (trunc            ) [ 000000]
tmp_22              (select           ) [ 000000]
stg_53              (write            ) [ 000000]
stg_54              (write            ) [ 000000]
stg_55              (write            ) [ 000000]
empty_124           (specregionend    ) [ 000000]
stg_57              (br               ) [ 001111]
empty_125           (specregionend    ) [ 000000]
stg_59              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str131"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str125"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str122"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str119"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="p_src_cols_V_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_src_rows_V_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_55_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_56_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_51_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stg_53_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_53/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="stg_54_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_55_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_55/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="1"/>
<pin id="139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="12" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="j_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="1"/>
<pin id="150" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="12" slack="2"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="OP2_V_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_cast/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Val2_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="19" slack="0"/>
<pin id="189" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="OP2_V_1_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_cast/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="22" slack="0"/>
<pin id="199" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="OP2_V_2_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_cast/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="0"/>
<pin id="209" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_23_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="27" slack="0"/>
<pin id="214" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_Val2_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="28" slack="0"/>
<pin id="218" dir="0" index="1" bw="27" slack="0"/>
<pin id="219" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_25_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="28" slack="0"/>
<pin id="224" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="29" slack="0"/>
<pin id="228" dir="0" index="1" bw="28" slack="0"/>
<pin id="229" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="29" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Val2_7_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_7_cast/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_52_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="29" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_28_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_13_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_53_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_54_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_22_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_src_cols_V_read_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="2"/>
<pin id="289" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_src_rows_V_read_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="1"/>
<pin id="294" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="exitcond_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="309" class="1005" name="j_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="141" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="141" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="152" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="110" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="104" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="98" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="186" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="206" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="196" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="226" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="242" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="78" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="264" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="285"><net_src comp="276" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="290"><net_src comp="86" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="295"><net_src comp="92" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="303"><net_src comp="165" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="308"><net_src comp="171" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="176" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {4 }
	Port: p_dst_data_stream_1_V | {4 }
	Port: p_dst_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		i_1 : 1
		stg_18 : 2
	State 3
		exitcond : 1
		j_1 : 1
		stg_27 : 2
	State 4
		p_Val2_s : 1
		p_Val2_3 : 1
		p_Val2_4 : 1
		tmp_23_cast : 2
		p_Val2_5 : 3
		tmp_25_cast : 4
		p_Val2_6 : 5
		tmp_s : 6
		p_Val2_7_cast : 7
		tmp_52 : 6
		tmp_28_cast : 7
		p_Val2_13 : 8
		tmp_53 : 9
		tmp_54 : 9
		tmp_22 : 10
		stg_53 : 11
		stg_54 : 11
		stg_55 : 11
		empty_124 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_1_fu_165           |    0    |    0    |    12   |
|          |           j_1_fu_176           |    0    |    0    |    12   |
|    add   |         p_Val2_5_fu_216        |    0    |    0    |    28   |
|          |         p_Val2_6_fu_226        |    0    |    0    |    29   |
|          |        p_Val2_13_fu_258        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        exitcond8_fu_160        |    0    |    0    |    14   |
|          |         exitcond_fu_171        |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|  select  |          tmp_22_fu_276         |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_s_fu_186        |    1    |    0    |    0    |
|    mul   |         p_Val2_3_fu_196        |    1    |    0    |    1    |
|          |         p_Val2_4_fu_206        |    1    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          | p_src_cols_V_read_2_read_fu_86 |    0    |    0    |    0    |
|          | p_src_rows_V_read_2_read_fu_92 |    0    |    0    |    0    |
|   read   |        tmp_55_read_fu_98       |    0    |    0    |    0    |
|          |       tmp_56_read_fu_104       |    0    |    0    |    0    |
|          |       tmp_51_read_fu_110       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       stg_53_write_fu_116      |    0    |    0    |    0    |
|   write  |       stg_54_write_fu_123      |    0    |    0    |    0    |
|          |       stg_55_write_fu_130      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        OP2_V_cast_fu_182       |    0    |    0    |    0    |
|          |       OP2_V_1_cast_fu_192      |    0    |    0    |    0    |
|          |       OP2_V_2_cast_fu_202      |    0    |    0    |    0    |
|   zext   |       tmp_23_cast_fu_212       |    0    |    0    |    0    |
|          |       tmp_25_cast_fu_222       |    0    |    0    |    0    |
|          |      p_Val2_7_cast_fu_242      |    0    |    0    |    0    |
|          |       tmp_28_cast_fu_254       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          tmp_s_fu_232          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_52_fu_246         |    0    |    0    |    0    |
|          |          tmp_53_fu_264         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_54_fu_272         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |    0    |   127   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      exitcond_reg_305     |    1   |
|        i_1_reg_300        |   12   |
|         i_reg_137         |   12   |
|        j_1_reg_309        |   12   |
|         j_reg_148         |   12   |
|p_src_cols_V_read_2_reg_287|   12   |
|p_src_rows_V_read_2_reg_292|   12   |
+---------------------------+--------+
|           Total           |   73   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   73   |   127  |
+-----------+--------+--------+--------+
