{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732725952760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732725952761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 13:45:52 2024 " "Processing started: Wed Nov 27 13:45:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732725952761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725952761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina_Prova -c Maquina_Prova " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina_Prova -c Maquina_Prova" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725952761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732725953217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732725953217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_D-behavior " "Found design unit 1: flip_flop_D-behavior" {  } { { "flip_flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/flip_flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970510 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/flip_flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_hexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_hexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor_HEXA-Conversao " "Found design unit 1: Conversor_HEXA-Conversao" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/conversor_hexadecimal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor_HEXA " "Found entity 1: Conversor_HEXA" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/conversor_hexadecimal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D1-arch " "Found design unit 1: D1-arch" {  } { { "D1.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/D1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970513 ""} { "Info" "ISGN_ENTITY_NAME" "1 D1 " "Found entity 1: D1" {  } { { "D1.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/D1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D0-arch " "Found design unit 1: D0-arch" {  } { { "D0.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/D0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970515 ""} { "Info" "ISGN_ENTITY_NAME" "1 D0 " "Found entity 1: D0" {  } { { "D0.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/D0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "J3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file J3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 J3-arch " "Found design unit 1: J3-arch" {  } { { "J3.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/J3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970516 ""} { "Info" "ISGN_ENTITY_NAME" "1 J3 " "Found entity 1: J3" {  } { { "J3.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/J3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "K3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file K3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 K3-arch " "Found design unit 1: K3-arch" {  } { { "K3.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/K3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970517 ""} { "Info" "ISGN_ENTITY_NAME" "1 K3 " "Found entity 1: K3" {  } { { "K3.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/K3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "J2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file J2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 J2-arch " "Found design unit 1: J2-arch" {  } { { "J2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/J2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970518 ""} { "Info" "ISGN_ENTITY_NAME" "1 J2 " "Found entity 1: J2" {  } { { "J2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/J2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "K2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file K2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 K2-arch " "Found design unit 1: K2-arch" {  } { { "K2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/K2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970519 ""} { "Info" "ISGN_ENTITY_NAME" "1 K2 " "Found entity 1: K2" {  } { { "K2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/K2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970519 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Maquina_Prova.vhd(8) " "VHDL syntax error at Maquina_Prova.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Maquina_Prova.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/Maquina_Prova.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970520 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Maquina_Prova.vhd(16) " "VHDL syntax error at Maquina_Prova.vhd(16) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Maquina_Prova.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/Maquina_Prova.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maquina_Prova.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Maquina_Prova.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_jk-Behavioral " "Found design unit 1: flip_flop_jk-Behavioral" {  } { { "flip_flop_jk.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/flip_flop_jk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970522 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_jk " "Found entity 1: flip_flop_jk" {  } { { "flip_flop_jk.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Maquina_Prova/flip_flop_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732725970522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732725970712 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 13:46:10 2024 " "Processing ended: Wed Nov 27 13:46:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732725970712 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732725970712 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732725970712 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970712 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732725970959 ""}
