{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708325566678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708325566678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 01:52:46 2024 " "Processing started: Mon Feb 19 01:52:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708325566678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708325566678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_P1 -c Lab2_P1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_P1 -c Lab2_P1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708325566678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708325566839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708325566839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSm-Id_S_5DcFF587_1295F637_E " "Found design unit 1: FSm-Id_S_5DcFF587_1295F637_E" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fsm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570918 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSm " "Found entity 1: FSm" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fsm.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570919 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-default " "Found design unit 1: top_level-default" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570920 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-rtl " "Found design unit 1: decode7seg-rtl" {  } { { "decode7seg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/decode7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570920 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "decode7seg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/decode7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fib.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fib-fib_arch " "Found design unit 1: fib-fib_arch" {  } { { "fib.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570921 ""} { "Info" "ISGN_ENTITY_NAME" "1 fib " "Found entity 1: fib" {  } { { "fib.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570922 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fib_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fib_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fib_tb-tb " "Found design unit 1: fib_tb-tb" {  } { { "fib_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570922 ""} { "Info" "ISGN_ENTITY_NAME" "1 fib_tb " "Found entity 1: fib_tb" {  } { { "fib_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570922 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1708325570923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arch " "Found design unit 1: add-arch" {  } { { "add.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/add.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570923 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570924 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708325570924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708325570924 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "i_mux datapath.vhd(52) " "VHDL error at datapath.vhd(52): name \"i_mux\" cannot be used because it is already used for a previously declared item" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 52 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "width datapath.vhd(54) " "VHDL Association List error at datapath.vhd(54): formal \"width\" does not exist" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 54 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "input1 datapath.vhd(57) " "VHDL Association List error at datapath.vhd(57): formal \"input1\" does not exist" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 57 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input1 datapath.vhd(52) " "VHDL error at datapath.vhd(52): formal port or parameter \"input1\" must have actual or default value" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 52 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "input1 mux.vhd(11) " "HDL error at mux.vhd(11): see declaration for object \"input1\"" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input2 datapath.vhd(52) " "VHDL error at datapath.vhd(52): formal port or parameter \"input2\" must have actual or default value" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 52 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "input2 mux.vhd(12) " "HDL error at mux.vhd(12): see declaration for object \"input2\"" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel datapath.vhd(52) " "VHDL error at datapath.vhd(52): formal port or parameter \"sel\" must have actual or default value" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 52 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sel mux.vhd(13) " "HDL error at mux.vhd(13): see declaration for object \"sel\"" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "output datapath.vhd(52) " "VHDL error at datapath.vhd(52): formal port or parameter \"output\" must have actual or default value" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd" 52 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "output mux.vhd(14) " "HDL error at mux.vhd(14): see declaration for object \"output\"" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1708325570925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 11 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708325570960 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 19 01:52:50 2024 " "Processing ended: Mon Feb 19 01:52:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708325570960 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708325570960 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708325570960 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708325570960 ""}
