entity leading_zeros is
	generic (N : natural := 8);
	port
		(	data : in std_logic_vector(0 to N-1);
			count	: out integer range 0 to N
		);
end entity;

architecture lead of leading_zeros is

begin
	process (data)
	variable count : integer range 0 to N
	begin
		count := 0;
		for i in data'range loop
			case data(i) is
				when '0' => count := count + 1;
				when '1' => exit;
			end case
		end loop
		zeros <= count;
	end process;
end architecture;