sch2sym -intstyle ise -family spartan3e -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2hdl -intstyle ise -family spartan3e -flat -suppress -vhdl VisDyn_drc.vhf -w /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym VisDyn /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sch /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.sym 
