`define READONLY_MEM(ADDR, DATA) \
  logic [31:0] instrs [0:13]; \
  initial begin \
    instrs[0] = 32'b00000000101000000000000010010011; \
    instrs[1] = 32'b01111101000000000000001010010011; \
    instrs[2] = 32'b00000000000100101000000000100011; \
    instrs[3] = 32'b00000000101100000000000010010011; \
    instrs[4] = 32'b01111101000100000000001010010011; \
    instrs[5] = 32'b00000000000100101000000000100011; \
    instrs[6] = 32'b00000000110000000000000010010011; \
    instrs[7] = 32'b01111101001000000000001010010011; \
    instrs[8] = 32'b00000000000100101000000000100011; \
    instrs[9] = 32'b00000000110100000000000010010011; \
    instrs[10] = 32'b01111101000100000000001010010011; \
    instrs[11] = 32'b00000000000100101000000000100011; \
    instrs[12] = 32'b01111101000100000000001010010011; \
    instrs[13] = 32'b00000000000000101000000100000011; \
  end \
  assign DATA = instrs[ADDR >> 2];