\section{DRAMSimII Class List}
Here are the classes, structs, unions and interfaces with brief descriptions:\begin{CompactList}
\item\contentsline{section}{{\bf DRAMSimII::addresses} (This class logically represents several interpretations of a memory address )}{\pageref{class_d_r_a_m_sim_i_i_1_1addresses}}{}
\item\contentsline{section}{{\bf DRAMSimII::bank\_\-c} (This class logically represents a bank )}{\pageref{class_d_r_a_m_sim_i_i_1_1bank__c}}{}
\item\contentsline{section}{{\bf DRAMSimII::busEvent} (Event that has happened on the memory bus )}{\pageref{class_d_r_a_m_sim_i_i_1_1bus_event}}{}
\item\contentsline{section}{{\bf DRAMSimII::command} (DRAM \doxyref{command}{p.}{class_d_r_a_m_sim_i_i_1_1command} from the memory controller to the DRAMs )}{\pageref{class_d_r_a_m_sim_i_i_1_1command}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramAlgorithm} (Algorithm specific data structures should go in here )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_algorithm}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramChannel} (DRAM channel, has individual timing parameters, ranks, banks, clock, etc )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_channel}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramSettings} (Stores the settings to be used to initialize a \doxyref{dramSystem}{p.}{class_d_r_a_m_sim_i_i_1_1dram_system} object )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_settings}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramStatistics} (Stores statistics about this memory system, primarily relating to counts of transactions/commands )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_statistics}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramSystem} (DRAM system, the memory controller(s) and associated channels )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_system}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramSystemConfiguration} (Stores the system configuration options for a \doxyref{dramSystem}{p.}{class_d_r_a_m_sim_i_i_1_1dram_system} )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_system_configuration}}{}
\item\contentsline{section}{{\bf DRAMSimII::dramTimingSpecification} (All the specs for this channel's DIMMs )}{\pageref{class_d_r_a_m_sim_i_i_1_1dram_timing_specification}}{}
\item\contentsline{section}{{\bf DRAMSimII::event} (Pending \doxyref{event}{p.}{class_d_r_a_m_sim_i_i_1_1event} \doxyref{queue}{p.}{class_d_r_a_m_sim_i_i_1_1queue} )}{\pageref{class_d_r_a_m_sim_i_i_1_1event}}{}
\item\contentsline{section}{{\bf DRAMSimII::fbdAMB} (Fully buffered DIMM advanced memory buffer )}{\pageref{class_d_r_a_m_sim_i_i_1_1fbd_a_m_b}}{}
\item\contentsline{section}{{\bf DRAMSimII::fbdChannel} (Fully buffered DIMM channel )}{\pageref{class_d_r_a_m_sim_i_i_1_1fbd_channel}}{}
\item\contentsline{section}{{\bf DRAMSimII::fbdFrame} (Fully buffered DIMM frame, containing 3x commands or 1x \doxyref{command}{p.}{class_d_r_a_m_sim_i_i_1_1command} + 1x data )}{\pageref{class_d_r_a_m_sim_i_i_1_1fbd_frame}}{}
\item\contentsline{section}{{\bf DRAMSimII::fbdSystem} (Specialty type of \doxyref{dramSystem}{p.}{class_d_r_a_m_sim_i_i_1_1dram_system} )}{\pageref{class_d_r_a_m_sim_i_i_1_1fbd_system}}{}
\item\contentsline{section}{{\bf DRAMSimII::inputStream} (Creates transactions in standalone mode, whether random or from a trace file )}{\pageref{class_d_r_a_m_sim_i_i_1_1input_stream}}{}
\item\contentsline{section}{{\bf M5dramSystem} (Wrapper class to allow M5 to work with DRAMSimII )}{\pageref{class_m5dram_system}}{}
\item\contentsline{section}{{\bf DRAMSimII::powerConfig} (Stores power configuration parameters for this DRAM system necessary to calculate power consumed )}{\pageref{class_d_r_a_m_sim_i_i_1_1power_config}}{}
\item\contentsline{section}{{\bf DRAMSimII::queue$<$ T $>$} (Queue template class, a circular \doxyref{queue}{p.}{class_d_r_a_m_sim_i_i_1_1queue}  push/pop are O(1) operations, while random insertions are O(n) operations )}{\pageref{class_d_r_a_m_sim_i_i_1_1queue}}{}
\item\contentsline{section}{{\bf DRAMSimII::rank\_\-c} (Logical rank and associated statistics )}{\pageref{class_d_r_a_m_sim_i_i_1_1rank__c}}{}
\item\contentsline{section}{{\bf DRAMSimII::simulationParameters} (Parameters for the simulation, including where the requests come from and how many requests to simulate )}{\pageref{class_d_r_a_m_sim_i_i_1_1simulation_parameters}}{}
\item\contentsline{section}{{\bf DRAMSimII::transaction} (Request to read or write some portion of memory, atomically )}{\pageref{class_d_r_a_m_sim_i_i_1_1transaction}}{}
\end{CompactList}
