Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec  1 16:04:21 2016
| Host         : ares.andrew.local.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.924    -4986.226                   1509                11757        0.029        0.000                      0                11757        3.750        0.000                       0                  4581  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.924    -4986.226                   1509                10279        0.029        0.000                      0                10279        3.750        0.000                       0                  4581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.038        0.000                      0                 1478        1.105        0.000                      0                 1478  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1509  Failing Endpoints,  Worst Slack       -7.924ns,  Total Violation    -4986.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 2.997ns (17.119%)  route 14.510ns (82.881%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.606    19.070    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.124    19.194 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.471    19.665    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X50Y119        LUT5 (Prop_lut5_I1_O)        0.124    19.789 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.429    20.218    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X49Y118        LUT5 (Prop_lut5_I0_O)        0.124    20.342 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.352    20.694    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X47Y118        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.642    12.821    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y118        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.146    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X47Y118        FDRE (Setup_fdre_C_D)       -0.043    12.771    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -20.694    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.922ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.510ns  (logic 2.997ns (17.116%)  route 14.513ns (82.884%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.606    19.070    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.124    19.194 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.471    19.665    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X50Y119        LUT5 (Prop_lut5_I1_O)        0.124    19.789 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.429    20.218    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X49Y118        LUT5 (Prop_lut5_I0_O)        0.124    20.342 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.355    20.697    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.643    12.822    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.146    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)       -0.040    12.775    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -20.697    
  -------------------------------------------------------------------
                         slack                                 -7.922    

Slack (VIOLATED) :        -7.803ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.355ns  (logic 2.997ns (17.269%)  route 14.358ns (82.731%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.606    19.070    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.124    19.194 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.461    19.655    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X49Y119        LUT6 (Prop_lut6_I0_O)        0.124    19.779 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.303    20.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    20.206 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.336    20.542    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.643    12.822    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.146    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)       -0.075    12.740    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                 -7.803    

Slack (VIOLATED) :        -7.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.355ns  (logic 2.997ns (17.269%)  route 14.358ns (82.731%))
  Logic Levels:           15  (LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.606    19.070    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.124    19.194 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.461    19.655    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X49Y119        LUT6 (Prop_lut6_I0_O)        0.124    19.779 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.303    20.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    20.206 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.336    20.542    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.643    12.822    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.146    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)       -0.063    12.752    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                 -7.791    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 2.743ns (16.709%)  route 13.674ns (83.291%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.547    19.011    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X51Y121        LUT5 (Prop_lut5_I2_O)        0.118    19.129 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.475    19.604    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.629    12.808    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X51Y120        FDCE (Setup_fdce_C_CE)      -0.407    12.494    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 2.743ns (16.709%)  route 13.674ns (83.291%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.547    19.011    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X51Y121        LUT5 (Prop_lut5_I2_O)        0.118    19.129 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.475    19.604    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.629    12.808    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X51Y120        FDCE (Setup_fdce_C_CE)      -0.407    12.494    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 2.743ns (16.709%)  route 13.674ns (83.291%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.547    19.011    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X51Y121        LUT5 (Prop_lut5_I2_O)        0.118    19.129 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.475    19.604    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.629    12.808    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X51Y120        FDCE (Setup_fdce_C_CE)      -0.407    12.494    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 2.743ns (16.709%)  route 13.674ns (83.291%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.547    19.011    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X51Y121        LUT5 (Prop_lut5_I2_O)        0.118    19.129 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.475    19.604    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.629    12.808    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X51Y120        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X51Y120        FDCE (Setup_fdce_C_CE)      -0.407    12.494    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -6.868ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.515ns  (logic 2.749ns (16.646%)  route 13.766ns (83.354%))
  Logic Levels:           13  (LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.606    19.070    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.124    19.194 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.508    19.702    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/s_axis_s2mm_tvalid
    SLICE_X52Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.629    12.808    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X52Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/C
                         clock pessimism              0.247    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X52Y119        FDRE (Setup_fdre_C_D)       -0.067    12.834    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -19.702    
  -------------------------------------------------------------------
                         slack                                 -6.868    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 2.749ns (16.895%)  route 13.522ns (83.105%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 12.807 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.893     3.187    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/clk
    SLICE_X58Y131        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.478     3.665 r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[0].s/r1/Q_reg[1]/Q
                         net (fo=10, routed)          1.294     4.959    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q_reg[8]_8[1]
    SLICE_X58Y142        LUT6 (Prop_lut6_I3_O)        0.301     5.260 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[0].s/r1/Q[1]_i_12__8/O
                         net (fo=1, routed)           0.476     5.736    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_14
    SLICE_X57Y142        LUT4 (Prop_lut4_I3_O)        0.124     5.860 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_5__50/O
                         net (fo=33, routed)          1.727     7.587    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/col_vals[0]_42[0]
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.152     7.739 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[0].s/r1/Q[1]_i_6__23/O
                         net (fo=6, routed)           0.898     8.638    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options[5][0]_239[0]
    SLICE_X58Y140        LUT6 (Prop_lut6_I3_O)        0.348     8.986 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30/O
                         net (fo=1, routed)           1.027    10.013    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_30_n_0
    SLICE_X57Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.137 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_10__1/O
                         net (fo=9, routed)           1.204    11.341    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[1]_12
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.465 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_3__34/O
                         net (fo=6, routed)           0.838    12.303    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/new_options[6][0]_108[1]
    SLICE_X37Y140        LUT4 (Prop_lut4_I1_O)        0.152    12.455 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77/O
                         net (fo=9, routed)           1.018    13.473    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_13__77_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I3_O)        0.326    13.799 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[1]_i_2__26/O
                         net (fo=3, routed)           1.123    14.921    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/options_29[1]
    SLICE_X40Y140        LUT5 (Prop_lut5_I4_O)        0.124    15.045 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64/O
                         net (fo=2, routed)           1.153    16.198    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q[8]_i_7__64_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_16/O
                         net (fo=1, routed)           1.227    17.549    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124    17.673 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_3/O
                         net (fo=1, routed)           0.667    18.340    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/Q_reg[0]_30
    SLICE_X52Y122        LUT6 (Prop_lut6_I1_O)        0.124    18.464 r  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[0].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.547    19.011    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X51Y121        LUT4 (Prop_lut4_I2_O)        0.124    19.135 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.323    19.458    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X52Y121        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.628    12.807    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X52Y121        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]/C
                         clock pessimism              0.247    13.054    
                         clock uncertainty           -0.154    12.900    
    SLICE_X52Y121        FDCE (Setup_fdce_C_CE)      -0.205    12.695    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 -6.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.865%)  route 0.222ns (61.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.635     0.971    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X51Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[3]/Q
                         net (fo=2, routed)           0.222     1.334    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/ftch_tdata_new[3]
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.911     1.277    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[3]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.066     1.304    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.115     1.168    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.258%)  route 0.208ns (52.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.633     0.969    design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/clk
    SLICE_X48Y136        FDCE                                         r  design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/Q_reg[5]/Q
                         net (fo=1, routed)           0.208     1.318    design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/input_vector[6][1]_406[5]
    SLICE_X51Y136        LUT3 (Prop_lut3_I0_O)        0.045     1.363 r  design_1_i/top_0/inst/genblk1[6].genblk1[1].input_vector_buffer/Q[5]_i_1__29/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/Q_reg[8]_19[5]
    SLICE_X51Y136        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.901     1.267    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/clk
    SLICE_X51Y136        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/Q_reg[5]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y136        FDCE (Hold_fdce_C_D)         0.092     1.320    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[1].s/r1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[1]/Q
                         net (fo=1, routed)           0.146     1.262    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[17]
    SLICE_X46Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X46Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.063     1.219    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/Q
                         net (fo=1, routed)           0.102     1.132    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X50Y97         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y97         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X50Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.683%)  route 0.249ns (60.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/Q
                         net (fo=1, routed)           0.249     1.388    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axis_mm2s_ftch_tdata_new[15]
    SLICE_X42Y95         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.824     1.190    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X42Y95         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.338    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.737%)  route 0.154ns (52.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/Q
                         net (fo=1, routed)           0.154     1.270    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[46]
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[46]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.059     1.215    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.587%)  route 0.155ns (45.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.635     0.971    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/Q
                         net (fo=2, routed)           0.155     1.267    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[13]
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.312 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_2/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_2_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[3]/Q
                         net (fo=1, routed)           0.172     1.288    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[19]
    SLICE_X46Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X46Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.063     1.219    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.484%)  route 0.162ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[48]/Q
                         net (fo=1, routed)           0.162     1.278    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[48]
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[48]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.052     1.208    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y75    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y77    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_decerr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y77    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y77    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y77    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_interr_i_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y92    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y92    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y93    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y92    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y92    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 0.608ns (6.546%)  route 8.680ns (93.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.588    12.276    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X62Y130        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.703    12.882    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/clk
    SLICE_X62Y130        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/Q_reg[4]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X62Y130        FDCE (Recov_fdce_C_CLR)     -0.543    12.314    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[1].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.608ns (6.739%)  route 8.414ns (93.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.323    12.010    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y134        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.708    12.887    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/clk
    SLICE_X61Y134        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[0]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X61Y134        FDCE (Recov_fdce_C_CLR)     -0.629    12.233    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.608ns (6.739%)  route 8.414ns (93.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.323    12.010    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y134        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.708    12.887    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/clk
    SLICE_X61Y134        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[2]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X61Y134        FDCE (Recov_fdce_C_CLR)     -0.629    12.233    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.608ns (6.739%)  route 8.414ns (93.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.323    12.010    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y134        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.708    12.887    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/clk
    SLICE_X61Y134        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[5]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X61Y134        FDCE (Recov_fdce_C_CLR)     -0.629    12.233    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.608ns (6.739%)  route 8.414ns (93.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.323    12.010    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X61Y134        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.708    12.887    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/clk
    SLICE_X61Y134        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[8]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X61Y134        FDCE (Recov_fdce_C_CLR)     -0.629    12.233    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 0.580ns (6.284%)  route 8.650ns (93.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.519     5.963    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X45Y111        LUT1 (Prop_lut1_I0_O)        0.124     6.087 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         6.131    12.218    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y132        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.707    12.886    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/clk
    SLICE_X65Y132        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/Q_reg[4]/C
                         clock pessimism              0.129    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X65Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    design_1_i/top_0/inst/SOLVER/row_square[1].col_square[0].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 0.580ns (6.366%)  route 8.531ns (93.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.519     5.963    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/reset_L
    SLICE_X45Y111        LUT1 (Prop_lut1_I0_O)        0.124     6.087 f  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[8].s/r1/Q[8]_i_3__1/O
                         net (fo=124, routed)         6.012    12.099    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X65Y134        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.709    12.888    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/clk
    SLICE_X65Y134        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/Q_reg[4]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X65Y134        FDCE (Recov_fdce_C_CLR)     -0.405    12.458    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[1].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 0.608ns (6.929%)  route 8.167ns (93.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          3.091     6.535    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.152     6.687 f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[5].s/r1/Q[8]_i_3__0/O
                         net (fo=124, routed)         5.076    11.763    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X64Y130        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.704    12.883    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/clk
    SLICE_X64Y130        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[4]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y130        FDCE (Recov_fdce_C_CLR)     -0.629    12.229    design_1_i/top_0/inst/SOLVER/row_square[3].col_square[1].s/r1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 0.580ns (6.494%)  route 8.352ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.623     6.067    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/reset_L
    SLICE_X48Y114        LUT1 (Prop_lut1_I0_O)        0.124     6.191 f  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/r1/Q[5]_i_1/O
                         net (fo=121, routed)         5.729    11.920    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]_0
    SLICE_X55Y133        FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.703    12.882    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/clk
    SLICE_X55Y133        FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X55Y133        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 0.580ns (6.494%)  route 8.352ns (93.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.694     2.988    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.623     6.067    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/reset_L
    SLICE_X48Y114        LUT1 (Prop_lut1_I0_O)        0.124     6.191 f  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/r1/Q[5]_i_1/O
                         net (fo=121, routed)         5.729    11.920    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[0]_0
    SLICE_X55Y133        FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        1.703    12.882    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/clk
    SLICE_X55Y133        FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[1]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X55Y133        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    design_1_i/top_0/inst/genblk1[2].genblk1[2].input_vector_buffer/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.199     2.279    design_1_i/top_0/inst/INPUT_FSM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y107        FDCE                                         f  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.910     1.276    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X32Y107        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X32Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_ROW_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_ROW_INPUT/clk
    SLICE_X32Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[0]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X32Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_ROW_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_ROW_INPUT/clk
    SLICE_X32Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[1]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X32Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_ROW_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_ROW_INPUT/clk
    SLICE_X32Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[2]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X32Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_ROW_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_ROW_INPUT/clk
    SLICE_X32Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[3]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X32Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.173    design_1_i/top_0/inst/CURR_ROW_INPUT/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_COL_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_COL_INPUT/clk
    SLICE_X33Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[1]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X33Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.148    design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.269%)  route 1.216ns (86.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.229     2.309    design_1_i/top_0/inst/CURR_COL_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y111        FDCE                                         f  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.909     1.275    design_1_i/top_0/inst/CURR_COL_INPUT/clk
    SLICE_X33Y111        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[2]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X33Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.148    design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.914%)  route 1.254ns (87.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.267     2.348    design_1_i/top_0/inst/INPUT_FSM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X34Y107        FDCE                                         f  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.910     1.276    design_1_i/top_0/inst/INPUT_FSM/clk
    SLICE_X34Y107        FDCE                                         r  design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.232%)  route 1.220ns (86.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.938     1.987    design_1_i/top_0/inst/SOLVER/row_square[2].col_square[3].s/r1/reset_L
    SLICE_X46Y116        LUT1 (Prop_lut1_I0_O)        0.045     2.032 f  design_1_i/top_0/inst/SOLVER/row_square[2].col_square[3].s/r1/Q[1]_i_2/O
                         net (fo=8, routed)           0.281     2.313    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X49Y123        FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.895     1.261    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/clk
    SLICE_X49Y123        FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/Q_reg[1]/C
                         clock pessimism             -0.035     1.226    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.134    design_1_i/top_0/inst/SOLVER/row_square[4].col_square[3].s/r1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.186ns (12.863%)  route 1.260ns (87.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.572     0.908    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y64         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.987     2.036    design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/reset_L
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  design_1_i/top_0/inst/genblk1[8].genblk1[7].input_vector_buffer/r1/cs[1]_i_1/O
                         net (fo=121, routed)         0.273     2.354    design_1_i/top_0/inst/CURR_COL_INPUT/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y112        FDCE                                         f  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4581, routed)        0.907     1.273    design_1_i/top_0/inst/CURR_COL_INPUT/clk
    SLICE_X32Y112        FDCE                                         r  design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[0]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    design_1_i/top_0/inst/CURR_COL_INPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  1.183    





