// Seed: 1476909489
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input logic id_2
);
  initial id_4.id_2 <= id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wor id_8,
    output wand id_9,
    output logic id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    input wand id_15,
    input tri0 id_16,
    output wand id_17,
    input wor id_18,
    input logic id_19,
    input wand id_20,
    output wor id_21,
    input supply0 id_22,
    input wor id_23,
    input uwire id_24,
    input wand id_25,
    output tri id_26,
    output wand id_27,
    output tri1 id_28,
    input tri1 id_29,
    input tri id_30,
    output wire id_31,
    input wor id_32,
    output tri id_33,
    output supply0 id_34,
    output tri id_35,
    output tri1 id_36
);
  initial id_10 <= (id_19);
  module_0 modCall_1 (
      id_18,
      id_5,
      id_19
  );
  assign modCall_1.id_0 = 0;
endmodule
