

================================================================
== Vivado HLS Report for 'polyveck_pointwise_p'
================================================================
* Date:           Tue Apr  4 22:25:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 29.182 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057| 20.570 ms | 20.570 ms |  2057|  2057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.2.exit" [polyvec.c:305]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %poly_pointwise_montgomery.2.exit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.00ns)   --->   "%icmp_ln305 = icmp eq i3 %i_0, -4" [polyvec.c:305]   --->   Operation 7 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:305]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln305, label %4, label %1" [polyvec.c:305]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [poly.c:181->polyvec.c:306]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp to i12" [poly.c:176->polyvec.c:306]   --->   Operation 12 'zext' 'zext_ln176' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.35ns)   --->   "br label %2" [poly.c:180->polyvec.c:306]   --->   Operation 13 'br' <Predicate = (!icmp_ln305)> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:307]   --->   Operation 14 'ret' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %1 ], [ %i_18, %3 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i, -256" [poly.c:180->polyvec.c:306]   --->   Operation 16 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 17 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.73ns)   --->   "%i_18 = add i9 %i_0_i, 1" [poly.c:180->polyvec.c:306]   --->   Operation 18 'add' 'i_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %poly_pointwise_montgomery.2.exit.loopexit, label %3" [poly.c:180->polyvec.c:306]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i to i64" [poly.c:181->polyvec.c:306]   --->   Operation 20 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i9 %i_0_i to i12" [poly.c:181->polyvec.c:306]   --->   Operation 21 'zext' 'zext_ln181_13' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_13, %zext_ln176" [poly.c:181->polyvec.c:306]   --->   Operation 22 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln181_14 = zext i12 %add_ln181 to i64" [poly.c:181->polyvec.c:306]   --->   Operation 23 'zext' 'zext_ln181_14' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181_14" [poly.c:181->polyvec.c:306]   --->   Operation 24 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [256 x i32]* %a_coeffs, i64 0, i64 %zext_ln181" [poly.c:181->polyvec.c:306]   --->   Operation 25 'getelementptr' 'a_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 26 'load' 'a_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 27 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.2.exit"   --->   Operation 28 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 29.1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%r_vec_coeffs_addr = getelementptr [1024 x i32]* %r_vec_coeffs, i64 0, i64 %zext_ln181_14" [poly.c:181->polyvec.c:306]   --->   Operation 29 'getelementptr' 'r_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 30 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %a_coeffs_load to i64" [poly.c:181->polyvec.c:306]   --->   Operation 31 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 32 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i32 %v_vec_coeffs_load to i64" [poly.c:181->polyvec.c:306]   --->   Operation 33 'sext' 'sext_ln181_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (6.88ns)   --->   "%mul_ln181 = mul nsw i64 %sext_ln181_4, %sext_ln181" [poly.c:181->polyvec.c:306]   --->   Operation 34 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %mul_ln181 to i32" [reduce.c:18->poly.c:181->polyvec.c:306]   --->   Operation 35 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->poly.c:181->polyvec.c:306]   --->   Operation 36 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 37 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 38 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i55 %mul_ln19 to i64" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 39 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.99ns)   --->   "%add_ln19 = add i64 %sext_ln19_4, %mul_ln181" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 40 'add' 'add_ln19' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 41 'partselect' 't_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.77ns)   --->   "store i32 %t_5, i32* %r_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [poly.c:180->polyvec.c:306]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln305          (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln305        (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln305          (br               ) [ 00000]
tmp               (bitconcatenate   ) [ 00000]
zext_ln176        (zext             ) [ 00011]
br_ln180          (br               ) [ 00111]
ret_ln307         (ret              ) [ 00000]
i_0_i             (phi              ) [ 00010]
icmp_ln180        (icmp             ) [ 00111]
empty_36          (speclooptripcount) [ 00000]
i_18              (add              ) [ 00111]
br_ln180          (br               ) [ 00000]
zext_ln181        (zext             ) [ 00000]
zext_ln181_13     (zext             ) [ 00000]
add_ln181         (add              ) [ 00000]
zext_ln181_14     (zext             ) [ 00001]
v_vec_coeffs_addr (getelementptr    ) [ 00001]
a_coeffs_addr     (getelementptr    ) [ 00001]
br_ln0            (br               ) [ 01111]
r_vec_coeffs_addr (getelementptr    ) [ 00000]
a_coeffs_load     (load             ) [ 00000]
sext_ln181        (sext             ) [ 00000]
v_vec_coeffs_load (load             ) [ 00000]
sext_ln181_4      (sext             ) [ 00000]
mul_ln181         (mul              ) [ 00000]
trunc_ln18        (trunc            ) [ 00000]
t                 (mul              ) [ 00000]
sext_ln19         (sext             ) [ 00000]
mul_ln19          (mul              ) [ 00000]
sext_ln19_4       (sext             ) [ 00000]
add_ln19          (add              ) [ 00000]
t_5               (partselect       ) [ 00000]
store_ln181       (store            ) [ 00000]
br_ln180          (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="v_vec_coeffs_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="12" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="a_coeffs_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="9" slack="0"/>
<pin id="51" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_vec_coeffs_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="1"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_vec_coeffs_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln181_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/4 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="1"/>
<pin id="92" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln305_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln176_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln180_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_18_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln181_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln181_13_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_13/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln181_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="1"/>
<pin id="149" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln181_14_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_14/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln181_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln181_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_4/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mul_ln181_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln18_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="t_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="27" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln19_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_ln19_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln19_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="55" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_4/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln19_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="55" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="t_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_5/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln176_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="1"/>
<pin id="221" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln176 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_18_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln181_14_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln181_14 "/>
</bind>
</comp>

<comp id="237" class="1005" name="v_vec_coeffs_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="a_coeffs_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="40" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="83" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="83" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="94" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="94" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="94" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="145"><net_src comp="94" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="159"><net_src comp="54" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="60" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="164" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="210"><net_src comp="200" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="217"><net_src comp="107" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="222"><net_src comp="121" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="230"><net_src comp="131" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="235"><net_src comp="151" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="240"><net_src comp="40" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="245"><net_src comp="47" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_vec_coeffs | {4 }
 - Input state : 
	Port: polyveck_pointwise_p : a_coeffs | {3 4 }
	Port: polyveck_pointwise_p : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln305 : 1
		i : 1
		br_ln305 : 2
		tmp : 1
		zext_ln176 : 2
	State 3
		icmp_ln180 : 1
		i_18 : 1
		br_ln180 : 2
		zext_ln181 : 1
		zext_ln181_13 : 1
		add_ln181 : 2
		zext_ln181_14 : 3
		v_vec_coeffs_addr : 4
		a_coeffs_addr : 2
		a_coeffs_load : 3
		v_vec_coeffs_load : 5
	State 4
		sext_ln181 : 1
		sext_ln181_4 : 1
		mul_ln181 : 2
		trunc_ln18 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_4 : 7
		add_ln19 : 8
		t_5 : 9
		store_ln181 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_107       |    0    |    0    |    12   |
|    add   |      i_18_fu_131     |    0    |    0    |    16   |
|          |   add_ln181_fu_146   |    0    |    0    |    18   |
|          |    add_ln19_fu_194   |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln181_fu_164   |    4    |    0    |    21   |
|    mul   |       t_fu_174       |    4    |    0    |    21   |
|          |    mul_ln19_fu_184   |    2    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln305_fu_101  |    0    |    0    |    9    |
|          |   icmp_ln180_fu_125  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_113      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln176_fu_121  |    0    |    0    |    0    |
|   zext   |   zext_ln181_fu_137  |    0    |    0    |    0    |
|          | zext_ln181_13_fu_142 |    0    |    0    |    0    |
|          | zext_ln181_14_fu_151 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln181_fu_156  |    0    |    0    |    0    |
|   sext   |  sext_ln181_4_fu_160 |    0    |    0    |    0    |
|          |   sext_ln19_fu_180   |    0    |    0    |    0    |
|          |  sext_ln19_4_fu_190  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln18_fu_170  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      t_5_fu_200      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |    0    |   202   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  a_coeffs_addr_reg_242  |    8   |
|       i_0_i_reg_90      |    9   |
|        i_0_reg_79       |    3   |
|       i_18_reg_227      |    9   |
|        i_reg_214        |    3   |
|v_vec_coeffs_addr_reg_237|   10   |
|    zext_ln176_reg_219   |   12   |
|  zext_ln181_14_reg_232  |   64   |
+-------------------------+--------+
|          Total          |   118  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_60 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||   2.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   118  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    2   |   118  |   220  |
+-----------+--------+--------+--------+--------+
