

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 22:09:05 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution4
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  895|  895|  760|  760| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_read_data_fu_78   |read_data   |   67|   67|   67|   67|   none  |
        |grp_dct_2d_fu_49      |dct_2d      |  759|  759|  759|  759|   none  |
        |grp_write_data_fu_71  |write_data  |   67|   67|   67|   67|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       11|      8|     593|    510|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       15|      8|     596|    510|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +---------------+------------+---------+-------+-----+-----+
    |dct_2d_U0      |dct_2d      |       11|      8|  519|  368|
    |read_data_U0   |read_data   |        0|      0|   36|   71|
    |write_data_U0  |write_data  |        0|      0|   38|   71|
    +---------------+------------+---------+-------+-----+-----+
    |Total          |            |       11|      8|  593|  510|
    +---------------+------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+----------------+---------+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+------+-----+------+-------------+
    |buf_2d_in_U   |dct_buf_2d_in   |        2|    64|   16|     2|         2048|
    |buf_2d_out_U  |dct_buf_2d_out  |        2|    64|   16|     2|         2048|
    +--------------+----------------+---------+------+-----+------+-------------+
    |Total         |                |        4|   128|   32|     4|         4096|
    +--------------+----------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+---+-----+-----------+
    |              Name             | FF| Bits| Const Bits|
    +-------------------------------+---+-----+-----------+
    |ap_reg_procdone_dct_2d_U0      |  1|    1|          0|
    |ap_reg_procdone_read_data_U0   |  1|    1|          0|
    |ap_reg_procdone_write_data_U0  |  1|    1|          0|
    +-------------------------------+---+-----+-----------+
    |Total                          |  3|    3|          0|
    +-------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: buf_2d_in [1/1] 2.39ns
:4  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.39ns
:5  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_9 [2/2] 0.00ns
:6  call fastcc void @read_data([64 x i16]* nocapture %input_r, [64 x i16]* nocapture %buf_2d_in) nounwind


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
:6  call fastcc void @read_data([64 x i16]* nocapture %input_r, [64 x i16]* nocapture %buf_2d_in) nounwind


 <State 3>: 0.00ns
ST_3: stg_11 [2/2] 0.00ns
:7  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 4>: 0.00ns
ST_4: stg_12 [1/2] 0.00ns
:7  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 5>: 0.00ns
ST_5: stg_13 [2/2] 0.00ns
:8  call fastcc void @write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind


 <State 6>: 0.00ns
ST_6: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_6: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_6: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_6: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_6: stg_18 [1/2] 0.00ns
:8  call fastcc void @write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind

ST_6: stg_19 [1/1] 0.00ns
:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7669390; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7669160; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4cc6a20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x76689c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x36bf640; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x48b2430; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4760e40; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4cd9940; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4c092e0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4cc93a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in  (alloca              ) [ 0011100]
buf_2d_out (alloca              ) [ 0011111]
stg_10     (call                ) [ 0000000]
stg_12     (call                ) [ 0000000]
stg_14     (specdataflowpipeline) [ 0000000]
stg_15     (specbitsmap         ) [ 0000000]
stg_16     (specbitsmap         ) [ 0000000]
stg_17     (spectopmodule       ) [ 0000000]
stg_18     (call                ) [ 0000000]
stg_19     (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="buf_2d_in_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="buf_2d_out_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_dct_2d_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="53" dir="0" index="3" bw="14" slack="0"/>
<pin id="54" dir="0" index="4" bw="15" slack="0"/>
<pin id="55" dir="0" index="5" bw="15" slack="0"/>
<pin id="56" dir="0" index="6" bw="15" slack="0"/>
<pin id="57" dir="0" index="7" bw="15" slack="0"/>
<pin id="58" dir="0" index="8" bw="15" slack="0"/>
<pin id="59" dir="0" index="9" bw="15" slack="0"/>
<pin id="60" dir="0" index="10" bw="15" slack="0"/>
<pin id="61" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_11/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_write_data_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="16" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_data_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="49" pin=4"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="49" pin=5"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="49" pin=6"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="49" pin=7"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="49" pin=8"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="49" pin=9"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="49" pin=10"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="40" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_9 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |   grp_dct_2d_fu_49   |    3    |    6    |  30.365 |   796   |   386   |
|   call   | grp_write_data_fu_71 |    0    |    0    |  2.5135 |    48   |    57   |
|          |  grp_read_data_fu_78 |    0    |    0    |  2.5135 |    42   |    57   |
|----------|----------------------|---------|---------|---------|---------|---------|
|   Total  |                      |    3    |    6    |  35.392 |   886   |   500   |
|----------|----------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    2   |    0   |    0   |
|    buf_2d_out   |    2   |    0   |    0   |
|dct_coeff_table_0|    1   |    -   |    -   |
|dct_coeff_table_1|    1   |    -   |    -   |
|dct_coeff_table_2|    1   |    -   |    -   |
|dct_coeff_table_3|    1   |    -   |    -   |
|dct_coeff_table_4|    1   |    -   |    -   |
|dct_coeff_table_5|    1   |    -   |    -   |
|dct_coeff_table_6|    1   |    -   |    -   |
|dct_coeff_table_7|    1   |    -   |    -   |
+-----------------+--------+--------+--------+
|      Total      |   12   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    6   |   35   |   886  |   500  |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   15   |    6   |   35   |   886  |   500  |
+-----------+--------+--------+--------+--------+--------+
