// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=37272,HLS_SYN_TPT=none,HLS_SYN_MEM=59,HLS_SYN_DSP=0,HLS_SYN_FF=27116,HLS_SYN_LUT=25549,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_A_AWVALID,
        m_axi_A_AWREADY,
        m_axi_A_AWADDR,
        m_axi_A_AWID,
        m_axi_A_AWLEN,
        m_axi_A_AWSIZE,
        m_axi_A_AWBURST,
        m_axi_A_AWLOCK,
        m_axi_A_AWCACHE,
        m_axi_A_AWPROT,
        m_axi_A_AWQOS,
        m_axi_A_AWREGION,
        m_axi_A_AWUSER,
        m_axi_A_WVALID,
        m_axi_A_WREADY,
        m_axi_A_WDATA,
        m_axi_A_WSTRB,
        m_axi_A_WLAST,
        m_axi_A_WID,
        m_axi_A_WUSER,
        m_axi_A_ARVALID,
        m_axi_A_ARREADY,
        m_axi_A_ARADDR,
        m_axi_A_ARID,
        m_axi_A_ARLEN,
        m_axi_A_ARSIZE,
        m_axi_A_ARBURST,
        m_axi_A_ARLOCK,
        m_axi_A_ARCACHE,
        m_axi_A_ARPROT,
        m_axi_A_ARQOS,
        m_axi_A_ARREGION,
        m_axi_A_ARUSER,
        m_axi_A_RVALID,
        m_axi_A_RREADY,
        m_axi_A_RDATA,
        m_axi_A_RLAST,
        m_axi_A_RID,
        m_axi_A_RUSER,
        m_axi_A_RRESP,
        m_axi_A_BVALID,
        m_axi_A_BREADY,
        m_axi_A_BRESP,
        m_axi_A_BID,
        m_axi_A_BUSER,
        m_axi_C_AWVALID,
        m_axi_C_AWREADY,
        m_axi_C_AWADDR,
        m_axi_C_AWID,
        m_axi_C_AWLEN,
        m_axi_C_AWSIZE,
        m_axi_C_AWBURST,
        m_axi_C_AWLOCK,
        m_axi_C_AWCACHE,
        m_axi_C_AWPROT,
        m_axi_C_AWQOS,
        m_axi_C_AWREGION,
        m_axi_C_AWUSER,
        m_axi_C_WVALID,
        m_axi_C_WREADY,
        m_axi_C_WDATA,
        m_axi_C_WSTRB,
        m_axi_C_WLAST,
        m_axi_C_WID,
        m_axi_C_WUSER,
        m_axi_C_ARVALID,
        m_axi_C_ARREADY,
        m_axi_C_ARADDR,
        m_axi_C_ARID,
        m_axi_C_ARLEN,
        m_axi_C_ARSIZE,
        m_axi_C_ARBURST,
        m_axi_C_ARLOCK,
        m_axi_C_ARCACHE,
        m_axi_C_ARPROT,
        m_axi_C_ARQOS,
        m_axi_C_ARREGION,
        m_axi_C_ARUSER,
        m_axi_C_RVALID,
        m_axi_C_RREADY,
        m_axi_C_RDATA,
        m_axi_C_RLAST,
        m_axi_C_RID,
        m_axi_C_RUSER,
        m_axi_C_RRESP,
        m_axi_C_BVALID,
        m_axi_C_BREADY,
        m_axi_C_BRESP,
        m_axi_C_BID,
        m_axi_C_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_A_ID_WIDTH = 1;
parameter    C_M_AXI_A_ADDR_WIDTH = 64;
parameter    C_M_AXI_A_DATA_WIDTH = 32;
parameter    C_M_AXI_A_AWUSER_WIDTH = 1;
parameter    C_M_AXI_A_ARUSER_WIDTH = 1;
parameter    C_M_AXI_A_WUSER_WIDTH = 1;
parameter    C_M_AXI_A_RUSER_WIDTH = 1;
parameter    C_M_AXI_A_BUSER_WIDTH = 1;
parameter    C_M_AXI_A_USER_VALUE = 0;
parameter    C_M_AXI_A_PROT_VALUE = 0;
parameter    C_M_AXI_A_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_C_ID_WIDTH = 1;
parameter    C_M_AXI_C_ADDR_WIDTH = 64;
parameter    C_M_AXI_C_DATA_WIDTH = 32;
parameter    C_M_AXI_C_AWUSER_WIDTH = 1;
parameter    C_M_AXI_C_ARUSER_WIDTH = 1;
parameter    C_M_AXI_C_WUSER_WIDTH = 1;
parameter    C_M_AXI_C_RUSER_WIDTH = 1;
parameter    C_M_AXI_C_BUSER_WIDTH = 1;
parameter    C_M_AXI_C_USER_VALUE = 0;
parameter    C_M_AXI_C_PROT_VALUE = 0;
parameter    C_M_AXI_C_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_A_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_C_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_A_AWVALID;
input   m_axi_A_AWREADY;
output  [C_M_AXI_A_ADDR_WIDTH - 1:0] m_axi_A_AWADDR;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_AWID;
output  [7:0] m_axi_A_AWLEN;
output  [2:0] m_axi_A_AWSIZE;
output  [1:0] m_axi_A_AWBURST;
output  [1:0] m_axi_A_AWLOCK;
output  [3:0] m_axi_A_AWCACHE;
output  [2:0] m_axi_A_AWPROT;
output  [3:0] m_axi_A_AWQOS;
output  [3:0] m_axi_A_AWREGION;
output  [C_M_AXI_A_AWUSER_WIDTH - 1:0] m_axi_A_AWUSER;
output   m_axi_A_WVALID;
input   m_axi_A_WREADY;
output  [C_M_AXI_A_DATA_WIDTH - 1:0] m_axi_A_WDATA;
output  [C_M_AXI_A_WSTRB_WIDTH - 1:0] m_axi_A_WSTRB;
output   m_axi_A_WLAST;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_WID;
output  [C_M_AXI_A_WUSER_WIDTH - 1:0] m_axi_A_WUSER;
output   m_axi_A_ARVALID;
input   m_axi_A_ARREADY;
output  [C_M_AXI_A_ADDR_WIDTH - 1:0] m_axi_A_ARADDR;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_ARID;
output  [7:0] m_axi_A_ARLEN;
output  [2:0] m_axi_A_ARSIZE;
output  [1:0] m_axi_A_ARBURST;
output  [1:0] m_axi_A_ARLOCK;
output  [3:0] m_axi_A_ARCACHE;
output  [2:0] m_axi_A_ARPROT;
output  [3:0] m_axi_A_ARQOS;
output  [3:0] m_axi_A_ARREGION;
output  [C_M_AXI_A_ARUSER_WIDTH - 1:0] m_axi_A_ARUSER;
input   m_axi_A_RVALID;
output   m_axi_A_RREADY;
input  [C_M_AXI_A_DATA_WIDTH - 1:0] m_axi_A_RDATA;
input   m_axi_A_RLAST;
input  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_RID;
input  [C_M_AXI_A_RUSER_WIDTH - 1:0] m_axi_A_RUSER;
input  [1:0] m_axi_A_RRESP;
input   m_axi_A_BVALID;
output   m_axi_A_BREADY;
input  [1:0] m_axi_A_BRESP;
input  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_BID;
input  [C_M_AXI_A_BUSER_WIDTH - 1:0] m_axi_A_BUSER;
output   m_axi_C_AWVALID;
input   m_axi_C_AWREADY;
output  [C_M_AXI_C_ADDR_WIDTH - 1:0] m_axi_C_AWADDR;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_AWID;
output  [7:0] m_axi_C_AWLEN;
output  [2:0] m_axi_C_AWSIZE;
output  [1:0] m_axi_C_AWBURST;
output  [1:0] m_axi_C_AWLOCK;
output  [3:0] m_axi_C_AWCACHE;
output  [2:0] m_axi_C_AWPROT;
output  [3:0] m_axi_C_AWQOS;
output  [3:0] m_axi_C_AWREGION;
output  [C_M_AXI_C_AWUSER_WIDTH - 1:0] m_axi_C_AWUSER;
output   m_axi_C_WVALID;
input   m_axi_C_WREADY;
output  [C_M_AXI_C_DATA_WIDTH - 1:0] m_axi_C_WDATA;
output  [C_M_AXI_C_WSTRB_WIDTH - 1:0] m_axi_C_WSTRB;
output   m_axi_C_WLAST;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_WID;
output  [C_M_AXI_C_WUSER_WIDTH - 1:0] m_axi_C_WUSER;
output   m_axi_C_ARVALID;
input   m_axi_C_ARREADY;
output  [C_M_AXI_C_ADDR_WIDTH - 1:0] m_axi_C_ARADDR;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_ARID;
output  [7:0] m_axi_C_ARLEN;
output  [2:0] m_axi_C_ARSIZE;
output  [1:0] m_axi_C_ARBURST;
output  [1:0] m_axi_C_ARLOCK;
output  [3:0] m_axi_C_ARCACHE;
output  [2:0] m_axi_C_ARPROT;
output  [3:0] m_axi_C_ARQOS;
output  [3:0] m_axi_C_ARREGION;
output  [C_M_AXI_C_ARUSER_WIDTH - 1:0] m_axi_C_ARUSER;
input   m_axi_C_RVALID;
output   m_axi_C_RREADY;
input  [C_M_AXI_C_DATA_WIDTH - 1:0] m_axi_C_RDATA;
input   m_axi_C_RLAST;
input  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_RID;
input  [C_M_AXI_C_RUSER_WIDTH - 1:0] m_axi_C_RUSER;
input  [1:0] m_axi_C_RRESP;
input   m_axi_C_BVALID;
output   m_axi_C_BREADY;
input  [1:0] m_axi_C_BRESP;
input  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_BID;
input  [C_M_AXI_C_BUSER_WIDTH - 1:0] m_axi_C_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] A_DRAM;
wire   [63:0] C_DRAM;
reg   [7:0] denom_row_address0;
reg    denom_row_ce0;
reg    denom_row_we0;
wire   [23:0] denom_row_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0;
reg   [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
wire   [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0;
reg    A_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    C_blk_n_AW;
wire    ap_CS_fsm_state17;
reg    C_blk_n_B;
wire    ap_CS_fsm_state24;
reg   [61:0] trunc_ln_reg_393;
wire    ap_CS_fsm_state2;
reg   [61:0] trunc_ln4_reg_399;
reg   [2:0] col_sum_address0;
reg    col_sum_ce0;
reg    col_sum_we0;
reg   [23:0] col_sum_d0;
wire   [23:0] col_sum_q0;
reg    col_sum_ce1;
reg    col_sum_we1;
wire   [23:0] col_sum_q1;
reg   [2:0] col_sum_1_address0;
reg    col_sum_1_ce0;
reg    col_sum_1_we0;
reg   [23:0] col_sum_1_d0;
wire   [23:0] col_sum_1_q0;
reg    col_sum_1_ce1;
reg    col_sum_1_we1;
wire   [23:0] col_sum_1_q1;
reg   [2:0] col_sum_2_address0;
reg    col_sum_2_ce0;
reg    col_sum_2_we0;
reg   [23:0] col_sum_2_d0;
wire   [23:0] col_sum_2_q0;
reg    col_sum_2_ce1;
reg    col_sum_2_we1;
wire   [23:0] col_sum_2_q1;
reg   [2:0] col_sum_3_address0;
reg    col_sum_3_ce0;
reg    col_sum_3_we0;
reg   [23:0] col_sum_3_d0;
wire   [23:0] col_sum_3_q0;
reg    col_sum_3_ce1;
reg    col_sum_3_we1;
wire   [23:0] col_sum_3_q1;
reg   [2:0] col_sum_4_address0;
reg    col_sum_4_ce0;
reg    col_sum_4_we0;
reg   [23:0] col_sum_4_d0;
wire   [23:0] col_sum_4_q0;
reg    col_sum_4_ce1;
wire   [23:0] col_sum_4_q1;
reg   [2:0] col_sum_5_address0;
reg    col_sum_5_ce0;
reg    col_sum_5_we0;
reg   [23:0] col_sum_5_d0;
wire   [23:0] col_sum_5_q0;
reg    col_sum_5_ce1;
wire   [23:0] col_sum_5_q1;
reg   [2:0] col_sum_6_address0;
reg    col_sum_6_ce0;
reg    col_sum_6_we0;
reg   [23:0] col_sum_6_d0;
wire   [23:0] col_sum_6_q0;
reg    col_sum_6_ce1;
wire   [23:0] col_sum_6_q1;
reg   [2:0] col_sum_7_address0;
reg    col_sum_7_ce0;
reg    col_sum_7_we0;
reg   [23:0] col_sum_7_d0;
wire   [23:0] col_sum_7_q0;
reg    col_sum_7_ce1;
wire   [23:0] col_sum_7_q1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_ready;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_ready;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWVALID;
wire   [63:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWADDR;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWLEN;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWSIZE;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWBURST;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWLOCK;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWCACHE;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWPROT;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWQOS;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWREGION;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WVALID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WDATA;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WSTRB;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WLAST;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WID;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARVALID;
wire   [63:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARADDR;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARLEN;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARSIZE;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARBURST;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARLOCK;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARCACHE;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARPROT;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARQOS;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARREGION;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_RREADY;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_BREADY;
wire   [7:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_ready;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d1;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d1;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
wire   [7:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_ready;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
wire   [16:0] grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_ready;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWVALID;
wire   [63:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWADDR;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWLEN;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWSIZE;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWBURST;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWLOCK;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWCACHE;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWPROT;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWQOS;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWREGION;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WVALID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WDATA;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WSTRB;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WLAST;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WID;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARVALID;
wire   [63:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARADDR;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARID;
wire   [31:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARLEN;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARSIZE;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARBURST;
wire   [1:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARLOCK;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARCACHE;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARPROT;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARQOS;
wire   [3:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARREGION;
wire   [0:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARUSER;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_RREADY;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_BREADY;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
wire    A_0_AWREADY;
wire    A_0_WREADY;
reg    A_0_ARVALID;
wire    A_0_ARREADY;
reg   [63:0] A_0_ARADDR;
reg   [31:0] A_0_ARLEN;
wire    A_0_RVALID;
reg    A_0_RREADY;
wire   [31:0] A_0_RDATA;
wire   [8:0] A_0_RFIFONUM;
wire    A_0_BVALID;
reg    C_0_AWVALID;
wire    C_0_AWREADY;
reg   [63:0] C_0_AWADDR;
reg   [31:0] C_0_AWLEN;
reg    C_0_WVALID;
wire    C_0_WREADY;
wire    C_0_ARREADY;
wire    C_0_RVALID;
wire   [31:0] C_0_RDATA;
wire   [8:0] C_0_RFIFONUM;
wire    C_0_BVALID;
reg    C_0_BREADY;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire  signed [63:0] sext_ln46_fu_373_p1;
wire  signed [63:0] sext_ln92_fu_383_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg = 1'b0;
end

top_kernel_denom_row_RAM_1P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
denom_row_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(denom_row_address0),
    .ce0(denom_row_ce0),
    .we0(denom_row_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0),
    .q0(denom_row_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W #(
    .DataWidth( 17 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0)
);

top_kernel_col_sum_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_address0),
    .ce0(col_sum_ce0),
    .we0(col_sum_we0),
    .d0(col_sum_d0),
    .q0(col_sum_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address1),
    .ce1(col_sum_ce1),
    .we1(col_sum_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d1),
    .q1(col_sum_q1)
);

top_kernel_col_sum_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_1_address0),
    .ce0(col_sum_1_ce0),
    .we0(col_sum_1_we0),
    .d0(col_sum_1_d0),
    .q0(col_sum_1_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address1),
    .ce1(col_sum_1_ce1),
    .we1(col_sum_1_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d1),
    .q1(col_sum_1_q1)
);

top_kernel_col_sum_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_2_address0),
    .ce0(col_sum_2_ce0),
    .we0(col_sum_2_we0),
    .d0(col_sum_2_d0),
    .q0(col_sum_2_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address1),
    .ce1(col_sum_2_ce1),
    .we1(col_sum_2_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d1),
    .q1(col_sum_2_q1)
);

top_kernel_col_sum_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_3_address0),
    .ce0(col_sum_3_ce0),
    .we0(col_sum_3_we0),
    .d0(col_sum_3_d0),
    .q0(col_sum_3_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address1),
    .ce1(col_sum_3_ce1),
    .we1(col_sum_3_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d1),
    .q1(col_sum_3_q1)
);

top_kernel_col_sum_4_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_4_address0),
    .ce0(col_sum_4_ce0),
    .we0(col_sum_4_we0),
    .d0(col_sum_4_d0),
    .q0(col_sum_4_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address1),
    .ce1(col_sum_4_ce1),
    .q1(col_sum_4_q1)
);

top_kernel_col_sum_4_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_5_address0),
    .ce0(col_sum_5_ce0),
    .we0(col_sum_5_we0),
    .d0(col_sum_5_d0),
    .q0(col_sum_5_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address1),
    .ce1(col_sum_5_ce1),
    .q1(col_sum_5_q1)
);

top_kernel_col_sum_4_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_6_address0),
    .ce0(col_sum_6_ce0),
    .we0(col_sum_6_we0),
    .d0(col_sum_6_d0),
    .q0(col_sum_6_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address1),
    .ce1(col_sum_6_ce1),
    .q1(col_sum_6_q1)
);

top_kernel_col_sum_4_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_sum_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(col_sum_7_address0),
    .ce0(col_sum_7_ce0),
    .we0(col_sum_7_we0),
    .d0(col_sum_7_d0),
    .q0(col_sum_7_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address1),
    .ce1(col_sum_7_ce1),
    .q1(col_sum_7_q1)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_1 grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_ready),
    .col_sum_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_address0),
    .col_sum_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_ce0),
    .col_sum_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_we0),
    .col_sum_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_d0),
    .col_sum_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_address0),
    .col_sum_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_ce0),
    .col_sum_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_we0),
    .col_sum_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_d0),
    .col_sum_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_address0),
    .col_sum_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_ce0),
    .col_sum_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_we0),
    .col_sum_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_d0),
    .col_sum_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_address0),
    .col_sum_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_ce0),
    .col_sum_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_we0),
    .col_sum_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_d0),
    .col_sum_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_address0),
    .col_sum_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_ce0),
    .col_sum_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_we0),
    .col_sum_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_d0),
    .col_sum_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_address0),
    .col_sum_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_ce0),
    .col_sum_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_we0),
    .col_sum_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_d0),
    .col_sum_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_address0),
    .col_sum_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_ce0),
    .col_sum_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_we0),
    .col_sum_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_d0),
    .col_sum_address0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_address0),
    .col_sum_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_ce0),
    .col_sum_we0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_we0),
    .col_sum_d0(grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3 grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_ready),
    .m_axi_A_0_AWVALID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWVALID),
    .m_axi_A_0_AWREADY(1'b0),
    .m_axi_A_0_AWADDR(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWADDR),
    .m_axi_A_0_AWID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWID),
    .m_axi_A_0_AWLEN(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWLEN),
    .m_axi_A_0_AWSIZE(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWSIZE),
    .m_axi_A_0_AWBURST(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWBURST),
    .m_axi_A_0_AWLOCK(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWLOCK),
    .m_axi_A_0_AWCACHE(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWCACHE),
    .m_axi_A_0_AWPROT(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWPROT),
    .m_axi_A_0_AWQOS(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWQOS),
    .m_axi_A_0_AWREGION(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWREGION),
    .m_axi_A_0_AWUSER(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_AWUSER),
    .m_axi_A_0_WVALID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WVALID),
    .m_axi_A_0_WREADY(1'b0),
    .m_axi_A_0_WDATA(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WDATA),
    .m_axi_A_0_WSTRB(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WSTRB),
    .m_axi_A_0_WLAST(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WLAST),
    .m_axi_A_0_WID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WID),
    .m_axi_A_0_WUSER(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_WUSER),
    .m_axi_A_0_ARVALID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARVALID),
    .m_axi_A_0_ARREADY(A_0_ARREADY),
    .m_axi_A_0_ARADDR(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARADDR),
    .m_axi_A_0_ARID(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARID),
    .m_axi_A_0_ARLEN(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARLEN),
    .m_axi_A_0_ARSIZE(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARSIZE),
    .m_axi_A_0_ARBURST(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARBURST),
    .m_axi_A_0_ARLOCK(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARLOCK),
    .m_axi_A_0_ARCACHE(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARCACHE),
    .m_axi_A_0_ARPROT(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARPROT),
    .m_axi_A_0_ARQOS(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARQOS),
    .m_axi_A_0_ARREGION(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARREGION),
    .m_axi_A_0_ARUSER(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARUSER),
    .m_axi_A_0_RVALID(A_0_RVALID),
    .m_axi_A_0_RREADY(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_RREADY),
    .m_axi_A_0_RDATA(A_0_RDATA),
    .m_axi_A_0_RLAST(1'b0),
    .m_axi_A_0_RID(1'd0),
    .m_axi_A_0_RFIFONUM(A_0_RFIFONUM),
    .m_axi_A_0_RUSER(1'd0),
    .m_axi_A_0_RRESP(2'd0),
    .m_axi_A_0_BVALID(1'b0),
    .m_axi_A_0_BREADY(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_BREADY),
    .m_axi_A_0_BRESP(2'd0),
    .m_axi_A_0_BID(1'd0),
    .m_axi_A_0_BUSER(1'd0),
    .sext_ln46(trunc_ln_reg_393),
    .denom_row_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_address0),
    .denom_row_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_ce0),
    .denom_row_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_we0),
    .denom_row_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0(grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_ready),
    .col_sum_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address0),
    .col_sum_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce0),
    .col_sum_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_we0),
    .col_sum_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_d0),
    .col_sum_7_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address1),
    .col_sum_7_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce1),
    .col_sum_7_q1(col_sum_7_q1),
    .col_sum_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address0),
    .col_sum_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce0),
    .col_sum_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_we0),
    .col_sum_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_d0),
    .col_sum_6_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address1),
    .col_sum_6_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce1),
    .col_sum_6_q1(col_sum_6_q1),
    .col_sum_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address0),
    .col_sum_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce0),
    .col_sum_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_we0),
    .col_sum_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_d0),
    .col_sum_5_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address1),
    .col_sum_5_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce1),
    .col_sum_5_q1(col_sum_5_q1),
    .col_sum_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address0),
    .col_sum_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce0),
    .col_sum_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_we0),
    .col_sum_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_d0),
    .col_sum_4_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address1),
    .col_sum_4_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce1),
    .col_sum_4_q1(col_sum_4_q1),
    .col_sum_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address0),
    .col_sum_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce0),
    .col_sum_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we0),
    .col_sum_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d0),
    .col_sum_3_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address1),
    .col_sum_3_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce1),
    .col_sum_3_we1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we1),
    .col_sum_3_d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d1),
    .col_sum_3_q1(col_sum_3_q1),
    .col_sum_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address0),
    .col_sum_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce0),
    .col_sum_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we0),
    .col_sum_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d0),
    .col_sum_2_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address1),
    .col_sum_2_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce1),
    .col_sum_2_we1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we1),
    .col_sum_2_d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d1),
    .col_sum_2_q1(col_sum_2_q1),
    .col_sum_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address0),
    .col_sum_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce0),
    .col_sum_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we0),
    .col_sum_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d0),
    .col_sum_1_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address1),
    .col_sum_1_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce1),
    .col_sum_1_we1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we1),
    .col_sum_1_d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d1),
    .col_sum_1_q1(col_sum_1_q1),
    .col_sum_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address0),
    .col_sum_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce0),
    .col_sum_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we0),
    .col_sum_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d0),
    .col_sum_address1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address1),
    .col_sum_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce1),
    .col_sum_we1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we1),
    .col_sum_d1(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d1),
    .col_sum_q1(col_sum_q1),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0),
    .denom_row_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_address0),
    .denom_row_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_ce0),
    .denom_row_q0(denom_row_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7 grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_ready),
    .col_sum_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_address0),
    .col_sum_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_ce0),
    .col_sum_q0(col_sum_q0),
    .col_sum_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_address0),
    .col_sum_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_ce0),
    .col_sum_1_q0(col_sum_1_q0),
    .col_sum_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_address0),
    .col_sum_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_ce0),
    .col_sum_2_q0(col_sum_2_q0),
    .col_sum_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_address0),
    .col_sum_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_ce0),
    .col_sum_3_q0(col_sum_3_q0),
    .col_sum_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_address0),
    .col_sum_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_ce0),
    .col_sum_4_q0(col_sum_4_q0),
    .col_sum_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_address0),
    .col_sum_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_ce0),
    .col_sum_5_q0(col_sum_5_q0),
    .col_sum_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_address0),
    .col_sum_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_ce0),
    .col_sum_6_q0(col_sum_6_q0),
    .col_sum_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_address0),
    .col_sum_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_ce0),
    .col_sum_7_q0(col_sum_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0(grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10 grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_ready),
    .m_axi_C_0_AWVALID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWVALID),
    .m_axi_C_0_AWREADY(C_0_AWREADY),
    .m_axi_C_0_AWADDR(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWADDR),
    .m_axi_C_0_AWID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWID),
    .m_axi_C_0_AWLEN(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWLEN),
    .m_axi_C_0_AWSIZE(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWSIZE),
    .m_axi_C_0_AWBURST(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWBURST),
    .m_axi_C_0_AWLOCK(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWLOCK),
    .m_axi_C_0_AWCACHE(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWCACHE),
    .m_axi_C_0_AWPROT(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWPROT),
    .m_axi_C_0_AWQOS(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWQOS),
    .m_axi_C_0_AWREGION(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWREGION),
    .m_axi_C_0_AWUSER(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWUSER),
    .m_axi_C_0_WVALID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WVALID),
    .m_axi_C_0_WREADY(C_0_WREADY),
    .m_axi_C_0_WDATA(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WDATA),
    .m_axi_C_0_WSTRB(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WSTRB),
    .m_axi_C_0_WLAST(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WLAST),
    .m_axi_C_0_WID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WID),
    .m_axi_C_0_WUSER(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WUSER),
    .m_axi_C_0_ARVALID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARVALID),
    .m_axi_C_0_ARREADY(1'b0),
    .m_axi_C_0_ARADDR(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARADDR),
    .m_axi_C_0_ARID(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARID),
    .m_axi_C_0_ARLEN(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARLEN),
    .m_axi_C_0_ARSIZE(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARSIZE),
    .m_axi_C_0_ARBURST(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARBURST),
    .m_axi_C_0_ARLOCK(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARLOCK),
    .m_axi_C_0_ARCACHE(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARCACHE),
    .m_axi_C_0_ARPROT(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARPROT),
    .m_axi_C_0_ARQOS(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARQOS),
    .m_axi_C_0_ARREGION(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARREGION),
    .m_axi_C_0_ARUSER(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_ARUSER),
    .m_axi_C_0_RVALID(1'b0),
    .m_axi_C_0_RREADY(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_RREADY),
    .m_axi_C_0_RDATA(32'd0),
    .m_axi_C_0_RLAST(1'b0),
    .m_axi_C_0_RID(1'd0),
    .m_axi_C_0_RFIFONUM(9'd0),
    .m_axi_C_0_RUSER(1'd0),
    .m_axi_C_0_RRESP(2'd0),
    .m_axi_C_0_BVALID(C_0_BVALID),
    .m_axi_C_0_BREADY(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_BREADY),
    .m_axi_C_0_BRESP(2'd0),
    .m_axi_C_0_BID(1'd0),
    .m_axi_C_0_BUSER(1'd0),
    .sext_ln92(trunc_ln4_reg_399),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0)
);

top_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A_DRAM(A_DRAM),
    .C_DRAM(C_DRAM),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_kernel_A_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_A_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_A_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_A_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_A_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_A_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_A_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_A_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_A_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_A_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_A_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_A_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
A_m_axi_U(
    .AWVALID(m_axi_A_AWVALID),
    .AWREADY(m_axi_A_AWREADY),
    .AWADDR(m_axi_A_AWADDR),
    .AWID(m_axi_A_AWID),
    .AWLEN(m_axi_A_AWLEN),
    .AWSIZE(m_axi_A_AWSIZE),
    .AWBURST(m_axi_A_AWBURST),
    .AWLOCK(m_axi_A_AWLOCK),
    .AWCACHE(m_axi_A_AWCACHE),
    .AWPROT(m_axi_A_AWPROT),
    .AWQOS(m_axi_A_AWQOS),
    .AWREGION(m_axi_A_AWREGION),
    .AWUSER(m_axi_A_AWUSER),
    .WVALID(m_axi_A_WVALID),
    .WREADY(m_axi_A_WREADY),
    .WDATA(m_axi_A_WDATA),
    .WSTRB(m_axi_A_WSTRB),
    .WLAST(m_axi_A_WLAST),
    .WID(m_axi_A_WID),
    .WUSER(m_axi_A_WUSER),
    .ARVALID(m_axi_A_ARVALID),
    .ARREADY(m_axi_A_ARREADY),
    .ARADDR(m_axi_A_ARADDR),
    .ARID(m_axi_A_ARID),
    .ARLEN(m_axi_A_ARLEN),
    .ARSIZE(m_axi_A_ARSIZE),
    .ARBURST(m_axi_A_ARBURST),
    .ARLOCK(m_axi_A_ARLOCK),
    .ARCACHE(m_axi_A_ARCACHE),
    .ARPROT(m_axi_A_ARPROT),
    .ARQOS(m_axi_A_ARQOS),
    .ARREGION(m_axi_A_ARREGION),
    .ARUSER(m_axi_A_ARUSER),
    .RVALID(m_axi_A_RVALID),
    .RREADY(m_axi_A_RREADY),
    .RDATA(m_axi_A_RDATA),
    .RLAST(m_axi_A_RLAST),
    .RID(m_axi_A_RID),
    .RUSER(m_axi_A_RUSER),
    .RRESP(m_axi_A_RRESP),
    .BVALID(m_axi_A_BVALID),
    .BREADY(m_axi_A_BREADY),
    .BRESP(m_axi_A_BRESP),
    .BID(m_axi_A_BID),
    .BUSER(m_axi_A_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(A_0_ARVALID),
    .I_CH0_ARREADY(A_0_ARREADY),
    .I_CH0_ARADDR(A_0_ARADDR),
    .I_CH0_ARLEN(A_0_ARLEN),
    .I_CH0_RVALID(A_0_RVALID),
    .I_CH0_RREADY(A_0_RREADY),
    .I_CH0_RDATA(A_0_RDATA),
    .I_CH0_RFIFONUM(A_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(A_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(A_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(A_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

top_kernel_C_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_C_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_C_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_C_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_C_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_C_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_C_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_C_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_C_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_C_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_C_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_C_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
C_m_axi_U(
    .AWVALID(m_axi_C_AWVALID),
    .AWREADY(m_axi_C_AWREADY),
    .AWADDR(m_axi_C_AWADDR),
    .AWID(m_axi_C_AWID),
    .AWLEN(m_axi_C_AWLEN),
    .AWSIZE(m_axi_C_AWSIZE),
    .AWBURST(m_axi_C_AWBURST),
    .AWLOCK(m_axi_C_AWLOCK),
    .AWCACHE(m_axi_C_AWCACHE),
    .AWPROT(m_axi_C_AWPROT),
    .AWQOS(m_axi_C_AWQOS),
    .AWREGION(m_axi_C_AWREGION),
    .AWUSER(m_axi_C_AWUSER),
    .WVALID(m_axi_C_WVALID),
    .WREADY(m_axi_C_WREADY),
    .WDATA(m_axi_C_WDATA),
    .WSTRB(m_axi_C_WSTRB),
    .WLAST(m_axi_C_WLAST),
    .WID(m_axi_C_WID),
    .WUSER(m_axi_C_WUSER),
    .ARVALID(m_axi_C_ARVALID),
    .ARREADY(m_axi_C_ARREADY),
    .ARADDR(m_axi_C_ARADDR),
    .ARID(m_axi_C_ARID),
    .ARLEN(m_axi_C_ARLEN),
    .ARSIZE(m_axi_C_ARSIZE),
    .ARBURST(m_axi_C_ARBURST),
    .ARLOCK(m_axi_C_ARLOCK),
    .ARCACHE(m_axi_C_ARCACHE),
    .ARPROT(m_axi_C_ARPROT),
    .ARQOS(m_axi_C_ARQOS),
    .ARREGION(m_axi_C_ARREGION),
    .ARUSER(m_axi_C_ARUSER),
    .RVALID(m_axi_C_RVALID),
    .RREADY(m_axi_C_RREADY),
    .RDATA(m_axi_C_RDATA),
    .RLAST(m_axi_C_RLAST),
    .RID(m_axi_C_RID),
    .RUSER(m_axi_C_RUSER),
    .RRESP(m_axi_C_RRESP),
    .BVALID(m_axi_C_BVALID),
    .BREADY(m_axi_C_BREADY),
    .BRESP(m_axi_C_BRESP),
    .BID(m_axi_C_BID),
    .BUSER(m_axi_C_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(C_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(C_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(C_0_RDATA),
    .I_CH0_RFIFONUM(C_0_RFIFONUM),
    .I_CH0_AWVALID(C_0_AWVALID),
    .I_CH0_AWREADY(C_0_AWREADY),
    .I_CH0_AWADDR(C_0_AWADDR),
    .I_CH0_AWLEN(C_0_AWLEN),
    .I_CH0_WVALID(C_0_WVALID),
    .I_CH0_WREADY(C_0_WREADY),
    .I_CH0_WDATA(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WDATA),
    .I_CH0_WSTRB(grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WSTRB),
    .I_CH0_BVALID(C_0_BVALID),
    .I_CH0_BREADY(C_0_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln4_reg_399 <= {{C_DRAM[63:2]}};
        trunc_ln_reg_393 <= {{A_DRAM[63:2]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b1 == A_0_ARREADY))) begin
        A_0_ARADDR = sext_ln46_fu_373_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        A_0_ARADDR = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARADDR;
    end else begin
        A_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b1 == A_0_ARREADY))) begin
        A_0_ARLEN = 64'd16384;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        A_0_ARLEN = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARLEN;
    end else begin
        A_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b1 == A_0_ARREADY))) begin
        A_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        A_0_ARVALID = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_ARVALID;
    end else begin
        A_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        A_0_RREADY = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_m_axi_A_0_RREADY;
    end else begin
        A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_blk_n_AR = m_axi_A_ARREADY;
    end else begin
        A_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b1 == C_0_AWREADY))) begin
        C_0_AWADDR = sext_ln92_fu_383_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        C_0_AWADDR = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWADDR;
    end else begin
        C_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b1 == C_0_AWREADY))) begin
        C_0_AWLEN = 64'd16384;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        C_0_AWLEN = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWLEN;
    end else begin
        C_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'b1 == C_0_AWREADY))) begin
        C_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        C_0_AWVALID = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_AWVALID;
    end else begin
        C_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_BVALID))) begin
        C_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        C_0_BREADY = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_BREADY;
    end else begin
        C_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        C_0_WVALID = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_m_axi_C_0_WVALID;
    end else begin
        C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        C_blk_n_AW = m_axi_C_AWREADY;
    end else begin
        C_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        C_blk_n_B = m_axi_C_BVALID;
    end else begin
        C_blk_n_B = 1'b1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == C_0_AWREADY)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == C_0_BVALID)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == A_0_ARREADY)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_BVALID))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_BVALID))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_address0;
    end else begin
        col_sum_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_ce0;
    end else begin
        col_sum_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_ce1;
    end else begin
        col_sum_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_1_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_d0;
    end else begin
        col_sum_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_1_we0;
    end else begin
        col_sum_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_1_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_1_we1;
    end else begin
        col_sum_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_address0;
    end else begin
        col_sum_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_ce0;
    end else begin
        col_sum_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_ce1;
    end else begin
        col_sum_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_2_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_d0;
    end else begin
        col_sum_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_2_we0;
    end else begin
        col_sum_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_2_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_2_we1;
    end else begin
        col_sum_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_address0;
    end else begin
        col_sum_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_ce0;
    end else begin
        col_sum_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_ce1;
    end else begin
        col_sum_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_3_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_d0;
    end else begin
        col_sum_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_3_we0;
    end else begin
        col_sum_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_3_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_3_we1;
    end else begin
        col_sum_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_address0;
    end else begin
        col_sum_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_ce0;
    end else begin
        col_sum_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_4_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_ce1;
    end else begin
        col_sum_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_4_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_4_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_d0;
    end else begin
        col_sum_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_4_we0;
    end else begin
        col_sum_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_address0;
    end else begin
        col_sum_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_ce0;
    end else begin
        col_sum_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_5_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_ce1;
    end else begin
        col_sum_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_5_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_5_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_d0;
    end else begin
        col_sum_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_5_we0;
    end else begin
        col_sum_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_address0;
    end else begin
        col_sum_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_ce0;
    end else begin
        col_sum_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_6_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_ce1;
    end else begin
        col_sum_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_6_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_6_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_d0;
    end else begin
        col_sum_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_6_we0;
    end else begin
        col_sum_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_address0;
    end else begin
        col_sum_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_ce0;
    end else begin
        col_sum_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_7_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_ce1;
    end else begin
        col_sum_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_7_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_7_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_d0;
    end else begin
        col_sum_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_7_we0;
    end else begin
        col_sum_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_address0;
    end else begin
        col_sum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_sum_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_col_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_ce0;
    end else begin
        col_sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_ce1;
    end else begin
        col_sum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_d0;
    end else begin
        col_sum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_sum_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_col_sum_we0;
    end else begin
        col_sum_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_sum_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_col_sum_we1;
    end else begin
        col_sum_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        denom_row_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        denom_row_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_address0;
    end else begin
        denom_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        denom_row_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_denom_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        denom_row_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_ce0;
    end else begin
        denom_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        denom_row_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_we0;
    end else begin
        denom_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b1 == A_0_ARREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'b1 == C_0_AWREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_BVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314_ap_start_reg;

assign sext_ln46_fu_373_p1 = $signed(trunc_ln_reg_393);

assign sext_ln92_fu_383_p1 = $signed(trunc_ln4_reg_399);

endmodule //top_kernel
