import Why3.Base
import Why3.Qed.Qed
import Why3.Memory.Memory
import frama_c.should_we_balance.lib.lean.A_schedule_cpumask.A_schedule_cpumask
import frama_c.should_we_balance.lib.lean.Compound.Compound
import frama_c.should_we_balance.lib.lean.A_thread_variables_properties.A_thread_variables_properties
import Why3.Cint.Cint
open Classical
open Lean4Why3
namespace is_core_idle_Why3_ide_VCis_core_idle_assert_rte_signed_overflow_goal6
theorem goal6 (i_5 : ℤ) (t_2 : Memory.addr -> Memory.addr) (t_1 : Memory.addr -> ℤ) (i_4 : ℤ) (i_3 : ℤ) (i : ℤ) (a : Memory.addr) (t : ℤ -> ℤ) (i_1 : ℤ) (i_2 : ℤ) (p : Bool) : let a_1 : Memory.addr := Memory.shift (A_schedule_cpumask.l_cpu_smt_mask i_5) (0 : ℤ); let a_2 : Memory.addr := t_2 a_1; let x : ℤ := t_1 (Memory.shift a_2 i_4); let x_1 : ℤ := Cint.to_uint32 i_3; ¬A_schedule_cpumask.l_idle_cpu i_5 = (0 : ℤ) → (0 : ℤ) ≤ i → i < A_thread_variables_properties.l_size → (0 : ℤ) ≤ i_3 → (0 : ℤ) ≤ i_5 → i_5 < A_thread_variables_properties.l_size → i_3 ≤ A_thread_variables_properties.l_size → Cint.to_uint32 i_4 < A_thread_variables_properties.l_size → Memory.region (Memory.addr.base a) ≤ (0 : ℤ) → Memory.framed t_2 → Memory.linked t → Cint.is_uint32 i → Cint.is_sint32 i_1 → Cint.is_sint32 i_2 → Cint.is_sint32 i_3 → Cint.is_sint32 i_4 → Cint.is_sint32 i_5 → Memory.valid_rd t a_1 (1 : ℤ) → Cint.is_uint8 x → Memory.valid_rd t (Memory.shift a_2 (0 : ℤ)) A_thread_variables_properties.l_size → (if i_5 = i_4 then p = true ∧ i_5 = i_2 else p = false ∧ i_2 = i_1 ∧ i_4 = i_1 ∧ i_4 = i_2 ∧ ¬A_schedule_cpumask.l_idle_cpu i_2 = (0 : ℤ) ∧ (0 : ℤ) ≤ i_2 ∧ i_2 < A_thread_variables_properties.l_size) → ((∀(i_6 : ℤ), i_6 < A_thread_variables_properties.l_size → x_1 ≤ i_6 → t_1 (Memory.shift a_2 i_6) = (0 : ℤ)) → A_thread_variables_properties.l_size = i_4) → ((∃(i_6 : ℤ), ¬t_1 (Memory.shift a_2 i_6) = (0 : ℤ) ∧ i_6 < A_thread_variables_properties.l_size ∧ x_1 ≤ i_6) → ¬x = (0 : ℤ)) → ((∃(i_6 : ℤ), ¬t_1 (Memory.shift a_2 i_6) = (0 : ℤ) ∧ i_6 < A_thread_variables_properties.l_size ∧ x_1 ≤ i_6) → i_4 < A_thread_variables_properties.l_size) → ((∃(i_6 : ℤ), ¬t_1 (Memory.shift a_2 i_6) = (0 : ℤ) ∧ i_6 < A_thread_variables_properties.l_size ∧ x_1 ≤ i_6) → i_4 < A_thread_variables_properties.l_size ∧ x_1 ≤ i_4) → ((∃(i_6 : ℤ), ¬t_1 (Memory.shift a_2 i_6) = (0 : ℤ) ∧ i_6 < A_thread_variables_properties.l_size ∧ x_1 ≤ i_6) → (∀(i_6 : ℤ), i_6 < i_4 → x_1 ≤ i_6 → t_1 (Memory.shift a_2 i_6) = (0 : ℤ))) → (∀(i_6 : ℤ), ¬t_1 (Memory.shift a_2 i_6) = (0 : ℤ) → (0 : ℤ) ≤ i_6 → i_6 < i_3 → ¬A_schedule_cpumask.l_idle_cpu i_6 = (0 : ℤ)) → (∀(i_6 : ℤ), let a_3 : Memory.addr := Memory.shift a i_6; (0 : ℤ) ≤ i_6 → i_6 < A_thread_variables_properties.l_size → Memory.valid_rd t a_3 (1 : ℤ) ∧ Memory.valid_rw t (Memory.shift (t_2 (Memory.shift a_3 (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size) → (∀(a_3 : Memory.addr), let a_4 : Memory.addr := A_schedule_cpumask.l_sched_group_cpus a_3; let a_5 : Memory.addr := Memory.shift (t_2 (Memory.shift a_4 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_4 (1 : ℤ) ∧ Memory.valid_rd t a_5 A_thread_variables_properties.l_size ∧ (∀(i_6 : ℤ), (0 : ℤ) ≤ i_6 → i_6 < A_thread_variables_properties.l_size → Memory.separated a_5 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_6) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(a_3 : Memory.addr), let a_4 : Memory.addr := A_schedule_cpumask.l_sched_group_mask a_3; let a_5 : Memory.addr := Memory.shift (t_2 (Memory.shift a_4 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_4 (1 : ℤ) ∧ Memory.valid_rd t a_5 A_thread_variables_properties.l_size ∧ (∀(i_6 : ℤ), (0 : ℤ) ≤ i_6 → i_6 < A_thread_variables_properties.l_size → Memory.separated a_5 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_6) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(a_3 : Memory.addr), let a_4 : Memory.addr := A_schedule_cpumask.l_group_balance_mask a_3; let a_5 : Memory.addr := Memory.shift (t_2 (Memory.shift a_4 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_4 (1 : ℤ) ∧ Memory.valid_rd t a_5 A_thread_variables_properties.l_size ∧ (∀(i_6 : ℤ), (0 : ℤ) ≤ i_6 → i_6 < A_thread_variables_properties.l_size → Memory.separated a_5 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_6) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(i_6 : ℤ), let a_3 : Memory.addr := A_schedule_cpumask.l_cpu_smt_mask i_6; let a_4 : Memory.addr := Memory.shift (t_2 (Memory.shift a_3 (0 : ℤ))) (0 : ℤ); (0 : ℤ) ≤ i_6 → i_6 < A_thread_variables_properties.l_size → Memory.valid_rd t a_3 (1 : ℤ) ∧ Memory.valid_rd t a_4 A_thread_variables_properties.l_size ∧ (∀(i_7 : ℤ), (0 : ℤ) ≤ i_7 → i_7 < A_thread_variables_properties.l_size → Memory.separated a_4 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_7) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (if p = true then i_2 ≤ (2147483646 : ℤ) else i_1 ≤ (2147483646 : ℤ))
  := sorry
end is_core_idle_Why3_ide_VCis_core_idle_assert_rte_signed_overflow_goal6
