/dts-v1/;
#include <ambiq/ambiq_apollo510.dtsi>
#include "apollo510_eb-pinctrl.dtsi"

/ {
	model = "Ambiq Apollo510 Engineering Board";
	compatible = "ambiq,apollo510_eb";

	chosen {
		zephyr,itcm = &itcm;
		zephyr,dtcm = &dtcm;
		zephyr,sram = &sram0;
		zephyr,flash-controller = &flash;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
		zephyr,console = &uart0;
		zephyr,uart-mcumgr = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,uart-pipe = &uart0;
		ambiq,xo32m = &xo32m_xtal;
		ambiq,xo32k = &xo32k_xtal;
		ambiq,extrefclk = &extrefclk;
	};

	aliases {
		watchdog0 = &wdt0;
		rtc = &rtc0;
		sdhc0 = &sdio0;
		eeprom-0 = &i2c_eeprom;
	};

	sram0: memory@SSRAM_BASE_NAME {
		compatible = "mmio-sram";
		reg = <SSRAM_BASE_ADDR 0x200000>;
	};

	sram_no_cache: memory@20280000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0x20280000 0x100000>;
		zephyr,memory-region = "SRAM_NO_CACHE";
		zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;
	};

	regulator_mspi1_device: regulator-mspi1-device-pwr {
		compatible = "regulator-fixed";
		regulator-name = "mspi1 device power";
		enable-gpios = <&gpio192_223 16 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	regulator_mspi2_device: regulator-mspi2-device-pwr {
		compatible = "regulator-fixed";
		regulator-name = "mspi2 device power";
		enable-gpios = <&gpio0_31 11 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};
};

&timer0 {
	counter0: counter {
		status = "okay";
	};
};

&itm {
	pinctrl-0 = <&swo_default>;
	pinctrl-names = "default";
};

&iom0 {
	cmdq-buffer-location = "SRAM_NO_CACHE";
	cmdq-buffer-size = <256>;

	i2c0: i2c {
		pinctrl-0 = <&i2c0_default>;
		pinctrl-names = "default";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		scl-gpios = <&gpio0_31 5 (GPIO_OPEN_DRAIN | GPIO_PULL_UP)>;
		sda-gpios = <&gpio0_31 6 (GPIO_OPEN_DRAIN | GPIO_PULL_UP)>;
		status = "okay";
		i2c_eeprom: eeprom@50 {
			compatible = "fujitsu,mb85rcxx";
			reg = <0x50>;
			size = <DT_SIZE_K(128)>;
			address-width = <16>;
		};
	};
};

&uart0 {
	current-speed = <115200>;
	pinctrl-0 = <&uart0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&stimer0 {
	clk-source = <3>;
};

&wdt0 {
	status = "okay";
};

&sdio0 {
	pinctrl-0 = <&sdio0_default>;
	pinctrl-names = "default";
	txdelay = <0>;
	rxdelay = <0>;
	status = "okay";
	mmc {
		compatible = "zephyr,mmc-disk";
		disk-name = "SD2";
		status = "okay";
	};
};

&sdio1 {
	pinctrl-0 = <&sdio1_default>;
	pinctrl-names = "default";
	txdelay = <9>;
	rxdelay = <11>;
	status = "okay";
};

zephyr_udc0: &usb {
	vddusb33-gpios = <&gpio64_95 27 (GPIO_PULL_UP)>;
	vddusb0p9-gpios = <&gpio64_95 26 (GPIO_PULL_UP)>;
	status = "okay";
};

&pdm0 {
	pinctrl-0 = <&pdm0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&i2s0 {
	pinctrl-0 = <&i2s0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&i2s1 {
	pinctrl-0 = <&i2s1_default>;
	pinctrl-names = "default";
	status = "okay";
};

&mspi0 {
	pinctrl-0 = <&mspi0_default>;
	pinctrl-1 = <&mspi0_sleep>;
	pinctrl-2 = <&mspi0_psram>;
	pinctrl-names = "default","sleep","psram";
	status = "okay";
	zephyr,pm-device-runtime-auto;

	ce-gpios = <&gpio192_223 7 GPIO_ACTIVE_LOW>;

	cmdq-buffer-location = "SRAM_NO_CACHE";
	cmdq-buffer-size = <256>;

	ambiq,apmemory;

	dqs-support;

	psram0: aps25616n@0 {
		compatible = "mspi-aps-z8", "ambiq,mspi-device";
		size = <DT_SIZE_M(256)>;
		reg = <0>;
		status = "okay";
		mspi-max-frequency = <125000000>;
		mspi-io-mode = "MSPI_IO_MODE_HEX_8_8_16";
		mspi-data-rate = "MSPI_DATA_RATE_S_D_D";
		mspi-hardware-ce-num = <0>;
		mspi-dqs-enable;
		read-command = <0x20>;
		write-command = <0xA0>;
		command-length = "INSTR_1_BYTE";
		address-length = "ADDR_4_BYTE";
		rx-dummy = <5>;
		tx-dummy = <5>;
		xip-config = <1 0 DT_SIZE_M(32) 0>;
		ce-break-config = <1024 4>;
		ambiq,timing-config-mask = <0x62>;
		ambiq,timing-config = <5 5 1 0 0 3 10>;
		zephyr,pm-device-runtime-auto;
	};
};

&mspi1 {
	pinctrl-0 = <&mspi1_default>;
	pinctrl-1 = <&mspi1_sleep>;
	pinctrl-2 = <&mspi1_psram>;
	pinctrl-3 = <&mspi1_flash>;
	pinctrl-names = "default","sleep","psram","flash";
	status = "okay";
	zephyr,pm-device-runtime-auto;

	ce-gpios = <&gpio32_63 21 GPIO_ACTIVE_LOW>,
		   <&gpio32_63 21 GPIO_ACTIVE_LOW>;

	cmdq-buffer-location = "SRAM_NO_CACHE";
	cmdq-buffer-size = <256>;

	dqs-support;

	aps6404l: aps6404l@0 {
		compatible = "mspi-aps6404l", "ambiq,mspi-device";
		size = <DT_SIZE_M(64)>;
		reg = <0>;
		status = "disabled";
		mspi-max-frequency = <48000000>;
		mspi-io-mode = "MSPI_IO_MODE_QUAD";
		mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
		mspi-hardware-ce-num = <0>;
		read-command = <0xEB>;
		write-command = <0x38>;
		command-length = "INSTR_1_BYTE";
		address-length = "ADDR_3_BYTE";
		rx-dummy = <6>;
		tx-dummy = <0>;
		xip-config = <1 0 DT_SIZE_M(8) 0>;
		ce-break-config = <1024 3>;
		ambiq,timing-config-mask = <0x62>;
		ambiq,timing-config = <0 6 1 0 0 0 16>;
	};

	is25wx064: is25wx064@1 {
		compatible = "mspi-is25xX0xx", "ambiq,mspi-device";
		size = <DT_SIZE_M(64)>;
		reg = <1>;
		status = "okay";
		mspi-max-frequency = <96000000>;
		mspi-io-mode = "MSPI_IO_MODE_OCTAL_1_8_8";
		mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
		mspi-dqs-enable;
		mspi-hardware-ce-num = <0>;
		read-command = <0xCC>;
		write-command = <0x8E>;
		command-length = "INSTR_1_BYTE";
		address-length = "ADDR_4_BYTE"; /* Avoid use of 3 byte address if Ambiq MSPI */
		rx-dummy = <16>;
		tx-dummy = <0>;
		xip-config = <1 0 DT_SIZE_M(8) 0>;
		ce-break-config = <0 0>;
		ambiq,timing-config-mask = <0x62>;
		ambiq,timing-config = <0 16 1 0 0 5 23>;
		reset-gpios = <&gpio32_63 22 GPIO_ACTIVE_LOW>;
		t-reset-pulse = <10000>; /* min tSHRH */
		t-reset-recovery = <1000000>; /* max tSE */
	};
};

&mspi3 {
	pinctrl-0 = <&mspi3_default>;
	pinctrl-1 = <&mspi3_sleep>;
	pinctrl-2 = <&mspi3_psram>;
	pinctrl-names = "default","sleep","psram";
	status = "okay";
	zephyr,pm-device-runtime-auto;

	ce-gpios = <&gpio96_127 18 GPIO_ACTIVE_LOW>;

	cmdq-buffer-location = "SRAM_NO_CACHE";
	cmdq-buffer-size = <256>;

	ambiq,apmemory;

	dqs-support;

	psram1: aps25616n@0 {
		compatible = "mspi-aps-z8", "ambiq,mspi-device";
		size = <DT_SIZE_M(256)>;
		reg = <0>;
		status = "okay";
		mspi-max-frequency = <125000000>;
		mspi-io-mode = "MSPI_IO_MODE_HEX_8_8_16";
		mspi-data-rate = "MSPI_DATA_RATE_S_D_D";
		mspi-hardware-ce-num = <0>;
		mspi-dqs-enable;
		read-command = <0x20>;
		write-command = <0xA0>;
		command-length = "INSTR_1_BYTE";
		address-length = "ADDR_4_BYTE";
		rx-dummy = <5>;
		tx-dummy = <5>;
		xip-config = <1 0 DT_SIZE_M(32) 0>;
		ce-break-config = <1024 4>;
		ambiq,timing-config-mask = <0x62>;
		ambiq,timing-config = <5 5 1 0 0 3 10>;
		zephyr,pm-device-runtime-auto;
	};
};

&gpio64_95 {
	status = "okay";
};

&gpio0_31 {
	status = "okay";
};

&gpio32_63 {
	status = "okay";
};

&gpio96_127 {
	status = "okay";
};

&gpio160_191 {
	status = "okay";
};

&gpio192_223 {
	status = "okay";
};

&flash0 {
	// By default, the flash write block size is 16 bytes, But if the cache is enabled,
	// the write block size needs to be 32 bytes to match the cache line size.
	write-block-size = <32>;

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(256)>;
		};

		slot0_partition: partition@40000 {
			label = "image-0";
			reg = <0x40000 DT_SIZE_K(1024)>;
		};

		slot1_partition: partition@140000 {
			label = "image-1";
			reg = <0x140000 DT_SIZE_K(1024)>;
		};

		scratch_partition: partition@240000 {
			label = "image-scratch";
			reg = <0x240000 DT_SIZE_K(32)>;
		};

		storage_partition: partition@248000 {
			label = "storage";
			reg = <0x248000 DT_SIZE_K(32)>;
		};
	};
};
