Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2bdfa3b9b88f43fdbbef78236c3fd168 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Integrator_behav xil_defaultlib.Integrator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port r2 [F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/integration_try1/integration_try1.srcs/sources_1/new/Integrator.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_16bit.v" Line 1. Module adder_16bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_16bit.v" Line 1. Module adder_16bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_16bit.v" Line 1. Module adder_16bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_16bit.v" Line 1. Module adder_16bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_16bit.v" Line 1. Module adder_16bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/adder_4bit.v" Line 1. Module adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/coll_det/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture stub of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture stub of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/synchronisation/simultaneous_read.v" Line 68. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/synchronisation/simultaneous_read.v" Line 88. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "F:/FYP-FINAL/final project/final project.srcs/sources_1/imports/FYP-FINAL/synchronisation/simultaneous_read.v" Line 108. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.write_test
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.glbl
Built simulation snapshot Integrator_behav
