Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot TB_device_func_synth xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.adder_tree__parameterized0
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.ManDisOperation
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.5,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.counter_with_inc
Compiling module xil_defaultlib.DRAM
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.DRAM_0
Compiling module xil_defaultlib.byte_to_mem
Compiling module xil_defaultlib.timer
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.counter_with_inc__parameterized0
Compiling module xil_defaultlib.multiplexing
Compiling module xil_defaultlib.info_to_7seg
Compiling module xil_defaultlib.uart_baud_tick_gen
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.uart_baud_tick_gen__parameterize...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_basic
Compiling module xil_defaultlib.device
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_func_synth
