floatconv::soft::u128_to_f32:
 bsr     rax, rdi
 mov     edx, 127
 cmovne  rdx, rax
 xor     rdx, 63
 add     rdx, 64
 bsr     rcx, rsi
 xor     rcx, 63
 test    rsi, rsi
 cmove   rcx, rdx
 mov     rax, rsi
 shld    rax, rdi, cl
 mov     rdx, rdi
 shl     rdx, cl
 xor     r9d, r9d
 test    cl, 64
 cmovne  rax, rdx
 mov     r10d, 0
 cmove   r10, rdx
 mov     r11, rax
 mov     rdx, rax
 shr     rdx, 40
 shr     r11, 8
 shl     ecx, 23
 mov     r8d, 2122317824
 sub     r8d, ecx
 or      rdi, rsi
 cmove   r8d, r9d
 mov     ecx, eax
 xor     eax, eax
 or      rcx, r10
 setne   al
 or      eax, r11d
 shr     r11d, 31
 add     r8d, edx
 not     edx
 and     edx, r11d
 sub     eax, edx
 shr     eax, 31
 add     eax, r8d
 ret
