{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 10:29:02 2009 " "Info: Processing started: Thu Oct 29 10:29:02 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_m4k -c DE2_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_m4k -c DE2_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register disp_bit register VGA_Controller:u1\|Cur_Color_R\[9\] 18.951 ns " "Info: Slack time is 18.951 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"disp_bit\" and destination register \"VGA_Controller:u1\|Cur_Color_R\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.627 ns + Largest register register " "Info: + Largest register to register requirement is 19.627 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "19.841 ns + " "Info: + Setup relationship between source and destination is 19.841 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.298 ns " "Info: + Latch edge is 37.298 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.457 ns " "Info: - Launch edge is 17.457 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns 17.457 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with inverted offset of 17.457 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.642 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.642 ns VGA_Controller:u1\|Cur_Color_R\[9\] 3 REG LCFF_X28_Y21_N23 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X28_Y21_N23; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[9\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.642 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.642 ns disp_bit 3 REG LCFF_X28_Y21_N21 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X28_Y21_N21; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 348 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.676 ns - Longest register register " "Info: - Longest register to register delay is 0.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns disp_bit 1 REG LCFF_X28_Y21_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y21_N21; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.366 ns) 0.676 ns VGA_Controller:u1\|Cur_Color_R\[9\] 2 REG LCFF_X28_Y21_N23 1 " "Info: 2: + IC(0.310 ns) + CELL(0.366 ns) = 0.676 ns; Loc. = LCFF_X28_Y21_N23; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[9\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 54.14 % ) " "Info: Total cell delay = 0.366 ns ( 54.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 45.86 % ) " "Info: Total interconnect delay = 0.310 ns ( 45.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.676 ns" { disp_bit {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 0.310ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.676 ns" { disp_bit {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 0.310ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg register sum\[3\] 82.29 MHz 12.152 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 82.29 MHz between source memory \"vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg\" and destination register \"sum\[3\]\" (period= 12.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.918 ns + Longest memory register " "Info: + Longest memory to register delay is 11.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg 1 MEM M4K_X13_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 1823 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59 2 MEM M4K_X13_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 1823 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.419 ns) 5.711 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6148 3 COMB LCCOMB_X25_Y15_N0 1 " "Info: 3: + IC(2.299 ns) + CELL(0.419 ns) = 5.711 ns; Loc. = LCCOMB_X25_Y15_N0; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6148'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.438 ns) 7.609 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6149 4 COMB LCCOMB_X25_Y15_N12 1 " "Info: 4: + IC(1.460 ns) + CELL(0.438 ns) = 7.609 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.438 ns) 9.022 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6152 5 COMB LCCOMB_X27_Y17_N24 1 " "Info: 5: + IC(0.975 ns) + CELL(0.438 ns) = 9.022 ns; Loc. = LCCOMB_X27_Y17_N24; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 9.548 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6153 6 COMB LCCOMB_X27_Y17_N18 1 " "Info: 6: + IC(0.255 ns) + CELL(0.271 ns) = 9.548 ns; Loc. = LCCOMB_X27_Y17_N18; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|_~6153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.949 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|result_node\[0\]~1631 7 COMB LCCOMB_X27_Y17_N0 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 9.949 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|result_node\[0\]~1631'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 } "NODE_NAME" } } { "db/mux_bkb.tdf" "" { Text "C:/DE2/VGA_m4k/db/mux_bkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 10.634 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|result_node\[0\]~1642 8 COMB LCCOMB_X27_Y17_N22 2 " "Info: 8: + IC(0.265 ns) + CELL(0.420 ns) = 10.634 ns; Loc. = LCCOMB_X27_Y17_N22; Fanout = 2; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux4\|result_node\[0\]~1642'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 } "NODE_NAME" } } { "db/mux_bkb.tdf" "" { Text "C:/DE2/VGA_m4k/db/mux_bkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 11.282 ns sum\[0\]~150 9 COMB LCCOMB_X27_Y17_N6 2 " "Info: 9: + IC(0.255 ns) + CELL(0.393 ns) = 11.282 ns; Loc. = LCCOMB_X27_Y17_N6; Fanout = 2; COMB Node = 'sum\[0\]~150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 sum[0]~150 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.353 ns sum\[1\]~154 10 COMB LCCOMB_X27_Y17_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.353 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 2; COMB Node = 'sum\[1\]~154'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { sum[0]~150 sum[1]~154 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.424 ns sum\[2\]~156 11 COMB LCCOMB_X27_Y17_N10 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.424 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 1; COMB Node = 'sum\[2\]~156'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { sum[1]~154 sum[2]~156 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.834 ns sum\[3\]~157 12 COMB LCCOMB_X27_Y17_N12 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 11.834 ns; Loc. = LCCOMB_X27_Y17_N12; Fanout = 1; COMB Node = 'sum\[3\]~157'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sum[2]~156 sum[3]~157 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.918 ns sum\[3\] 13 REG LCFF_X27_Y17_N13 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 11.918 ns; Loc. = LCFF_X27_Y17_N13; Fanout = 3; REG Node = 'sum\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sum[3]~157 sum[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.158 ns ( 51.67 % ) " "Info: Total cell delay = 6.158 ns ( 51.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.760 ns ( 48.33 % ) " "Info: Total interconnect delay = 5.760 ns ( 48.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 sum[0]~150 sum[1]~154 sum[2]~156 sum[3]~157 sum[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 {} sum[0]~150 {} sum[1]~154 {} sum[2]~156 {} sum[3]~157 {} sum[3] {} } { 0.000ns 0.000ns 2.299ns 1.460ns 0.975ns 0.255ns 0.251ns 0.265ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.993ns 0.419ns 0.438ns 0.438ns 0.271ns 0.150ns 0.420ns 0.393ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.695 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2357 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2357; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns sum\[3\] 3 REG LCFF_X27_Y17_N13 3 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X27_Y17_N13; Fanout = 3; REG Node = 'sum\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLOCK_50~clkctrl sum[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl sum[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[3] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.756 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2357 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2357; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.661 ns) 2.756 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg 3 MEM M4K_X13_Y4 1 " "Info: 3: + IC(0.978 ns) + CELL(0.661 ns) = 2.756 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a59~porta_we_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { CLOCK_50~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 1823 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.23 % ) " "Info: Total cell delay = 1.660 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.096 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { CLOCK_50 CLOCK_50~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.978ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl sum[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[3] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { CLOCK_50 CLOCK_50~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.978ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 1823 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 sum[0]~150 sum[1]~154 sum[2]~156 sum[3]~157 sum[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6148 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6149 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6152 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|_~6153 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1631 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux4|result_node[0]~1642 {} sum[0]~150 {} sum[1]~154 {} sum[2]~156 {} sum[3]~157 {} sum[3] {} } { 0.000ns 0.000ns 2.299ns 1.460ns 0.975ns 0.255ns 0.251ns 0.265ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.993ns 0.419ns 0.438ns 0.438ns 0.271ns 0.150ns 0.420ns 0.393ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl sum[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[3] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { CLOCK_50 CLOCK_50~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a59~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.978ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|oVGA_V_SYNC register VGA_Controller:u1\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|oVGA_V_SYNC\" and destination register \"VGA_Controller:u1\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oVGA_V_SYNC 1 REG LCFF_X31_Y21_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N27; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u1\|oVGA_V_SYNC~182 2 COMB LCCOMB_X31_Y21_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_V_SYNC~182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X31_Y21_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y21_N27; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~182 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X31_Y21_N27 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y21_N27; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X31_Y21_N27 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y21_N27; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~182 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y_walker\[3\] KEY\[3\] CLOCK_50 6.966 ns register " "Info: tsu for register \"y_walker\[3\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 6.966 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.682 ns + Longest pin register " "Info: + Longest pin to register delay is 9.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.356 ns) + CELL(0.150 ns) 7.368 ns x_walker\[8\]~1518 2 COMB LCCOMB_X45_Y19_N14 2 " "Info: 2: + IC(6.356 ns) + CELL(0.150 ns) = 7.368 ns; Loc. = LCCOMB_X45_Y19_N14; Fanout = 2; COMB Node = 'x_walker\[8\]~1518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { KEY[3] x_walker[8]~1518 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 8.039 ns y_walker\[1\]~2319 3 COMB LCCOMB_X45_Y19_N12 9 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 8.039 ns; Loc. = LCCOMB_X45_Y19_N12; Fanout = 9; COMB Node = 'y_walker\[1\]~2319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { x_walker[8]~1518 y_walker[1]~2319 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.660 ns) 9.682 ns y_walker\[3\] 4 REG LCFF_X45_Y21_N17 7 " "Info: 4: + IC(0.983 ns) + CELL(0.660 ns) = 9.682 ns; Loc. = LCFF_X45_Y21_N17; Fanout = 7; REG Node = 'y_walker\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { y_walker[1]~2319 y_walker[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 21.61 % ) " "Info: Total cell delay = 2.092 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.590 ns ( 78.39 % ) " "Info: Total interconnect delay = 7.590 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.682 ns" { KEY[3] x_walker[8]~1518 y_walker[1]~2319 y_walker[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.682 ns" { KEY[3] {} KEY[3]~combout {} x_walker[8]~1518 {} y_walker[1]~2319 {} y_walker[3] {} } { 0.000ns 0.000ns 6.356ns 0.251ns 0.983ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2357 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2357; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns y_walker\[3\] 3 REG LCFF_X45_Y21_N17 7 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X45_Y21_N17; Fanout = 7; REG Node = 'y_walker\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl y_walker[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl y_walker[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} y_walker[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.682 ns" { KEY[3] x_walker[8]~1518 y_walker[1]~2319 y_walker[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.682 ns" { KEY[3] {} KEY[3]~combout {} x_walker[8]~1518 {} y_walker[1]~2319 {} y_walker[3] {} } { 0.000ns 0.000ns 6.356ns 0.251ns 0.983ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl y_walker[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} y_walker[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[0\] VGA_Controller:u1\|V_Cont\[3\] 9.950 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[0\]\" through register \"VGA_Controller:u1\|V_Cont\[3\]\" is 9.950 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 16 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.643 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 43 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns VGA_Controller:u1\|V_Cont\[3\] 3 REG LCFF_X31_Y21_N11 6 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y21_N11; Fanout = 6; REG Node = 'VGA_Controller:u1\|V_Cont\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[3] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[3] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.441 ns + Longest register pin " "Info: + Longest register to pin delay is 9.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|V_Cont\[3\] 1 REG LCFF_X31_Y21_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N11; Fanout = 6; REG Node = 'VGA_Controller:u1\|V_Cont\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|V_Cont[3] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns VGA_Controller:u1\|LessThan4~136 2 COMB LCCOMB_X32_Y21_N26 2 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan4~136'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { VGA_Controller:u1|V_Cont[3] VGA_Controller:u1|LessThan4~136 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 1.601 ns VGA_Controller:u1\|LessThan5~106 3 COMB LCCOMB_X32_Y21_N30 2 " "Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 1.601 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~106'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.491 ns VGA_Controller:u1\|oVGA_R\[0\]~264 4 COMB LCCOMB_X32_Y21_N0 2 " "Info: 4: + IC(0.452 ns) + CELL(0.438 ns) = 2.491 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 2; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~264'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.275 ns) 3.237 ns VGA_Controller:u1\|oVGA_R\[0\]~265 5 COMB LCCOMB_X31_Y21_N28 1 " "Info: 5: + IC(0.471 ns) + CELL(0.275 ns) = 3.237 ns; Loc. = LCCOMB_X31_Y21_N28; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~265'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.150 ns) 4.055 ns VGA_Controller:u1\|oVGA_R\[0\]~266 6 COMB LCCOMB_X28_Y21_N22 30 " "Info: 6: + IC(0.668 ns) + CELL(0.150 ns) = 4.055 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 30; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~266'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(2.798 ns) 9.441 ns VGA_R\[0\] 7 PIN PIN_C8 0 " "Info: 7: + IC(2.588 ns) + CELL(2.798 ns) = 9.441 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { VGA_Controller:u1|oVGA_R[0]~266 VGA_R[0] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.479 ns ( 47.44 % ) " "Info: Total cell delay = 4.479 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.962 ns ( 52.56 % ) " "Info: Total interconnect delay = 4.962 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { VGA_Controller:u1|V_Cont[3] VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 VGA_R[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { VGA_Controller:u1|V_Cont[3] {} VGA_Controller:u1|LessThan4~136 {} VGA_Controller:u1|LessThan5~106 {} VGA_Controller:u1|oVGA_R[0]~264 {} VGA_Controller:u1|oVGA_R[0]~265 {} VGA_Controller:u1|oVGA_R[0]~266 {} VGA_R[0] {} } { 0.000ns 0.527ns 0.256ns 0.452ns 0.471ns 0.668ns 2.588ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[3] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { VGA_Controller:u1|V_Cont[3] VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 VGA_R[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { VGA_Controller:u1|V_Cont[3] {} VGA_Controller:u1|LessThan4~136 {} VGA_Controller:u1|LessThan5~106 {} VGA_Controller:u1|oVGA_R[0]~264 {} VGA_Controller:u1|oVGA_R[0]~265 {} VGA_Controller:u1|oVGA_R[0]~266 {} VGA_R[0] {} } { 0.000ns 0.527ns 0.256ns 0.452ns 0.471ns 0.668ns 2.588ns } { 0.000ns 0.398ns 0.420ns 0.438ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "AUD_DACLRCK AUD_ADCLRCK 8.809 ns Longest " "Info: Longest tpd from source pin \"AUD_DACLRCK\" to destination pin \"AUD_ADCLRCK\" is 8.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUD_DACLRCK 1 PIN PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C6; Fanout = 1; PIN Node = 'AUD_DACLRCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLRCK~0 2 COMB IOC_X1_Y36_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X1_Y36_N2; Fanout = 1; COMB Node = 'AUD_DACLRCK~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { AUD_DACLRCK AUD_DACLRCK~0 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.141 ns) + CELL(2.808 ns) 8.809 ns AUD_ADCLRCK 3 PIN PIN_C5 0 " "Info: 3: + IC(5.141 ns) + CELL(2.808 ns) = 8.809 ns; Loc. = PIN_C5; Fanout = 0; PIN Node = 'AUD_ADCLRCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { AUD_DACLRCK~0 AUD_ADCLRCK } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.668 ns ( 41.64 % ) " "Info: Total cell delay = 3.668 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.141 ns ( 58.36 % ) " "Info: Total interconnect delay = 5.141 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.809 ns" { AUD_DACLRCK AUD_DACLRCK~0 AUD_ADCLRCK } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.809 ns" { AUD_DACLRCK {} AUD_DACLRCK~0 {} AUD_ADCLRCK {} } { 0.000ns 0.000ns 5.141ns } { 0.000ns 0.860ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "data_reg KEY\[3\] CLOCK_50 -3.701 ns register " "Info: th for register \"data_reg\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -3.701 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2357 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2357; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns data_reg 3 REG LCFF_X42_Y18_N9 77 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50~clkctrl data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} data_reg {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 318 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.650 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.554 ns) + CELL(0.150 ns) 6.566 ns data_reg~47 2 COMB LCCOMB_X42_Y18_N8 1 " "Info: 2: + IC(5.554 ns) + CELL(0.150 ns) = 6.566 ns; Loc. = LCCOMB_X42_Y18_N8; Fanout = 1; COMB Node = 'data_reg~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { KEY[3] data_reg~47 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.650 ns data_reg 3 REG LCFF_X42_Y18_N9 77 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.650 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_reg~47 data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 16.48 % ) " "Info: Total cell delay = 1.096 ns ( 16.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.554 ns ( 83.52 % ) " "Info: Total interconnect delay = 5.554 ns ( 83.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { KEY[3] data_reg~47 data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { KEY[3] {} KEY[3]~combout {} data_reg~47 {} data_reg {} } { 0.000ns 0.000ns 5.554ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} data_reg {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { KEY[3] data_reg~47 data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { KEY[3] {} KEY[3]~combout {} data_reg~47 {} data_reg {} } { 0.000ns 0.000ns 5.554ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 10:29:05 2009 " "Info: Processing ended: Thu Oct 29 10:29:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
