#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 18 14:20:56 2023
# Process ID: 27220
# Current directory: D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1
# Command line: vivado.exe -log nlms_hw_system_rst_ps7_0_50M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nlms_hw_system_rst_ps7_0_50M_0.tcl
# Log file: D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/nlms_hw_system_rst_ps7_0_50M_0.vds
# Journal file: D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1\vivado.jou
# Running On: DESKTOP-P6SHRJL, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17047 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/Vivado_2/Vivado/2022.2/scripts/Vivado_init.tcl'
source nlms_hw_system_rst_ps7_0_50M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 385.250 ; gain = 57.809
WARNING: [Board 49-151] The current board 'digilentinc.com::cora-z7-07s:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_projects/SDUP/projekt/nlms_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: nlms_hw_system_rst_ps7_0_50M_0
Command: synth_design -top nlms_hw_system_rst_ps7_0_50M_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15060
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.531 ; gain = 408.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nlms_hw_system_rst_ps7_0_50M_0' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/synth/nlms_hw_system_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/synth/nlms_hw_system_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Vivado_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Vivado_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Vivado_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'nlms_hw_system_rst_ps7_0_50M_0' (0#1) [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/synth/nlms_hw_system_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1304.414 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1304.414 ; gain = 506.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1304.414 ; gain = 506.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1304.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0_board.xdc] for cell 'U0'
Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.gen/sources_1/bd/nlms_hw_system/ip/nlms_hw_system_rst_ps7_0_50M_0/nlms_hw_system_rst_ps7_0_50M_0.xdc] for cell 'U0'
Parsing XDC File [D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1352.887 ; gain = 5.062
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1352.887 ; gain = 506.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1352.887 ; gain = 554.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 7c8e5a5d
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 1352.887 ; gain = 932.770
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/nlms_hw_system_rst_ps7_0_50M_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP nlms_hw_system_rst_ps7_0_50M_0, cache-ID = 2a27fd3e5cfd3935
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/nlms_hw_system_rst_ps7_0_50M_0_synth_1/nlms_hw_system_rst_ps7_0_50M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nlms_hw_system_rst_ps7_0_50M_0_utilization_synth.rpt -pb nlms_hw_system_rst_ps7_0_50M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:22:18 2023...
