<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/vega20_ih.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - vega20_ih.c<span style="font-size: 80%;"> (source / <a href="vega20_ih.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">245</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_ih.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;soc15.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;oss/osssys_4_2_0_offset.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;oss/osssys_4_2_0_sh_mask.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;vega20_ih.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #define MAX_REARM_RETRY 10</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #define mmIH_CHICKEN_ALDEBARAN                  0x18d</a>
<a name="39"><span class="lineNum">      39 </span>            : #define mmIH_CHICKEN_ALDEBARAN_BASE_IDX         0</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : static void vega20_ih_set_interrupt_funcs(struct amdgpu_device *adev);</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : /**</a>
<a name="44"><span class="lineNum">      44 </span>            :  * vega20_ih_init_register_offset - Initialize register offset for ih rings</a>
<a name="45"><span class="lineNum">      45 </span>            :  *</a>
<a name="46"><span class="lineNum">      46 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="47"><span class="lineNum">      47 </span>            :  *</a>
<a name="48"><span class="lineNum">      48 </span>            :  * Initialize register offset ih rings (VEGA20).</a>
<a name="49"><span class="lineNum">      49 </span>            :  */</a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 : static void vega20_ih_init_register_offset(struct amdgpu_device *adev)</span></a>
<a name="51"><span class="lineNum">      51 </span>            : {</a>
<a name="52"><span class="lineNum">      52 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         if (adev-&gt;irq.ih.ring_size) {</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 ih_regs = &amp;adev-&gt;irq.ih.ih_regs;</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE);</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE_HI);</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_cntl = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_CNTL);</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_wptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR);</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR);</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_doorbell_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_DOORBELL_RPTR);</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_wptr_addr_lo = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_LO);</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_wptr_addr_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_HI);</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;psp_reg_id = PSP_REG_IH_RB_CNTL;</span></a>
<a name="65"><span class="lineNum">      65 </span>            :         }</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         if (adev-&gt;irq.ih1.ring_size) {</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 ih_regs = &amp;adev-&gt;irq.ih1.ih_regs;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE_RING1);</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE_HI_RING1);</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_cntl = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_CNTL_RING1);</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_wptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_RING1);</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING1);</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_doorbell_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_DOORBELL_RPTR_RING1);</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;psp_reg_id = PSP_REG_IH_RB_CNTL_RING1;</span></a>
<a name="76"><span class="lineNum">      76 </span>            :         }</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (adev-&gt;irq.ih2.ring_size) {</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 ih_regs = &amp;adev-&gt;irq.ih2.ih_regs;</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE_RING2);</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_base_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_BASE_HI_RING2);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_cntl = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_CNTL_RING2);</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_wptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_RING2);</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING2);</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;ih_doorbell_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_DOORBELL_RPTR_RING2);</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 ih_regs-&gt;psp_reg_id = PSP_REG_IH_RB_CNTL_RING2;</span></a>
<a name="87"><span class="lineNum">      87 </span>            :         }</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : /**</a>
<a name="91"><span class="lineNum">      91 </span>            :  * vega20_ih_toggle_ring_interrupts - toggle the interrupt ring buffer</a>
<a name="92"><span class="lineNum">      92 </span>            :  *</a>
<a name="93"><span class="lineNum">      93 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="94"><span class="lineNum">      94 </span>            :  * @ih: amdgpu_ih_ring pointer</a>
<a name="95"><span class="lineNum">      95 </span>            :  * @enable: true - enable the interrupts, false - disable the interrupts</a>
<a name="96"><span class="lineNum">      96 </span>            :  *</a>
<a name="97"><span class="lineNum">      97 </span>            :  * Toggle the interrupt ring buffer (VEGA20)</a>
<a name="98"><span class="lineNum">      98 </span>            :  */</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 : static int vega20_ih_toggle_ring_interrupts(struct amdgpu_device *adev,</span></a>
<a name="100"><span class="lineNum">     100 </span>            :                                             struct amdgpu_ih_ring *ih,</a>
<a name="101"><span class="lineNum">     101 </span>            :                                             bool enable)</a>
<a name="102"><span class="lineNum">     102 </span>            : {</a>
<a name="103"><span class="lineNum">     103 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="104"><span class="lineNum">     104 </span>            :         uint32_t tmp;</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         ih_regs = &amp;ih-&gt;ih_regs;</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         tmp = RREG32(ih_regs-&gt;ih_rb_cntl);</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, RB_ENABLE, (enable ? 1 : 0));</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, RB_GPU_TS_ENABLE, 1);</span></a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            :         /* enable_intr field is only valid in ring0 */</a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih)</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0));</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 if (psp_reg_program(&amp;adev-&gt;psp, ih_regs-&gt;psp_reg_id, tmp)) {</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                         dev_err(adev-&gt;dev, &quot;PSP program IH_RB_CNTL failed!\n&quot;);</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                         return -ETIMEDOUT;</span></a>
<a name="119"><span class="lineNum">     119 </span>            :                 }</a>
<a name="120"><span class="lineNum">     120 </span>            :         } else {</a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_cntl, tmp);</span></a>
<a name="122"><span class="lineNum">     122 </span>            :         }</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 ih-&gt;enabled = true;</span></a>
<a name="126"><span class="lineNum">     126 </span>            :         } else {</a>
<a name="127"><span class="lineNum">     127 </span>            :                 /* set rptr, wptr to 0 */</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_rptr, 0);</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_wptr, 0);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 ih-&gt;enabled = false;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 ih-&gt;rptr = 0;</span></a>
<a name="132"><span class="lineNum">     132 </span>            :         }</a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            :         return 0;</a>
<a name="135"><span class="lineNum">     135 </span>            : }</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            : /**</a>
<a name="138"><span class="lineNum">     138 </span>            :  * vega20_ih_toggle_interrupts - Toggle all the available interrupt ring buffers</a>
<a name="139"><span class="lineNum">     139 </span>            :  *</a>
<a name="140"><span class="lineNum">     140 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="141"><span class="lineNum">     141 </span>            :  * @enable: enable or disable interrupt ring buffers</a>
<a name="142"><span class="lineNum">     142 </span>            :  *</a>
<a name="143"><span class="lineNum">     143 </span>            :  * Toggle all the available interrupt ring buffers (VEGA20).</a>
<a name="144"><span class="lineNum">     144 </span>            :  */</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 : static int vega20_ih_toggle_interrupts(struct amdgpu_device *adev, bool enable)</span></a>
<a name="146"><span class="lineNum">     146 </span>            : {</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         struct amdgpu_ih_ring *ih[] = {&amp;adev-&gt;irq.ih, &amp;adev-&gt;irq.ih1, &amp;adev-&gt;irq.ih2};</span></a>
<a name="148"><span class="lineNum">     148 </span>            :         int i;</a>
<a name="149"><span class="lineNum">     149 </span>            :         int r;</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(ih); i++) {</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 if (ih[i]-&gt;ring_size) {</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                         r = vega20_ih_toggle_ring_interrupts(adev, ih[i], enable);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="155"><span class="lineNum">     155 </span>            :                                 return r;</a>
<a name="156"><span class="lineNum">     156 </span>            :                 }</a>
<a name="157"><span class="lineNum">     157 </span>            :         }</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :         return 0;</a>
<a name="160"><span class="lineNum">     160 </span>            : }</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 : static uint32_t vega20_ih_rb_cntl(struct amdgpu_ih_ring *ih, uint32_t ih_rb_cntl)</span></a>
<a name="163"><span class="lineNum">     163 </span>            : {</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         int rb_bufsz = order_base_2(ih-&gt;ring_size / 4);</span></a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                                    MC_SPACE, ih-&gt;use_bus_addr ? 1 : 4);</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,</span></a>
<a name="169"><span class="lineNum">     169 </span>            :                                    WPTR_OVERFLOW_CLEAR, 1);</a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,</span></a>
<a name="171"><span class="lineNum">     171 </span>            :                                    WPTR_OVERFLOW_ENABLE, 1);</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, RB_SIZE, rb_bufsz);</span></a>
<a name="173"><span class="lineNum">     173 </span>            :         /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register</a>
<a name="174"><span class="lineNum">     174 </span>            :          * value is written to memory</a>
<a name="175"><span class="lineNum">     175 </span>            :          */</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                                    WPTR_WRITEBACK_ENABLE, 1);</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, MC_SNOOP, 1);</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, MC_RO, 0);</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, MC_VMID, 0);</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         return ih_rb_cntl;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : }</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : static uint32_t vega20_ih_doorbell_rptr(struct amdgpu_ih_ring *ih)</a>
<a name="186"><span class="lineNum">     186 </span>            : {</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         u32 ih_doorbell_rtpr = 0;</span></a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         if (ih-&gt;use_doorbell) {</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr,</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                                                  IH_DOORBELL_RPTR, OFFSET,</a>
<a name="192"><span class="lineNum">     192 </span>            :                                                  ih-&gt;doorbell_index);</a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr,</span></a>
<a name="194"><span class="lineNum">     194 </span>            :                                                  IH_DOORBELL_RPTR,</a>
<a name="195"><span class="lineNum">     195 </span>            :                                                  ENABLE, 1);</a>
<a name="196"><span class="lineNum">     196 </span>            :         } else {</a>
<a name="197"><span class="lineNum">     197 </span>            :                 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr,</a>
<a name="198"><span class="lineNum">     198 </span>            :                                                  IH_DOORBELL_RPTR,</a>
<a name="199"><span class="lineNum">     199 </span>            :                                                  ENABLE, 0);</a>
<a name="200"><span class="lineNum">     200 </span>            :         }</a>
<a name="201"><span class="lineNum">     201 </span>            :         return ih_doorbell_rtpr;</a>
<a name="202"><span class="lineNum">     202 </span>            : }</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            : /**</a>
<a name="205"><span class="lineNum">     205 </span>            :  * vega20_ih_enable_ring - enable an ih ring buffer</a>
<a name="206"><span class="lineNum">     206 </span>            :  *</a>
<a name="207"><span class="lineNum">     207 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="208"><span class="lineNum">     208 </span>            :  * @ih: amdgpu_ih_ring pointer</a>
<a name="209"><span class="lineNum">     209 </span>            :  *</a>
<a name="210"><span class="lineNum">     210 </span>            :  * Enable an ih ring buffer (VEGA20)</a>
<a name="211"><span class="lineNum">     211 </span>            :  */</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 : static int vega20_ih_enable_ring(struct amdgpu_device *adev,</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                                  struct amdgpu_ih_ring *ih)</a>
<a name="214"><span class="lineNum">     214 </span>            : {</a>
<a name="215"><span class="lineNum">     215 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="216"><span class="lineNum">     216 </span>            :         uint32_t tmp;</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         ih_regs = &amp;ih-&gt;ih_regs;</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :         /* Ring Buffer base. [39:8] of 40-bit address of the beginning of the ring buffer*/</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         WREG32(ih_regs-&gt;ih_rb_base, ih-&gt;gpu_addr &gt;&gt; 8);</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         WREG32(ih_regs-&gt;ih_rb_base_hi, (ih-&gt;gpu_addr &gt;&gt; 40) &amp; 0xff);</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         tmp = RREG32(ih_regs-&gt;ih_rb_cntl);</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         tmp = vega20_ih_rb_cntl(ih, tmp);</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih)</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, RPTR_REARM, !!adev-&gt;irq.msi_enabled);</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih1)</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, RB_FULL_DRAIN_ENABLE, 1);</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 if (psp_reg_program(&amp;adev-&gt;psp, ih_regs-&gt;psp_reg_id, tmp)) {</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                         dev_err(adev-&gt;dev, &quot;PSP program IH_RB_CNTL failed!\n&quot;);</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                         return -ETIMEDOUT;</span></a>
<a name="234"><span class="lineNum">     234 </span>            :                 }</a>
<a name="235"><span class="lineNum">     235 </span>            :         } else {</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_cntl, tmp);</span></a>
<a name="237"><span class="lineNum">     237 </span>            :         }</a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih) {</span></a>
<a name="240"><span class="lineNum">     240 </span>            :                 /* set the ih ring 0 writeback address whether it's enabled or not */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_wptr_addr_lo, lower_32_bits(ih-&gt;wptr_addr));</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_wptr_addr_hi, upper_32_bits(ih-&gt;wptr_addr) &amp; 0xFFFF);</span></a>
<a name="243"><span class="lineNum">     243 </span>            :         }</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :         /* set rptr, wptr to 0 */</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         WREG32(ih_regs-&gt;ih_rb_wptr, 0);</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         WREG32(ih_regs-&gt;ih_rb_rptr, 0);</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         WREG32(ih_regs-&gt;ih_doorbell_rptr, vega20_ih_doorbell_rptr(ih));</span></a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="252"><span class="lineNum">     252 </span>            : }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : /**</a>
<a name="255"><span class="lineNum">     255 </span>            :  * vega20_ih_reroute_ih - reroute VMC/UTCL2 ih to an ih ring</a>
<a name="256"><span class="lineNum">     256 </span>            :  *</a>
<a name="257"><span class="lineNum">     257 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="258"><span class="lineNum">     258 </span>            :  *</a>
<a name="259"><span class="lineNum">     259 </span>            :  * Reroute VMC and UMC interrupts on primary ih ring to</a>
<a name="260"><span class="lineNum">     260 </span>            :  * ih ring 1 so they won't lose when bunches of page faults</a>
<a name="261"><span class="lineNum">     261 </span>            :  * interrupts overwhelms the interrupt handler(VEGA20)</a>
<a name="262"><span class="lineNum">     262 </span>            :  */</a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 : static void vega20_ih_reroute_ih(struct amdgpu_device *adev)</span></a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span>            :         uint32_t tmp;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :         /* vega20 ih reroute will go through psp this</a>
<a name="268"><span class="lineNum">     268 </span>            :          * function is used for newer asics starting arcturus</a>
<a name="269"><span class="lineNum">     269 </span>            :          */</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type &gt;= CHIP_ARCTURUS) {</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                 /* Reroute to IH ring 1 for VMC */</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_INDEX, 0x12);</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_DATA);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, CLIENT_TYPE, 1);</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_DATA, tmp);</span></a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            :                 /* Reroute IH ring 1 for UTCL2 */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_INDEX, 0x1B);</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_DATA);</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CLIENT_CFG_DATA, tmp);</span></a>
<a name="283"><span class="lineNum">     283 </span>            :         }</a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 : }</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            : /**</a>
<a name="287"><span class="lineNum">     287 </span>            :  * vega20_ih_irq_init - init and enable the interrupt ring</a>
<a name="288"><span class="lineNum">     288 </span>            :  *</a>
<a name="289"><span class="lineNum">     289 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="290"><span class="lineNum">     290 </span>            :  *</a>
<a name="291"><span class="lineNum">     291 </span>            :  * Allocate a ring buffer for the interrupt controller,</a>
<a name="292"><span class="lineNum">     292 </span>            :  * enable the RLC, disable interrupts, enable the IH</a>
<a name="293"><span class="lineNum">     293 </span>            :  * ring buffer and enable it (VI).</a>
<a name="294"><span class="lineNum">     294 </span>            :  * Called at device load and reume.</a>
<a name="295"><span class="lineNum">     295 </span>            :  * Returns 0 for success, errors for failure.</a>
<a name="296"><span class="lineNum">     296 </span>            :  */</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 : static int vega20_ih_irq_init(struct amdgpu_device *adev)</span></a>
<a name="298"><span class="lineNum">     298 </span>            : {</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         struct amdgpu_ih_ring *ih[] = {&amp;adev-&gt;irq.ih, &amp;adev-&gt;irq.ih1, &amp;adev-&gt;irq.ih2};</span></a>
<a name="300"><span class="lineNum">     300 </span>            :         u32 ih_chicken;</a>
<a name="301"><span class="lineNum">     301 </span>            :         int ret;</a>
<a name="302"><span class="lineNum">     302 </span>            :         int i;</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :         /* disable irqs */</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         ret = vega20_ih_toggle_interrupts(adev, false);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                 return ret;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.funcs-&gt;ih_control(adev);</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ARCTURUS &amp;&amp;</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :             adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_DIRECT) {</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 ih_chicken = RREG32_SOC15(OSSSYS, 0, mmIH_CHICKEN);</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 if (adev-&gt;irq.ih.use_bus_addr) {</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :                         ih_chicken = REG_SET_FIELD(ih_chicken, IH_CHICKEN,</span></a>
<a name="316"><span class="lineNum">     316 </span>            :                                                    MC_SPACE_GPA_ENABLE, 1);</a>
<a name="317"><span class="lineNum">     317 </span>            :                 }</a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CHICKEN, ih_chicken);</span></a>
<a name="319"><span class="lineNum">     319 </span>            :         }</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :         /* psp firmware won't program IH_CHICKEN for aldebaran</a>
<a name="322"><span class="lineNum">     322 </span>            :          * driver needs to program it properly according to</a>
<a name="323"><span class="lineNum">     323 </span>            :          * MC_SPACE type in IH_RB_CNTL */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN) {</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 ih_chicken = RREG32_SOC15(OSSSYS, 0, mmIH_CHICKEN_ALDEBARAN);</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 if (adev-&gt;irq.ih.use_bus_addr) {</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         ih_chicken = REG_SET_FIELD(ih_chicken, IH_CHICKEN,</span></a>
<a name="328"><span class="lineNum">     328 </span>            :                                                    MC_SPACE_GPA_ENABLE, 1);</a>
<a name="329"><span class="lineNum">     329 </span>            :                 }</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(OSSSYS, 0, mmIH_CHICKEN_ALDEBARAN, ih_chicken);</span></a>
<a name="331"><span class="lineNum">     331 </span>            :         }</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(ih); i++) {</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 if (ih[i]-&gt;ring_size) {</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :                         if (i == 1)</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                                 vega20_ih_reroute_ih(adev);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                         ret = vega20_ih_enable_ring(adev, ih[i]);</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :                         if (ret)</span></a>
<a name="339"><span class="lineNum">     339 </span>            :                                 return ret;</a>
<a name="340"><span class="lineNum">     340 </span>            :                 }</a>
<a name="341"><span class="lineNum">     341 </span>            :         }</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         pci_set_master(adev-&gt;pdev);</span></a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            :         /* enable interrupts */</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         ret = vega20_ih_toggle_interrupts(adev, true);</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="348"><span class="lineNum">     348 </span>            :                 return ret;</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (adev-&gt;irq.ih_soft.ring_size)</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 adev-&gt;irq.ih_soft.enabled = true;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :         return 0;</a>
<a name="354"><span class="lineNum">     354 </span>            : }</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : /**</a>
<a name="357"><span class="lineNum">     357 </span>            :  * vega20_ih_irq_disable - disable interrupts</a>
<a name="358"><span class="lineNum">     358 </span>            :  *</a>
<a name="359"><span class="lineNum">     359 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="360"><span class="lineNum">     360 </span>            :  *</a>
<a name="361"><span class="lineNum">     361 </span>            :  * Disable interrupts on the hw (VEGA20).</a>
<a name="362"><span class="lineNum">     362 </span>            :  */</a>
<a name="363"><span class="lineNum">     363 </span>            : static void vega20_ih_irq_disable(struct amdgpu_device *adev)</a>
<a name="364"><span class="lineNum">     364 </span>            : {</a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         vega20_ih_toggle_interrupts(adev, false);</span></a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :         /* Wait and acknowledge irq */</a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         mdelay(1);</span></a>
<a name="369"><span class="lineNum">     369 </span>            : }</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            : /**</a>
<a name="372"><span class="lineNum">     372 </span>            :  * vega20_ih_get_wptr - get the IH ring buffer wptr</a>
<a name="373"><span class="lineNum">     373 </span>            :  *</a>
<a name="374"><span class="lineNum">     374 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="375"><span class="lineNum">     375 </span>            :  * @ih: amdgpu_ih_ring pointer</a>
<a name="376"><span class="lineNum">     376 </span>            :  *</a>
<a name="377"><span class="lineNum">     377 </span>            :  * Get the IH ring buffer wptr from either the register</a>
<a name="378"><span class="lineNum">     378 </span>            :  * or the writeback memory buffer (VEGA20).  Also check for</a>
<a name="379"><span class="lineNum">     379 </span>            :  * ring buffer overflow and deal with it.</a>
<a name="380"><span class="lineNum">     380 </span>            :  * Returns the value of the wptr.</a>
<a name="381"><span class="lineNum">     381 </span>            :  */</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 : static u32 vega20_ih_get_wptr(struct amdgpu_device *adev,</span></a>
<a name="383"><span class="lineNum">     383 </span>            :                               struct amdgpu_ih_ring *ih)</a>
<a name="384"><span class="lineNum">     384 </span>            : {</a>
<a name="385"><span class="lineNum">     385 </span>            :         u32 wptr, tmp;</a>
<a name="386"><span class="lineNum">     386 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih || ih == &amp;adev-&gt;irq.ih_soft) {</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                 /* Only ring0 supports writeback. On other rings fall back</a>
<a name="390"><span class="lineNum">     390 </span>            :                  * to register-based code with overflow checking below.</a>
<a name="391"><span class="lineNum">     391 </span>            :                  * ih_soft ring doesn't have any backing hardware registers,</a>
<a name="392"><span class="lineNum">     392 </span>            :                  * update wptr and return.</a>
<a name="393"><span class="lineNum">     393 </span>            :                  */</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 wptr = le32_to_cpu(*ih-&gt;wptr_cpu);</span></a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW))</span></a>
<a name="397"><span class="lineNum">     397 </span>            :                         goto out;</a>
<a name="398"><span class="lineNum">     398 </span>            :         }</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         ih_regs = &amp;ih-&gt;ih_regs;</span></a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :         /* Double check that the overflow wasn't already cleared. */</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         wptr = RREG32_NO_KIQ(ih_regs-&gt;ih_rb_wptr);</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW))</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                 goto out;</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0);</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :         /* When a ring buffer overflow happen start parsing interrupt</a>
<a name="410"><span class="lineNum">     410 </span>            :          * from the last not overwritten vector (wptr + 32). Hopefully</a>
<a name="411"><span class="lineNum">     411 </span>            :          * this should allow us to catchup.</a>
<a name="412"><span class="lineNum">     412 </span>            :          */</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         tmp = (wptr + 32) &amp; ih-&gt;ptr_mask;</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         dev_warn(adev-&gt;dev, &quot;IH ring buffer overflow &quot;</span></a>
<a name="415"><span class="lineNum">     415 </span>            :                  &quot;(0x%08X, 0x%08X, 0x%08X)\n&quot;,</a>
<a name="416"><span class="lineNum">     416 </span>            :                  wptr, ih-&gt;rptr, tmp);</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         ih-&gt;rptr = tmp;</span></a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         tmp = RREG32_NO_KIQ(ih_regs-&gt;ih_rb_cntl);</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, WPTR_OVERFLOW_CLEAR, 1);</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         WREG32_NO_KIQ(ih_regs-&gt;ih_rb_cntl, tmp);</span></a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : out:</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :         return (wptr &amp; ih-&gt;ptr_mask);</span></a>
<a name="425"><span class="lineNum">     425 </span>            : }</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            : /**</a>
<a name="428"><span class="lineNum">     428 </span>            :  * vega20_ih_irq_rearm - rearm IRQ if lost</a>
<a name="429"><span class="lineNum">     429 </span>            :  *</a>
<a name="430"><span class="lineNum">     430 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="431"><span class="lineNum">     431 </span>            :  * @ih: amdgpu_ih_ring pointer</a>
<a name="432"><span class="lineNum">     432 </span>            :  *</a>
<a name="433"><span class="lineNum">     433 </span>            :  */</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 : static void vega20_ih_irq_rearm(struct amdgpu_device *adev,</span></a>
<a name="435"><span class="lineNum">     435 </span>            :                                struct amdgpu_ih_ring *ih)</a>
<a name="436"><span class="lineNum">     436 </span>            : {</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         uint32_t v = 0;</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         uint32_t i = 0;</span></a>
<a name="439"><span class="lineNum">     439 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         ih_regs = &amp;ih-&gt;ih_regs;</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         /* Rearm IRQ / re-wwrite doorbell if doorbell write is lost */</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_REARM_RETRY; i++) {</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 v = RREG32_NO_KIQ(ih_regs-&gt;ih_rb_rptr);</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 if ((v &lt; ih-&gt;ring_size) &amp;&amp; (v != ih-&gt;rptr))</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                         WDOORBELL32(ih-&gt;doorbell_index, ih-&gt;rptr);</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                 else</a>
<a name="449"><span class="lineNum">     449 </span>            :                         break;</a>
<a name="450"><span class="lineNum">     450 </span>            :         }</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 : }</span></a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            : /**</a>
<a name="454"><span class="lineNum">     454 </span>            :  * vega20_ih_set_rptr - set the IH ring buffer rptr</a>
<a name="455"><span class="lineNum">     455 </span>            :  *</a>
<a name="456"><span class="lineNum">     456 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="457"><span class="lineNum">     457 </span>            :  * @ih: amdgpu_ih_ring pointer</a>
<a name="458"><span class="lineNum">     458 </span>            :  *</a>
<a name="459"><span class="lineNum">     459 </span>            :  * Set the IH ring buffer rptr.</a>
<a name="460"><span class="lineNum">     460 </span>            :  */</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 : static void vega20_ih_set_rptr(struct amdgpu_device *adev,</span></a>
<a name="462"><span class="lineNum">     462 </span>            :                                struct amdgpu_ih_ring *ih)</a>
<a name="463"><span class="lineNum">     463 </span>            : {</a>
<a name="464"><span class="lineNum">     464 </span>            :         struct amdgpu_ih_regs *ih_regs;</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         if (ih == &amp;adev-&gt;irq.ih_soft)</span></a>
<a name="467"><span class="lineNum">     467 </span>            :                 return;</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         if (ih-&gt;use_doorbell) {</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 *ih-&gt;rptr_cpu = ih-&gt;rptr;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 WDOORBELL32(ih-&gt;doorbell_index, ih-&gt;rptr);</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 if (amdgpu_sriov_vf(adev))</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :                         vega20_ih_irq_rearm(adev, ih);</span></a>
<a name="476"><span class="lineNum">     476 </span>            :         } else {</a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 ih_regs = &amp;ih-&gt;ih_regs;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 WREG32(ih_regs-&gt;ih_rb_rptr, ih-&gt;rptr);</span></a>
<a name="479"><span class="lineNum">     479 </span>            :         }</a>
<a name="480"><span class="lineNum">     480 </span>            : }</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : /**</a>
<a name="483"><span class="lineNum">     483 </span>            :  * vega20_ih_self_irq - dispatch work for ring 1 and 2</a>
<a name="484"><span class="lineNum">     484 </span>            :  *</a>
<a name="485"><span class="lineNum">     485 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="486"><span class="lineNum">     486 </span>            :  * @source: irq source</a>
<a name="487"><span class="lineNum">     487 </span>            :  * @entry: IV with WPTR update</a>
<a name="488"><span class="lineNum">     488 </span>            :  *</a>
<a name="489"><span class="lineNum">     489 </span>            :  * Update the WPTR from the IV and schedule work to handle the entries.</a>
<a name="490"><span class="lineNum">     490 </span>            :  */</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 : static int vega20_ih_self_irq(struct amdgpu_device *adev,</span></a>
<a name="492"><span class="lineNum">     492 </span>            :                               struct amdgpu_irq_src *source,</a>
<a name="493"><span class="lineNum">     493 </span>            :                               struct amdgpu_iv_entry *entry)</a>
<a name="494"><span class="lineNum">     494 </span>            : {</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         switch (entry-&gt;ring_id) {</span></a>
<a name="496"><span class="lineNum">     496 </span>            :         case 1:</a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;adev-&gt;irq.ih1_work);</span></a>
<a name="498"><span class="lineNum">     498 </span>            :                 break;</a>
<a name="499"><span class="lineNum">     499 </span>            :         case 2:</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;adev-&gt;irq.ih2_work);</span></a>
<a name="501"><span class="lineNum">     501 </span>            :                 break;</a>
<a name="502"><span class="lineNum">     502 </span>            :         default: break;</a>
<a name="503"><span class="lineNum">     503 </span>            :         }</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="505"><span class="lineNum">     505 </span>            : }</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            : static const struct amdgpu_irq_src_funcs vega20_ih_self_irq_funcs = {</a>
<a name="508"><span class="lineNum">     508 </span>            :         .process = vega20_ih_self_irq,</a>
<a name="509"><span class="lineNum">     509 </span>            : };</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            : static void vega20_ih_set_self_irq_funcs(struct amdgpu_device *adev)</a>
<a name="512"><span class="lineNum">     512 </span>            : {</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         adev-&gt;irq.self_irq.num_types = 0;</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :         adev-&gt;irq.self_irq.funcs = &amp;vega20_ih_self_irq_funcs;</span></a>
<a name="515"><span class="lineNum">     515 </span>            : }</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 : static int vega20_ih_early_init(void *handle)</span></a>
<a name="518"><span class="lineNum">     518 </span>            : {</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         vega20_ih_set_interrupt_funcs(adev);</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         vega20_ih_set_self_irq_funcs(adev);</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="524"><span class="lineNum">     524 </span>            : }</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 : static int vega20_ih_sw_init(void *handle)</span></a>
<a name="527"><span class="lineNum">     527 </span>            : {</a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="529"><span class="lineNum">     529 </span>            :         int r;</a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_IH, 0,</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                               &amp;adev-&gt;irq.self_irq);</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="534"><span class="lineNum">     534 </span>            :                 return r;</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         r = amdgpu_ih_ring_init(adev, &amp;adev-&gt;irq.ih, 256 * 1024, true);</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="538"><span class="lineNum">     538 </span>            :                 return r;</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih.use_doorbell = true;</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih.doorbell_index = adev-&gt;doorbell_index.ih &lt;&lt; 1;</span></a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :         r = amdgpu_ih_ring_init(adev, &amp;adev-&gt;irq.ih1, PAGE_SIZE, true);</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                 return r;</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih1.use_doorbell = true;</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih1.doorbell_index = (adev-&gt;doorbell_index.ih + 1) &lt;&lt; 1;</span></a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :         r = amdgpu_ih_ring_init(adev, &amp;adev-&gt;irq.ih2, PAGE_SIZE, true);</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="552"><span class="lineNum">     552 </span>            :                 return r;</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih2.use_doorbell = true;</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih2.doorbell_index = (adev-&gt;doorbell_index.ih + 2) &lt;&lt; 1;</span></a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :         /* initialize ih control registers offset */</a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         vega20_ih_init_register_offset(adev);</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         r = amdgpu_ih_ring_init(adev, &amp;adev-&gt;irq.ih_soft, PAGE_SIZE, true);</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                 return r;</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_init(adev);</span></a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="567"><span class="lineNum">     567 </span>            : }</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 : static int vega20_ih_sw_fini(void *handle)</span></a>
<a name="570"><span class="lineNum">     570 </span>            : {</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         amdgpu_irq_fini_sw(adev);</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="576"><span class="lineNum">     576 </span>            : }</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : static int vega20_ih_hw_init(void *handle)</span></a>
<a name="579"><span class="lineNum">     579 </span>            : {</a>
<a name="580"><span class="lineNum">     580 </span>            :         int r;</a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         r = vega20_ih_irq_init(adev);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="585"><span class="lineNum">     585 </span>            :                 return r;</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="588"><span class="lineNum">     588 </span>            : }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 : static int vega20_ih_hw_fini(void *handle)</span></a>
<a name="591"><span class="lineNum">     591 </span>            : {</a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         vega20_ih_irq_disable(adev);</span></a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="597"><span class="lineNum">     597 </span>            : }</a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 : static int vega20_ih_suspend(void *handle)</span></a>
<a name="600"><span class="lineNum">     600 </span>            : {</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         return vega20_ih_hw_fini(adev);</span></a>
<a name="604"><span class="lineNum">     604 </span>            : }</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 : static int vega20_ih_resume(void *handle)</span></a>
<a name="607"><span class="lineNum">     607 </span>            : {</a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         return vega20_ih_hw_init(adev);</span></a>
<a name="611"><span class="lineNum">     611 </span>            : }</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 : static bool vega20_ih_is_idle(void *handle)</span></a>
<a name="614"><span class="lineNum">     614 </span>            : {</a>
<a name="615"><span class="lineNum">     615 </span>            :         /* todo */</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="617"><span class="lineNum">     617 </span>            : }</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 : static int vega20_ih_wait_for_idle(void *handle)</span></a>
<a name="620"><span class="lineNum">     620 </span>            : {</a>
<a name="621"><span class="lineNum">     621 </span>            :         /* todo */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         return -ETIMEDOUT;</span></a>
<a name="623"><span class="lineNum">     623 </span>            : }</a>
<a name="624"><span class="lineNum">     624 </span>            : </a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 : static int vega20_ih_soft_reset(void *handle)</span></a>
<a name="626"><span class="lineNum">     626 </span>            : {</a>
<a name="627"><span class="lineNum">     627 </span>            :         /* todo */</a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="630"><span class="lineNum">     630 </span>            : }</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 : static void vega20_ih_update_clockgating_state(struct amdgpu_device *adev,</span></a>
<a name="633"><span class="lineNum">     633 </span>            :                                                bool enable)</a>
<a name="634"><span class="lineNum">     634 </span>            : {</a>
<a name="635"><span class="lineNum">     635 </span>            :         uint32_t data, def, field_val;</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_IH_CG) {</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(OSSSYS, 0, mmIH_CLK_CTRL);</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 field_val = enable ? 0 : 1;</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="641"><span class="lineNum">     641 </span>            :                                      IH_RETRY_INT_CAM_MEM_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="643"><span class="lineNum">     643 </span>            :                                      IH_BUFFER_MEM_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                                      DBUS_MUX_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="647"><span class="lineNum">     647 </span>            :                                      OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                                      LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="651"><span class="lineNum">     651 </span>            :                                      DYN_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, IH_CLK_CTRL,</span></a>
<a name="653"><span class="lineNum">     653 </span>            :                                      REG_CLK_SOFT_OVERRIDE, field_val);</a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(OSSSYS, 0, mmIH_CLK_CTRL, data);</span></a>
<a name="656"><span class="lineNum">     656 </span>            :         }</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 : }</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 : static int vega20_ih_set_clockgating_state(void *handle,</span></a>
<a name="660"><span class="lineNum">     660 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="661"><span class="lineNum">     661 </span>            : {</a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="663"><span class="lineNum">     663 </span>            : </a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :         vega20_ih_update_clockgating_state(adev,</span></a>
<a name="665"><span class="lineNum">     665 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            : }</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 : static int vega20_ih_set_powergating_state(void *handle,</span></a>
<a name="671"><span class="lineNum">     671 </span>            :                                           enum amd_powergating_state state)</a>
<a name="672"><span class="lineNum">     672 </span>            : {</a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="674"><span class="lineNum">     674 </span>            : }</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            : const struct amd_ip_funcs vega20_ih_ip_funcs = {</a>
<a name="677"><span class="lineNum">     677 </span>            :         .name = &quot;vega20_ih&quot;,</a>
<a name="678"><span class="lineNum">     678 </span>            :         .early_init = vega20_ih_early_init,</a>
<a name="679"><span class="lineNum">     679 </span>            :         .late_init = NULL,</a>
<a name="680"><span class="lineNum">     680 </span>            :         .sw_init = vega20_ih_sw_init,</a>
<a name="681"><span class="lineNum">     681 </span>            :         .sw_fini = vega20_ih_sw_fini,</a>
<a name="682"><span class="lineNum">     682 </span>            :         .hw_init = vega20_ih_hw_init,</a>
<a name="683"><span class="lineNum">     683 </span>            :         .hw_fini = vega20_ih_hw_fini,</a>
<a name="684"><span class="lineNum">     684 </span>            :         .suspend = vega20_ih_suspend,</a>
<a name="685"><span class="lineNum">     685 </span>            :         .resume = vega20_ih_resume,</a>
<a name="686"><span class="lineNum">     686 </span>            :         .is_idle = vega20_ih_is_idle,</a>
<a name="687"><span class="lineNum">     687 </span>            :         .wait_for_idle = vega20_ih_wait_for_idle,</a>
<a name="688"><span class="lineNum">     688 </span>            :         .soft_reset = vega20_ih_soft_reset,</a>
<a name="689"><span class="lineNum">     689 </span>            :         .set_clockgating_state = vega20_ih_set_clockgating_state,</a>
<a name="690"><span class="lineNum">     690 </span>            :         .set_powergating_state = vega20_ih_set_powergating_state,</a>
<a name="691"><span class="lineNum">     691 </span>            : };</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            : static const struct amdgpu_ih_funcs vega20_ih_funcs = {</a>
<a name="694"><span class="lineNum">     694 </span>            :         .get_wptr = vega20_ih_get_wptr,</a>
<a name="695"><span class="lineNum">     695 </span>            :         .decode_iv = amdgpu_ih_decode_iv_helper,</a>
<a name="696"><span class="lineNum">     696 </span>            :         .decode_iv_ts = amdgpu_ih_decode_iv_ts_helper,</a>
<a name="697"><span class="lineNum">     697 </span>            :         .set_rptr = vega20_ih_set_rptr</a>
<a name="698"><span class="lineNum">     698 </span>            : };</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : static void vega20_ih_set_interrupt_funcs(struct amdgpu_device *adev)</a>
<a name="701"><span class="lineNum">     701 </span>            : {</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         adev-&gt;irq.ih_funcs = &amp;vega20_ih_funcs;</span></a>
<a name="703"><span class="lineNum">     703 </span>            : }</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : const struct amdgpu_ip_block_version vega20_ih_ip_block =</a>
<a name="706"><span class="lineNum">     706 </span>            : {</a>
<a name="707"><span class="lineNum">     707 </span>            :         .type = AMD_IP_BLOCK_TYPE_IH,</a>
<a name="708"><span class="lineNum">     708 </span>            :         .major = 4,</a>
<a name="709"><span class="lineNum">     709 </span>            :         .minor = 2,</a>
<a name="710"><span class="lineNum">     710 </span>            :         .rev = 0,</a>
<a name="711"><span class="lineNum">     711 </span>            :         .funcs = &amp;vega20_ih_ip_funcs,</a>
<a name="712"><span class="lineNum">     712 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
