{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 08:51:03 2018 " "Info: Processing started: Tue Jan 09 08:51:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SW_Count_Coder -c SW_Count_Coder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SW_Count_Coder -c SW_Count_Coder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Base_SW_Rad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Base_SW_Rad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_SW_Rad-Main_ARCH_Base_SW_Rad " "Info: Found design unit 1: Base_SW_Rad-Main_ARCH_Base_SW_Rad" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Base_SW_Rad " "Info: Found entity 1: Base_SW_Rad" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SW_Count_Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW_Count_Decoder-Main_ARCH_SW_Count_Decoder " "Info: Found design unit 1: SW_Count_Decoder-Main_ARCH_SW_Count_Decoder" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SW_Count_Decoder " "Info: Found entity 1: SW_Count_Decoder" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ERROR_BUFFER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ERROR_BUFFER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_buffer-Error_buffer_arch " "Info: Found design unit 1: Error_buffer-Error_buffer_arch" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Error_buffer " "Info: Found entity 1: Error_buffer" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_word.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_word-Form_word_arch " "Info: Found design unit 1: Form_word-Form_word_arch" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_word " "Info: Found entity 1: Form_word" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_buffer-Form_buffer_arch " "Info: Found design unit 1: Form_buffer-Form_buffer_arch" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_buffer " "Info: Found entity 1: Form_buffer" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Base_step_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Base_step_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Step_count-Step_count_arch " "Info: Found design unit 1: Step_count-Step_count_arch" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Step_count " "Info: Found entity 1: Step_count" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Div_F2M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Div_F2M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_F2M-div_f2m_arch " "Info: Found design unit 1: DIV_F2M-div_f2m_arch" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_F2M " "Info: Found entity 1: DIV_F2M" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SW_Count_Coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW_Count_Coder-Main_ARCH_COUNT_CODER " "Info: Found design unit 1: SW_Count_Coder-Main_ARCH_COUNT_CODER" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SW_Count_Coder " "Info: Found entity 1: SW_Count_Coder" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "Decoder_Reader work SW_Count_Decoder.vhd(30) " "Error (10481): VHDL Use Clause error at SW_Count_Decoder.vhd(30): design library \"work\" does not contain primary unit \"Decoder_Reader\"" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 30 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Error: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 09 08:51:05 2018 " "Error: Processing ended: Tue Jan 09 08:51:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
