@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N: CG364 :"C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\hdl\top.v":21:7:21:9|Synthesizing module top in library work.
@N: CL159 :"C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\hdl\top.v":21:11:21:18|Input cloooock is unused.
@N|Running in 64-bit mode

