<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: cn3xxx_regs.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>cn3xxx_regs.h</h1><a href="cn3xxx__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 
<a name="l00004"></a>00004 <span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">/*! \file   cn38xx_regs.h</span>
<a name="l00006"></a>00006 <span class="comment">    \brief  Host Driver: Octeon register addresses/offsets for CN38XX/CN58XX.</span>
<a name="l00007"></a>00007 <span class="comment">*/</span>
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __CN38XX_REGS_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __CN38XX_REGS_H__</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="comment">/*</span>
<a name="l00014"></a>00014 <span class="comment">  ##############  PCI Config Registers ###############</span>
<a name="l00015"></a>00015 <span class="comment">*/</span>
<a name="l00016"></a>00016 <span class="preprocessor">#define    PCI_CFG_COMMAND_STATUS        0x04</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CFG_CACHE_LINE            0x0C</span>
<a name="l00018"></a>00018 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CFG_TGT_IMPL              0x40</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CFG_19                    0x4C</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CFG_MASTER_ARB_CTL        0x58</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CFG_CAPABILITIES          0xE0</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">/*</span>
<a name="l00028"></a>00028 <span class="comment">  ##############  BAR0 Registers ################</span>
<a name="l00029"></a>00029 <span class="comment">*/</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define    PCI_BAR1_INDEX_START          0x100</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_BAR1_OFFSET               0x4</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/*------------------ REQUEST QUEUE ---------------*/</span>
<a name="l00034"></a>00034 <span class="preprocessor">#define    PCI_IQ_DOORBELL_START         0x080</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_IQ_INSTR_COUNT_START      0x84</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_IQ_OFFSET                 0x8</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="comment">/*------------------ OUTPUT QUEUE ----------------*/</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define    PCI_PKTS_SENT_START           0x040</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_PKTS_CREDITS_START        0x044</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_PKTS_SENT_INT_LEV_START   0x048</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_PKTS_SENT_TIME_START      0x04C</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_PKTS_OFFSET               0x10</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">/*-------------------- DMA QUEUE -----------------</span>
<a name="l00048"></a>00048 <span class="comment">   No macros are defined for these registers since the definition for </span>
<a name="l00049"></a>00049 <span class="comment">   38XX and 56XX are different. 56XX has a 1 register for both Time and</span>
<a name="l00050"></a>00050 <span class="comment">   Pkt count interrupt and 1 register for both DMA 0 &amp; 1 Counts.</span>
<a name="l00051"></a>00051 <span class="comment">*/</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define    PCI_DMA_CNT_START             0x0A0</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_DMA_INT_LEV_START         0x0A4</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_DMA_TIME_START            0x0B0</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="preprocessor">#define    CN3XXX_DMA_CNT(dq)                      \</span>
<a name="l00057"></a>00057 <span class="preprocessor">           (PCI_DMA_CNT_START + (dq * 8))</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#define    CN3XXX_DMA_PKT_INT_LEVEL(dq)            \</span>
<a name="l00060"></a>00060 <span class="preprocessor">           (PCI_DMA_INT_LEV_START + (dq * 8))</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 <span class="preprocessor">#define    CN3XXX_DMA_TIME_INT_LEVEL(dq)           \</span>
<a name="l00063"></a>00063 <span class="preprocessor">           (PCI_DMA_TIME_START + (dq * 4))</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="comment">/*----------------- INTERRUPTS -------------------*/</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define    PCI_INT_SUM                   0x030</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_ENABLE                0x038</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="preprocessor">#define    PCI_INT_SUM_2                 0x198</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_ENABLE_2              0x1A0</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="comment">/*----------PCI Windowed Register Access----------*/</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="preprocessor">#define    CN3XXX_WIN_RD_ADDR_LO            0x008</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_RD_ADDR_HI            0x00C</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_RD_DATA_LO            0x020</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_RD_DATA_HI            0x024</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="preprocessor">#define    CN3XXX_WIN_WR_ADDR_LO            0x000</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_WR_ADDR_HI            0x004</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_WR_DATA_LO            0x010</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_WR_DATA_HI            0x014</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_WIN_WR_MASK_REG           0x018</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="comment">/*----------  PCI_CNT_REG (CN58XX Only) ----------*/</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define    PCI_CNT_REG_LO                0x1B8</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CNT_REG_HI                0x1BC</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#define    PCI_CTL_STATUS_2              0x18C</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="comment">/*</span>
<a name="l00105"></a>00105 <span class="comment">  ##############  NPI Registers ################</span>
<a name="l00106"></a>00106 <span class="comment">*/</span>
<a name="l00107"></a>00107  
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="preprocessor">#define    NPI_PCI_READ_TIMEOUT          0x00011F00000000B0ULL</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="preprocessor">#define    NPI_INPUT_CONTROL             0x00011F0000000138ULL</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL            0x00011F0000000100ULL</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_CONTROL               0x00011F0000000128ULL</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_CTL_STATUS                0x00011F0000000010ULL</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_PCI_BURST_SIZE            0x00011F00000000D8ULL</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="comment">/*--NPI windowed registers  for input --*/</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define    NPI_IQ_BASE_ADDR_START        0x00011F0000000070ULL</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_IQ_SIZE_START             0x00011F0000000078ULL</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_IQ_INSTR_HDR_START        0x00011F00000001F8ULL</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_IQ_OFFSET                 0x10</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="comment">/*--NPI windowed registers  for output --*/</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define    NPI_OQ_BASE_ADDR_START        0x00011F00000000B8ULL</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OQ_NUM_DESC_START         0x00011F0000000050ULL</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OQ_BUFF_SIZE_START        0x00011F00000000E0ULL</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OQ_OFFSET                 0x8</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="comment">/*--NPI windowed registers for DMA --*/</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define    NPI_DMA_LOWP_COUNTS           0x00011F0000000140ULL</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_HIP_COUNTS            0x00011F0000000148ULL </span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_LOWP_NADDR            0x00011F0000000150ULL </span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_HIP_NADDR             0x00011F0000000158ULL </span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_LOWP_IBUFF_SADDR      0x00011F0000000108ULL </span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_DMA_HIP_IBUFF_SADDR       0x00011F0000000110ULL </span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 <span class="comment">/* NPI DEBUG REGISTERS */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define    NPI_INSTR_CNTS_DEBUG_BASE     0x00011F00000001A0ULL</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_INSTR_ADDR_DEBUG_BASE     0x00011F00000001C0ULL</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_INPUT_DEBUG_OFFSET        8</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#define    NPI_DBPAIR_ADDR_DEBUG_BASE    0x00011F0000000180ULL</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_PAIR_CNTS_DEBUG_BASE      0x00011F0000000160ULL</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="preprocessor">#define    PCI_SOFT_RESET_DONE_MASK      0x00080000</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 <span class="comment">/*----------------  CIU registers ----------------*/</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define    CN3XXX_CIU_PP_RST                     0x0001070000000700ULL</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_CIU_SOFT_BIST                  0x0001070000000738ULL</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_CIU_SOFT_PRST                  0x0001070000000748ULL</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define    CN3XXX_CIU_SOFT_RST                   0x0001070000000740ULL</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 
<a name="l00163"></a>00163 <span class="comment">/*---------- TWSI/MIO Registers -------------------*/</span>
<a name="l00164"></a>00164 
<a name="l00165"></a>00165 <span class="preprocessor">#define    MIO_BOOT_REG_CFG0              0x0001180000000000ULL</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_CFG0              0x0001180000000080ULL</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_ADR               0x0001180000000090ULL</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_DAT               0x0001180000000098ULL</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_SW_TWSI                0x0001180000001000ULL</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_TWSI_SW                0x0001180000001008ULL</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_INT                    0x0001180000001010ULL</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_SW_TWSI_EXT            0x0001180000001018ULL</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 <span class="comment">/*-------------------------  Macros  --------------------------*/</span> 
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <span class="preprocessor">#define    OCT_IQ_BASE_ADDR_REG(q_no)           \</span>
<a name="l00180"></a>00180 <span class="preprocessor">           (NPI_IQ_BASE_ADDR_START + (NPI_IQ_OFFSET * q_no))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="preprocessor">#define    OCT_IQ_SIZE_REG(q_no)                \</span>
<a name="l00183"></a>00183 <span class="preprocessor">           (NPI_IQ_SIZE_START + (NPI_IQ_OFFSET * q_no))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="preprocessor">#define    OCT_IQ_INSTR_HDR_REG(q_no)           \</span>
<a name="l00186"></a>00186 <span class="preprocessor">           (NPI_IQ_INSTR_HDR_START + (NPI_IQ_OFFSET * q_no))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">#define    OCT_OQ_BASE_ADDR_REG(q_no)           \</span>
<a name="l00189"></a>00189 <span class="preprocessor">           (NPI_OQ_BASE_ADDR_START +  (NPI_OQ_OFFSET * q_no))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 <span class="preprocessor">#define    OCT_OQ_SIZE_REG(q_no)                \</span>
<a name="l00192"></a>00192 <span class="preprocessor">           (NPI_OQ_NUM_DESC_START +  (NPI_OQ_OFFSET * q_no))</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="preprocessor">#define    OCT_OQ_BUFF_SIZE_REG(q_no)           \</span>
<a name="l00195"></a>00195 <span class="preprocessor">           (NPI_OQ_BUFF_SIZE_START +  (NPI_OQ_OFFSET * q_no))</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="preprocessor">#define    OCT_BAR1_INDEX_REG(idx)              \</span>
<a name="l00202"></a>00202 <span class="preprocessor">           (PCI_BAR1_INDEX_START + (PCI_BAR1_OFFSET * idx))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="preprocessor">#define    OCT_IQ_DOORBELL_REG(q_no)            \</span>
<a name="l00205"></a>00205 <span class="preprocessor">           (PCI_IQ_DOORBELL_START + (PCI_IQ_OFFSET * q_no))</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 <span class="preprocessor">#define    OCT_IQ_COUNT_REG(q_no)               \</span>
<a name="l00208"></a>00208 <span class="preprocessor">           (PCI_IQ_INSTR_COUNT_START + (PCI_IQ_OFFSET * q_no))</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>
<a name="l00210"></a>00210 <span class="preprocessor">#define    OCT_OQ_PKTS_SENT_REG(q_no)           \</span>
<a name="l00211"></a>00211 <span class="preprocessor">           (PCI_PKTS_SENT_START + (PCI_PKTS_OFFSET * q_no))</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>
<a name="l00213"></a>00213 <span class="preprocessor">#define    OCT_OQ_PKTS_CREDITS_REG(q_no)        \</span>
<a name="l00214"></a>00214 <span class="preprocessor">           (PCI_PKTS_CREDITS_START + (PCI_PKTS_OFFSET * q_no))</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="preprocessor">#define    OCT_OQ_INTR_COUNT_LEV_REG(q_no)      \</span>
<a name="l00217"></a>00217 <span class="preprocessor">           (PCI_PKTS_SENT_INT_LEV_START + (PCI_PKTS_OFFSET * q_no))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 <span class="preprocessor">#define    OCT_OQ_INTR_TIME_LEV_REG(q_no)       \</span>
<a name="l00220"></a>00220 <span class="preprocessor">           (PCI_PKTS_SENT_TIME_START + (PCI_PKTS_OFFSET * q_no))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="preprocessor">#define    PCI_CTL_STATUS_2_PCIX_MODE    0x00002000</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_CTL_STATUS_2_64BIT_BUS    0x00001000</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define    READ_BURST_SIZE               64</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define    WRITE_BURST_SIZE              0   </span><span class="comment">/* Write as 0 to set to 128 */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define    PCI_BURST_SIZE        ((WRITE_BURST_SIZE &lt;&lt; 7) | READ_BURST_SIZE )</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="comment">/* USE CSR for ES, NS, RO. No snoop or relaxed ordering.</span>
<a name="l00240"></a>00240 <span class="comment">   Endian-swap data. Round-robin priority for queues. */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#if  __CAVIUM_BYTE_ORDER == __CAVIUM_LITTLE_ENDIAN</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_INPUT_CTL_MASK            (0x0000000000000050ULL  | (1 &lt;&lt; 22))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment">/* For big-endian systems, enable 64-bit endian-swap for gather list and</span>
<a name="l00245"></a>00245 <span class="comment">   instruction reads. */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define    NPI_INPUT_CTL_MASK            (0x0000000000000052ULL  | (1 &lt;&lt; 22)) </span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_CTL_ENABLE_ALL_INPUT_MASK 0x0003C00000000000ULL</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">/*------------------ OUTPUT QUEUE ----------------*/</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="comment">/* USE CSR for ES, NS, RO. No snoop or relaxed ordering. endian-swap data */</span>
<a name="l00255"></a>00255 <span class="comment">/* Use info-ptr to store len/data for Output port */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#if  __CAVIUM_BYTE_ORDER == __CAVIUM_LITTLE_ENDIAN</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_0     0x0000000041010000ULL</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_1     0x0000000402020000ULL</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_2     0x0000004004040000ULL</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_3     0x0000040008080000ULL</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="comment">/* For big-endian systems, enable 64-bit swap for slist[0..3] reads */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_0     0x0000000041010004ULL</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_1     0x0000000402020040ULL</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_2     0x0000004004040400ULL</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define    NPI_OUTPUT_CONTROL_MASK_3     0x0000040008084000ULL</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="comment">/* In addition, also enable Round-robin priority for queues. */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define    NPI_OUTPUT_CTL_MASK    \</span>
<a name="l00271"></a>00271 <span class="preprocessor">       ( (1ULL &lt;&lt; 48) |  NPI_OUTPUT_CONTROL_MASK_0 | NPI_OUTPUT_CONTROL_MASK_1 \</span>
<a name="l00272"></a>00272 <span class="preprocessor">                | NPI_OUTPUT_CONTROL_MASK_2 | NPI_OUTPUT_CONTROL_MASK_3 )</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>
<a name="l00274"></a>00274 <span class="preprocessor">#define    NPI_CTL_ENABLE_ALL_OUTPUT_MASK  0x003C000000000000ULL</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span>
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 <span class="comment">/*   DROQ interrupts */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define    DROQ0_CNT_INT             0x00020000</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define    DROQ0_TIME_INT            0x00200000</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_DROQ0_MASK   ( DROQ0_TIME_INT )</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span>
<a name="l00283"></a>00283 <span class="preprocessor">#define    DROQ1_CNT_INT             0x00040000</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define    DROQ1_TIME_INT            0x00400000</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_DROQ1_MASK   ( DROQ1_TIME_INT )</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>
<a name="l00287"></a>00287 <span class="preprocessor">#define    DROQ2_CNT_INT             0x00080000</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define    DROQ2_TIME_INT            0x00800000</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_DROQ2_MASK   ( DROQ2_TIME_INT )</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 <span class="preprocessor">#define    DROQ3_CNT_INT             0x00100000</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define    DROQ3_TIME_INT            0x01000000</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_DROQ3_MASK   ( DROQ3_TIME_INT )</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 
<a name="l00296"></a>00296 <span class="preprocessor">#define    PCI_INT_DROQ_MASK    \</span>
<a name="l00297"></a>00297 <span class="preprocessor">            ( PCI_INT_DROQ0_MASK  | PCI_INT_DROQ1_MASK | PCI_INT_DROQ2_MASK \</span>
<a name="l00298"></a>00298 <span class="preprocessor">              | PCI_INT_DROQ3_MASK )</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="preprocessor">#define    DMA0_CNT_INT             0x02000000</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define    DMA0_TIME_INT            0x08000000</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define    DMA0_FORCE_INT           0x20000000</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define    DMA1_CNT_INT             0x04000000</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define    DMA1_TIME_INT            0x10000000</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define    DMA1_FORCE_INT           0x40000000</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>
<a name="l00310"></a>00310 <span class="preprocessor">#define    PCI_INT_DMA0_MASK    ( DMA0_TIME_INT )</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_INT_DMA1_MASK    ( DMA1_TIME_INT )</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a>00313 <span class="preprocessor">#define    PCI_DMA_FORCE_INT    (DMA0_FORCE_INT | DMA1_FORCE_INT)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 
<a name="l00316"></a>00316 <span class="comment">/* PCI_INT_ENB_MASK will not have force int enabled by default.</span>
<a name="l00317"></a>00317 <span class="comment"> insmod enables force int in addition to int_enb_mask */</span> 
<a name="l00318"></a>00318 <span class="preprocessor">#define    PCI_INT_DMA_MASK     (PCI_INT_DMA0_MASK | PCI_INT_DMA1_MASK)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="comment">/* MSI specific interrupt summaries are not enabled */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define    PCI_INT_PCI_ERR_MASK          0x0000FFFF</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span>
<a name="l00328"></a>00328 
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="comment">/*  Interrupt Enable Mask. */</span>
<a name="l00331"></a>00331 <span class="comment">/* Above Error mask + all summary for o/p queue and DMA q enabled.</span>
<a name="l00332"></a>00332 <span class="comment">   RSL_INT summary bit is not enabled. */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define    PCI_INT_ENB_MASK   \</span>
<a name="l00334"></a>00334 <span class="preprocessor">           ( PCI_INT_DROQ_MASK | PCI_INT_DMA_MASK | PCI_INT_PCI_ERR_MASK )</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 
<a name="l00337"></a>00337 
<a name="l00338"></a>00338 <span class="comment">/*---------------   PCI BAR1 index registers -------------*/</span>
<a name="l00339"></a>00339 
<a name="l00340"></a>00340 <span class="comment">/* BAR1 Mask */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define    PCI_BAR1_ENABLE_CA            1</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_BAR1_ENDIAN_MODE          OCTEON_PCI_64BIT_SWAP </span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_BAR1_ENTRY_VALID          1</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#define    PCI_BAR1_MASK                 (  (PCI_BAR1_ENABLE_CA &lt;&lt; 3)   \</span>
<a name="l00345"></a>00345 <span class="preprocessor">                                          | (PCI_BAR1_ENDIAN_MODE &lt;&lt; 1) \</span>
<a name="l00346"></a>00346 <span class="preprocessor">                                          | PCI_BAR1_ENTRY_VALID )</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="preprocessor">#define    INVALID_MAP    0xffff</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>
<a name="l00350"></a>00350 <span class="preprocessor">#endif    </span><span class="comment">/* __CN38XX_REGS_H__ */</span>
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="comment">/* $Id: cn3xxx_regs.h 53786 2010-10-08 22:09:32Z panicker $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
