library verilog;
use verilog.vl_types.all;
entity array_R_RAM is
    port(
        clk             : in     vl_logic;
        write_EN        : in     vl_logic;
        input_data      : in     vl_logic_vector(3 downto 0);
        read_addr       : in     vl_logic_vector(2 downto 0);
        write_addr      : in     vl_logic_vector(2 downto 0);
        Output          : out    vl_logic_vector(3 downto 0)
    );
end array_R_RAM;
